{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507073810534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507073810541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 20:36:50 2017 " "Processing started: Tue Oct 03 20:36:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507073810541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073810541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073810541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507073810978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507073810978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_decoder-behavior " "Found design unit 1: sevenSeg_decoder-behavior" {  } { { "sevenSeg_decoder.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/sevenSeg_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826004 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_decoder " "Found entity 1: sevenSeg_decoder" {  } { { "sevenSeg_decoder.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/sevenSeg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826006 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_pi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_pi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_pi-behavior " "Found design unit 1: debouncer_pi-behavior" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/debouncer_pi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826008 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_pi " "Found entity 1: debouncer_pi" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/debouncer_pi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_7SEG-display " "Found design unit 1: D_7SEG-display" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826009 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_7SEG " "Found entity 1: D_7SEG" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073826009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_7SEG " "Elaborating entity \"D_7SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507073826055 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLOCKOUT D_7SEG.vhd(32) " "VHDL Signal Declaration warning at D_7SEG.vhd(32): used implicit default value for signal \"CLOCKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507073826057 "|D_7SEG"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR D_7SEG.vhd(53) " "VHDL Signal Declaration warning at D_7SEG.vhd(53): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507073826057 "|D_7SEG"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "color D_7SEG.vhd(74) " "VHDL Signal Declaration warning at D_7SEG.vhd(74): used explicit default value for signal \"color\" because signal was never assigned a value" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1507073826057 "|D_7SEG"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "altura D_7SEG.vhd(75) " "VHDL Signal Declaration warning at D_7SEG.vhd(75): used explicit default value for signal \"altura\" because signal was never assigned a value" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1507073826057 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "END_TRIGGER D_7SEG.vhd(49) " "Output port \"END_TRIGGER\" at D_7SEG.vhd(49) has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507073826057 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_ENABLE D_7SEG.vhd(50) " "Output port \"HC_ENABLE\" at D_7SEG.vhd(50) has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507073826057 "|D_7SEG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_pi debouncer_pi:BOTAO_MENU " "Elaborating entity \"debouncer_pi\" for hierarchy \"debouncer_pi:BOTAO_MENU\"" {  } { { "D_7SEG.vhd" "BOTAO_MENU" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507073826058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:DISPLAY_MENU " "Elaborating entity \"display\" for hierarchy \"display:DISPLAY_MENU\"" {  } { { "D_7SEG.vhd" "DISPLAY_MENU" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507073826060 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_ten display.vhd(66) " "VHDL Process Statement warning at display.vhd(66): signal \"conv_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507073826063 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_unit display.vhd(67) " "VHDL Process Statement warning at display.vhd(67): signal \"conv_unit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507073826063 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY7 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY7\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826063 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY6 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY6\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826063 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY5 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY5\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY4 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY4\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY3 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY3\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY2 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY1 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY1\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY0 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY0\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826064 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826065 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826066 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826067 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826067 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826067 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826067 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073826067 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg_decoder display:DISPLAY_MENU\|sevenSeg_decoder:DECODE_UNIT " "Elaborating entity \"sevenSeg_decoder\" for hierarchy \"display:DISPLAY_MENU\|sevenSeg_decoder:DECODE_UNIT\"" {  } { { "display.vhd" "DECODE_UNIT" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507073826067 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY1\[3\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY1\[3\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY1\[5\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY1\[5\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[0\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[0\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[1\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[1\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[3\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[3\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[6\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[6\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[1\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[1\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[3\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[3\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[4\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[4\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[6\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[6\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826742 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY0\[0\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY0\[0\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY0\[2\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY0\[2\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY0\[4\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY0\[4\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826743 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY1\[3\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY1\[3\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY1\[5\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY1\[5\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[0\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[0\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[1\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[1\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[3\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[3\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY2\[6\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY2\[6\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[1\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[1\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[3\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[3\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[4\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[4\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826809 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY3\[6\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY3\[6\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY0\[0\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY0\[0\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY0\[2\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY0\[2\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826810 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display:DISPLAY_MENU\|DISPLAY0\[4\] " "LATCH primitive \"display:DISPLAY_MENU\|DISPLAY0\[4\]\" is permanently enabled" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507073826810 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507073827148 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1507073827148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLOCKOUT GND " "Pin \"CLOCKOUT\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|CLOCKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "END_TRIGGER GND " "Pin \"END_TRIGGER\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|END_TRIGGER"} { "Warning" "WMLS_MLS_STUCK_PIN" "HC_ENABLE GND " "Pin \"HC_ENABLE\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|HC_ENABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507073827177 "|D_7SEG|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507073827177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507073827357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507073828938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507073828938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507073829421 "|D_7SEG|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507073829421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507073829423 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507073829423 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1507073829423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507073829423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507073829423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507073829468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 20:37:09 2017 " "Processing ended: Tue Oct 03 20:37:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507073829468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507073829468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507073829468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073829468 ""}
