
**** 09/01/20 10:23:24 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "AddTest-fullAddTest_0"  [ C:\Users\Joe2TB\Documents\ECE424\OrCAD\PCB_Assign2-PSpiceFiles\AddTest\fullAddTest_0.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "fullAddTest_0.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.STMLIB "../../../PCB_Assign2-PSpiceFiles/PCB_ASSIGN2.stl" 
* From [PSPICE NETLIST] section of C:\Users\Joe2TB\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 10ms 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\AddTest.net" 



**** INCLUDING AddTest.net ****
* source PCB_ASSIGN2
.EXTERNAL OUTPUT sumOut
.EXTERNAL OUTPUT cOutAdd
X_FA_U3B         N00208 FA_N00372 SUMOUT $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U1B         N00208 FA_N00372 FA_N00431 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U2A         FA_N00431 FA_N00455 COUTADD $G_DPWR $G_DGND 7432 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U1A         N00226 N00201 FA_N00455 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_FA_U3A         N00201 N00226 FA_N00372 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM1         STIM(1,0) $G_DPWR $G_DGND N00226 IO_STM STIMULUS=cIn
U_DSTM2         STIM(1,0) $G_DPWR $G_DGND N00208 IO_STM STIMULUS=aIn
U_DSTM3         STIM(1,0) $G_DPWR $G_DGND N00201 IO_STM STIMULUS=bIn

**** RESUMING fullAddTest_0.cir ****
.END

* C:\Users\Joe2TB\Documents\ECE424\OrCAD\PCB_Assign2-PSpiceFiles\PCB_ASSIGN2.stl written on Tue Sep 01 10:20:09 2020
* by Stimulus Editor -- Lite Version 17.2.0
;!Stimulus Get
;! aIn Digital bIn Digital cIn Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 10ms
;!ManualUniverse
;!Xuniverse 10ms
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS cIn STIM (1, 1)
+   +0s 0
+   500us 1
+   1.011111ms 0
+   1.511111ms 1
+   2ms 0
+   2.511111ms 1
+   3.022222ms 0
+   3.511111ms 1
+   4.011111ms 0
.STIMULUS bIn STIM (1, 1)
+   +0s 0
+   983.333us 1
+   2.011111ms 0
+   3.022222ms 1
+   4ms 0
.STIMULUS aIn STIM (1, 1)
+   +0s 0
+   2.011111ms 1
+   4ms 0

**** 09/01/20 10:23:24 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "AddTest-fullAddTest_0"  [ C:\Users\Joe2TB\Documents\ECE424\OrCAD\PCB_Assign2-PSpiceFiles\AddTest\fullAddTest_0.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D0_GATE         D_86_1          D_86_2          D_86_3          
      TPLHMN    0               3.600000E-09    4.800000E-09    2.400000E-09 
      TPLHTY    0               9.000000E-09   12.000000E-09    6.000000E-09 
      TPLHMX    0              17.000000E-09   24.000000E-09    6.000000E-09 
      TPHLMN    0               2.000000E-09    2.800000E-09    2.400000E-09 
      TPHLTY    0               5.000000E-09    7.000000E-09    6.000000E-09 
      TPHLMX    0              11.000000E-09   16.000000E-09    6.000000E-09 


               D_08            D_32            
      TPLHMN    7.000000E-09    4.000000E-09 
      TPLHTY   17.500000E-09   10.000000E-09 
      TPLHMX   27.000000E-09   15.000000E-09 
      TPHLMN    4.800000E-09    5.600000E-09 
      TPHLTY   12.000000E-09   14.000000E-09 
      TPHLMX   19.000000E-09   22.000000E-09 


**** 09/01/20 10:23:24 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "AddTest-fullAddTest_0"  [ C:\Users\Joe2TB\Documents\ECE424\OrCAD\PCB_Assign2-PSpiceFiles\AddTest\fullAddTest_0.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 09/01/20 10:23:24 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "AddTest-fullAddTest_0"  [ C:\Users\Joe2TB\Documents\ECE424\OrCAD\PCB_Assign2-PSpiceFiles\AddTest\fullAddTest_0.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time                    =         .08
