
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401358 <.init>:
  401358:	stp	x29, x30, [sp, #-16]!
  40135c:	mov	x29, sp
  401360:	bl	4017b8 <feof@plt+0xb8>
  401364:	ldp	x29, x30, [sp], #16
  401368:	ret

Disassembly of section .plt:

0000000000401370 <_Znam@plt-0x20>:
  401370:	stp	x16, x30, [sp, #-16]!
  401374:	adrp	x16, 415000 <_ZdlPvm@@Base+0x10420>
  401378:	ldr	x17, [x16, #4088]
  40137c:	add	x16, x16, #0xff8
  401380:	br	x17
  401384:	nop
  401388:	nop
  40138c:	nop

0000000000401390 <_Znam@plt>:
  401390:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16]
  401398:	add	x16, x16, #0x0
  40139c:	br	x17

00000000004013a0 <fputs@plt>:
  4013a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #8]
  4013a8:	add	x16, x16, #0x8
  4013ac:	br	x17

00000000004013b0 <fread@plt>:
  4013b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #16]
  4013b8:	add	x16, x16, #0x10
  4013bc:	br	x17

00000000004013c0 <puts@plt>:
  4013c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #24]
  4013c8:	add	x16, x16, #0x18
  4013cc:	br	x17

00000000004013d0 <ungetc@plt>:
  4013d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #32]
  4013d8:	add	x16, x16, #0x20
  4013dc:	br	x17

00000000004013e0 <isalnum@plt>:
  4013e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #40]
  4013e8:	add	x16, x16, #0x28
  4013ec:	br	x17

00000000004013f0 <strlen@plt>:
  4013f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #48]
  4013f8:	add	x16, x16, #0x30
  4013fc:	br	x17

0000000000401400 <fprintf@plt>:
  401400:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #56]
  401408:	add	x16, x16, #0x38
  40140c:	br	x17

0000000000401410 <putc@plt>:
  401410:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #64]
  401418:	add	x16, x16, #0x40
  40141c:	br	x17

0000000000401420 <islower@plt>:
  401420:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #72]
  401428:	add	x16, x16, #0x48
  40142c:	br	x17

0000000000401430 <fclose@plt>:
  401430:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #80]
  401438:	add	x16, x16, #0x50
  40143c:	br	x17

0000000000401440 <isspace@plt>:
  401440:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #88]
  401448:	add	x16, x16, #0x58
  40144c:	br	x17

0000000000401450 <strtol@plt>:
  401450:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #96]
  401458:	add	x16, x16, #0x60
  40145c:	br	x17

0000000000401460 <free@plt>:
  401460:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #104]
  401468:	add	x16, x16, #0x68
  40146c:	br	x17

0000000000401470 <fread_unlocked@plt>:
  401470:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #112]
  401478:	add	x16, x16, #0x70
  40147c:	br	x17

0000000000401480 <memset@plt>:
  401480:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #120]
  401488:	add	x16, x16, #0x78
  40148c:	br	x17

0000000000401490 <strchr@plt>:
  401490:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #128]
  401498:	add	x16, x16, #0x80
  40149c:	br	x17

00000000004014a0 <_exit@plt>:
  4014a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #136]
  4014a8:	add	x16, x16, #0x88
  4014ac:	br	x17

00000000004014b0 <freopen@plt>:
  4014b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #144]
  4014b8:	add	x16, x16, #0x90
  4014bc:	br	x17

00000000004014c0 <strerror@plt>:
  4014c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #152]
  4014c8:	add	x16, x16, #0x98
  4014cc:	br	x17

00000000004014d0 <strcpy@plt>:
  4014d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #160]
  4014d8:	add	x16, x16, #0xa0
  4014dc:	br	x17

00000000004014e0 <strtok@plt>:
  4014e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #168]
  4014e8:	add	x16, x16, #0xa8
  4014ec:	br	x17

00000000004014f0 <isxdigit@plt>:
  4014f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #176]
  4014f8:	add	x16, x16, #0xb0
  4014fc:	br	x17

0000000000401500 <atan2@plt>:
  401500:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #184]
  401508:	add	x16, x16, #0xb8
  40150c:	br	x17

0000000000401510 <__libc_start_main@plt>:
  401510:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #192]
  401518:	add	x16, x16, #0xc0
  40151c:	br	x17

0000000000401520 <isgraph@plt>:
  401520:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #200]
  401528:	add	x16, x16, #0xc8
  40152c:	br	x17

0000000000401530 <getc@plt>:
  401530:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #208]
  401538:	add	x16, x16, #0xd0
  40153c:	br	x17

0000000000401540 <strncmp@plt>:
  401540:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #216]
  401548:	add	x16, x16, #0xd8
  40154c:	br	x17

0000000000401550 <isprint@plt>:
  401550:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #224]
  401558:	add	x16, x16, #0xe0
  40155c:	br	x17

0000000000401560 <isupper@plt>:
  401560:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #232]
  401568:	add	x16, x16, #0xe8
  40156c:	br	x17

0000000000401570 <fputc@plt>:
  401570:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #240]
  401578:	add	x16, x16, #0xf0
  40157c:	br	x17

0000000000401580 <fgets_unlocked@plt>:
  401580:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #248]
  401588:	add	x16, x16, #0xf8
  40158c:	br	x17

0000000000401590 <__isoc99_sscanf@plt>:
  401590:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #256]
  401598:	add	x16, x16, #0x100
  40159c:	br	x17

00000000004015a0 <fflush@plt>:
  4015a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #264]
  4015a8:	add	x16, x16, #0x108
  4015ac:	br	x17

00000000004015b0 <isalpha@plt>:
  4015b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #272]
  4015b8:	add	x16, x16, #0x110
  4015bc:	br	x17

00000000004015c0 <strrchr@plt>:
  4015c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #280]
  4015c8:	add	x16, x16, #0x118
  4015cc:	br	x17

00000000004015d0 <_ZdaPv@plt>:
  4015d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #288]
  4015d8:	add	x16, x16, #0x120
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #296]
  4015e8:	add	x16, x16, #0x128
  4015ec:	br	x17

00000000004015f0 <fopen@plt>:
  4015f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #304]
  4015f8:	add	x16, x16, #0x130
  4015fc:	br	x17

0000000000401600 <strcmp@plt>:
  401600:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #312]
  401608:	add	x16, x16, #0x138
  40160c:	br	x17

0000000000401610 <isdigit@plt>:
  401610:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #320]
  401618:	add	x16, x16, #0x140
  40161c:	br	x17

0000000000401620 <write@plt>:
  401620:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #328]
  401628:	add	x16, x16, #0x148
  40162c:	br	x17

0000000000401630 <malloc@plt>:
  401630:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #336]
  401638:	add	x16, x16, #0x150
  40163c:	br	x17

0000000000401640 <ispunct@plt>:
  401640:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #344]
  401648:	add	x16, x16, #0x158
  40164c:	br	x17

0000000000401650 <iscntrl@plt>:
  401650:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #352]
  401658:	add	x16, x16, #0x160
  40165c:	br	x17

0000000000401660 <abort@plt>:
  401660:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #360]
  401668:	add	x16, x16, #0x168
  40166c:	br	x17

0000000000401670 <getenv@plt>:
  401670:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #368]
  401678:	add	x16, x16, #0x170
  40167c:	br	x17

0000000000401680 <__gxx_personality_v0@plt>:
  401680:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #376]
  401688:	add	x16, x16, #0x178
  40168c:	br	x17

0000000000401690 <exit@plt>:
  401690:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #384]
  401698:	add	x16, x16, #0x180
  40169c:	br	x17

00000000004016a0 <fwrite@plt>:
  4016a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #392]
  4016a8:	add	x16, x16, #0x188
  4016ac:	br	x17

00000000004016b0 <_Unwind_Resume@plt>:
  4016b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #400]
  4016b8:	add	x16, x16, #0x190
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #408]
  4016c8:	add	x16, x16, #0x198
  4016cc:	br	x17

00000000004016d0 <__gmon_start__@plt>:
  4016d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #416]
  4016d8:	add	x16, x16, #0x1a0
  4016dc:	br	x17

00000000004016e0 <bcmp@plt>:
  4016e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #424]
  4016e8:	add	x16, x16, #0x1a8
  4016ec:	br	x17

00000000004016f0 <printf@plt>:
  4016f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #432]
  4016f8:	add	x16, x16, #0x1b0
  4016fc:	br	x17

0000000000401700 <feof@plt>:
  401700:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #440]
  401708:	add	x16, x16, #0x1b8
  40170c:	br	x17

Disassembly of section .text:

0000000000401710 <_Znwm@@Base-0x3434>:
  401710:	stp	x29, x30, [sp, #-16]!
  401714:	mov	x29, sp
  401718:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11420>
  40171c:	add	x0, x0, #0x2d9
  401720:	bl	403684 <feof@plt+0x1f84>
  401724:	ldp	x29, x30, [sp], #16
  401728:	ret
  40172c:	stp	x29, x30, [sp, #-16]!
  401730:	mov	x29, sp
  401734:	bl	401710 <feof@plt+0x10>
  401738:	ldp	x29, x30, [sp], #16
  40173c:	ret
  401740:	stp	x29, x30, [sp, #-16]!
  401744:	mov	x29, sp
  401748:	bl	403684 <feof@plt+0x1f84>
  40174c:	ldp	x29, x30, [sp], #16
  401750:	ret
  401754:	stp	x29, x30, [sp, #-16]!
  401758:	mov	x29, sp
  40175c:	bl	401740 <feof@plt+0x40>
  401760:	ldp	x29, x30, [sp], #16
  401764:	ret
  401768:	mov	x29, #0x0                   	// #0
  40176c:	mov	x30, #0x0                   	// #0
  401770:	mov	x5, x0
  401774:	ldr	x1, [sp]
  401778:	add	x2, sp, #0x8
  40177c:	mov	x6, sp
  401780:	movz	x0, #0x0, lsl #48
  401784:	movk	x0, #0x0, lsl #32
  401788:	movk	x0, #0x40, lsl #16
  40178c:	movk	x0, #0x2d44
  401790:	movz	x3, #0x0, lsl #48
  401794:	movk	x3, #0x0, lsl #32
  401798:	movk	x3, #0x40, lsl #16
  40179c:	movk	x3, #0x4c30
  4017a0:	movz	x4, #0x0, lsl #48
  4017a4:	movk	x4, #0x0, lsl #32
  4017a8:	movk	x4, #0x40, lsl #16
  4017ac:	movk	x4, #0x4cb0
  4017b0:	bl	401510 <__libc_start_main@plt>
  4017b4:	bl	401660 <abort@plt>
  4017b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x10420>
  4017bc:	ldr	x0, [x0, #4064]
  4017c0:	cbz	x0, 4017c8 <feof@plt+0xc8>
  4017c4:	b	4016d0 <__gmon_start__@plt>
  4017c8:	ret
  4017cc:	nop
  4017d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11420>
  4017d4:	add	x0, x0, #0x2c8
  4017d8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11420>
  4017dc:	add	x1, x1, #0x2c8
  4017e0:	cmp	x1, x0
  4017e4:	b.eq	4017fc <feof@plt+0xfc>  // b.none
  4017e8:	adrp	x1, 404000 <feof@plt+0x2900>
  4017ec:	ldr	x1, [x1, #3280]
  4017f0:	cbz	x1, 4017fc <feof@plt+0xfc>
  4017f4:	mov	x16, x1
  4017f8:	br	x16
  4017fc:	ret
  401800:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11420>
  401804:	add	x0, x0, #0x2c8
  401808:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11420>
  40180c:	add	x1, x1, #0x2c8
  401810:	sub	x1, x1, x0
  401814:	lsr	x2, x1, #63
  401818:	add	x1, x2, x1, asr #3
  40181c:	cmp	xzr, x1, asr #1
  401820:	asr	x1, x1, #1
  401824:	b.eq	40183c <feof@plt+0x13c>  // b.none
  401828:	adrp	x2, 404000 <feof@plt+0x2900>
  40182c:	ldr	x2, [x2, #3288]
  401830:	cbz	x2, 40183c <feof@plt+0x13c>
  401834:	mov	x16, x2
  401838:	br	x16
  40183c:	ret
  401840:	stp	x29, x30, [sp, #-32]!
  401844:	mov	x29, sp
  401848:	str	x19, [sp, #16]
  40184c:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11420>
  401850:	ldrb	w0, [x19, #728]
  401854:	cbnz	w0, 401864 <feof@plt+0x164>
  401858:	bl	4017d0 <feof@plt+0xd0>
  40185c:	mov	w0, #0x1                   	// #1
  401860:	strb	w0, [x19, #728]
  401864:	ldr	x19, [sp, #16]
  401868:	ldp	x29, x30, [sp], #32
  40186c:	ret
  401870:	b	401800 <feof@plt+0x100>
  401874:	str	x1, [x0]
  401878:	ldr	w8, [x1]
  40187c:	mov	w9, #0xffffffff            	// #-1
  401880:	stp	w8, w9, [x0, #8]
  401884:	ret
  401888:	ldr	x8, [x0]
  40188c:	ldr	w11, [x0, #8]
  401890:	ldr	w9, [x8, #4]
  401894:	cmp	w11, w9
  401898:	b.le	4018a8 <feof@plt+0x1a8>
  40189c:	mov	w8, wzr
  4018a0:	mov	w0, w8
  4018a4:	ret
  4018a8:	mov	w9, #0x6                   	// #6
  4018ac:	mov	w10, #0xffffffff            	// #-1
  4018b0:	b	4018d0 <feof@plt+0x1d0>
  4018b4:	ldr	w12, [x0, #8]
  4018b8:	ldr	x8, [x0]
  4018bc:	add	w11, w12, #0x1
  4018c0:	str	w11, [x0, #8]
  4018c4:	ldr	w13, [x8, #4]
  4018c8:	cmp	w12, w13
  4018cc:	b.ge	40189c <feof@plt+0x19c>  // b.tcont
  4018d0:	ldr	w13, [x8]
  4018d4:	ldr	x12, [x8, #48]
  4018d8:	sub	w11, w11, w13
  4018dc:	smaddl	x13, w11, w9, x12
  4018e0:	ldrb	w13, [x13, #4]
  4018e4:	cmp	w13, #0x1
  4018e8:	b.ne	4018b4 <feof@plt+0x1b4>  // b.any
  4018ec:	ldr	w13, [x0, #12]
  4018f0:	tbz	w13, #31, 40192c <feof@plt+0x22c>
  4018f4:	sxtw	x11, w11
  4018f8:	madd	x11, x11, x9, x12
  4018fc:	ldrb	w11, [x11, #5]
  401900:	str	w11, [x0, #12]
  401904:	ldr	x8, [x8, #88]
  401908:	lsl	x12, x11, #2
  40190c:	ldrb	w12, [x8, x12]
  401910:	cmp	w12, #0x81
  401914:	b.cc	40192c <feof@plt+0x22c>  // b.lo, b.ul, b.last
  401918:	add	x8, x8, x11, lsl #2
  40191c:	ldrh	w8, [x8, #2]
  401920:	lsl	w8, w8, #16
  401924:	rev	w8, w8
  401928:	str	w8, [x0, #12]
  40192c:	ldr	x8, [x0]
  401930:	ldrsw	x12, [x0, #12]
  401934:	ldr	x8, [x8, #88]
  401938:	lsl	x11, x12, #2
  40193c:	ldrb	w11, [x8, x11]
  401940:	cmp	w11, #0x80
  401944:	b.hi	401954 <feof@plt+0x254>  // b.pmore
  401948:	add	x8, x8, x12, lsl #2
  40194c:	ldrsb	w8, [x8, #2]
  401950:	tbnz	w8, #31, 401980 <feof@plt+0x280>
  401954:	sxtb	w8, w11
  401958:	tbnz	w8, #31, 401974 <feof@plt+0x274>
  40195c:	add	w11, w11, w12
  401960:	mov	w8, wzr
  401964:	add	w11, w11, #0x1
  401968:	str	w11, [x0, #12]
  40196c:	cbnz	w8, 401a08 <feof@plt+0x308>
  401970:	b	40192c <feof@plt+0x22c>
  401974:	mov	w8, #0x5                   	// #5
  401978:	cbnz	w8, 401a08 <feof@plt+0x308>
  40197c:	b	40192c <feof@plt+0x22c>
  401980:	ldr	w8, [x0, #8]
  401984:	cmp	w11, #0x80
  401988:	strb	w8, [x1]
  40198c:	ldr	x8, [x0]
  401990:	ldrsw	x12, [x0, #12]
  401994:	ldr	x8, [x8, #88]
  401998:	add	x8, x8, x12, lsl #2
  40199c:	ldrb	w8, [x8, #1]
  4019a0:	strb	w8, [x2]
  4019a4:	ldr	x8, [x0]
  4019a8:	ldrsw	x13, [x0, #12]
  4019ac:	ldp	x12, x8, [x8, #88]
  4019b0:	add	x12, x12, x13, lsl #2
  4019b4:	ldrh	w12, [x12, #2]
  4019b8:	lsl	w12, w12, #16
  4019bc:	rev	w12, w12
  4019c0:	sub	w12, w12, #0x8, lsl #12
  4019c4:	ldr	w8, [x8, w12, sxtw #2]
  4019c8:	str	w8, [x3]
  4019cc:	b.ne	4019f0 <feof@plt+0x2f0>  // b.any
  4019d0:	ldr	w11, [x0, #8]
  4019d4:	mov	w8, #0x1                   	// #1
  4019d8:	add	w11, w11, #0x1
  4019dc:	str	w11, [x0, #8]
  4019e0:	mov	w11, #0xffffffff            	// #-1
  4019e4:	str	w11, [x0, #12]
  4019e8:	cbnz	w8, 401a08 <feof@plt+0x308>
  4019ec:	b	40192c <feof@plt+0x22c>
  4019f0:	ldr	w8, [x0, #12]
  4019f4:	add	w8, w11, w8
  4019f8:	add	w11, w8, #0x1
  4019fc:	mov	w8, #0x1                   	// #1
  401a00:	str	w11, [x0, #12]
  401a04:	cbz	w8, 40192c <feof@plt+0x22c>
  401a08:	cmp	w8, #0x1
  401a0c:	b.eq	4018a0 <feof@plt+0x1a0>  // b.none
  401a10:	str	w10, [x0, #12]
  401a14:	b	4018b4 <feof@plt+0x1b4>
  401a18:	movi	v0.2d, #0x0
  401a1c:	stp	q0, q0, [x0, #80]
  401a20:	stp	q0, q0, [x0, #48]
  401a24:	ret
  401a28:	stp	x29, x30, [sp, #-48]!
  401a2c:	stp	x22, x21, [sp, #16]
  401a30:	and	w22, w1, #0xff
  401a34:	mov	w1, w22
  401a38:	stp	x20, x19, [sp, #32]
  401a3c:	mov	x29, sp
  401a40:	mov	x19, x3
  401a44:	mov	w20, w2
  401a48:	mov	x21, x0
  401a4c:	bl	401b3c <feof@plt+0x43c>
  401a50:	cbz	w0, 401b28 <feof@plt+0x428>
  401a54:	ldr	w9, [x21]
  401a58:	ldr	x8, [x21, #48]
  401a5c:	mov	w10, #0x6                   	// #6
  401a60:	sub	w9, w22, w9
  401a64:	smaddl	x10, w9, w10, x8
  401a68:	ldrb	w10, [x10, #4]
  401a6c:	cmp	w10, #0x1
  401a70:	b.ne	401b28 <feof@plt+0x428>  // b.any
  401a74:	sxtw	x9, w9
  401a78:	mov	w10, #0x6                   	// #6
  401a7c:	madd	x8, x9, x10, x8
  401a80:	ldrb	w8, [x8, #5]
  401a84:	ldr	x9, [x21, #88]
  401a88:	lsl	x10, x8, #2
  401a8c:	ldrb	w10, [x9, x10]
  401a90:	cmp	w10, #0x81
  401a94:	b.cc	401ab4 <feof@plt+0x3b4>  // b.lo, b.ul, b.last
  401a98:	add	x8, x9, x8, lsl #2
  401a9c:	ldrh	w8, [x8, #2]
  401aa0:	lsl	w8, w8, #16
  401aa4:	rev	w8, w8
  401aa8:	b	401ab4 <feof@plt+0x3b4>
  401aac:	mov	w9, #0x2                   	// #2
  401ab0:	cbnz	w9, 401b10 <feof@plt+0x410>
  401ab4:	ldr	x9, [x21, #88]
  401ab8:	sbfiz	x10, x8, #2, #32
  401abc:	ldrb	w10, [x9, x10]
  401ac0:	cmp	w10, #0x80
  401ac4:	b.hi	401aac <feof@plt+0x3ac>  // b.pmore
  401ac8:	sxtw	x11, w8
  401acc:	add	x12, x9, x11, lsl #2
  401ad0:	ldrb	w13, [x12, #2]
  401ad4:	cbnz	w13, 401af8 <feof@plt+0x3f8>
  401ad8:	ldrb	w12, [x12, #1]
  401adc:	cmp	w12, w20, uxtb
  401ae0:	b.ne	401af8 <feof@plt+0x3f8>  // b.any
  401ae4:	add	x9, x9, x11, lsl #2
  401ae8:	ldrb	w9, [x9, #3]
  401aec:	strb	w9, [x19]
  401af0:	mov	w9, #0x1                   	// #1
  401af4:	b	401ab0 <feof@plt+0x3b0>
  401af8:	cmp	w10, #0x80
  401afc:	b.eq	401aac <feof@plt+0x3ac>  // b.none
  401b00:	add	w8, w8, w10
  401b04:	mov	w9, wzr
  401b08:	add	w8, w8, #0x1
  401b0c:	b	401ab0 <feof@plt+0x3b0>
  401b10:	cmp	w9, #0x2
  401b14:	b.ne	401b1c <feof@plt+0x41c>  // b.any
  401b18:	mov	w9, wzr
  401b1c:	cbz	w9, 401b28 <feof@plt+0x428>
  401b20:	mov	w0, #0x1                   	// #1
  401b24:	b	401b2c <feof@plt+0x42c>
  401b28:	mov	w0, wzr
  401b2c:	ldp	x20, x19, [sp, #32]
  401b30:	ldp	x22, x21, [sp, #16]
  401b34:	ldp	x29, x30, [sp], #48
  401b38:	ret
  401b3c:	ldr	w8, [x0]
  401b40:	cmp	w8, w1
  401b44:	b.le	401b50 <feof@plt+0x450>
  401b48:	mov	w0, wzr
  401b4c:	ret
  401b50:	ldr	w9, [x0, #4]
  401b54:	cmp	w9, w1
  401b58:	b.ge	401b64 <feof@plt+0x464>  // b.tcont
  401b5c:	mov	w0, wzr
  401b60:	ret
  401b64:	ldr	x9, [x0, #48]
  401b68:	sub	w8, w1, w8
  401b6c:	mov	w10, #0x6                   	// #6
  401b70:	smull	x8, w8, w10
  401b74:	ldrb	w8, [x9, x8]
  401b78:	cmp	w8, #0x0
  401b7c:	cset	w0, ne  // ne = any
  401b80:	ret
  401b84:	ldr	w8, [x0]
  401b88:	ldp	x10, x9, [x0, #48]
  401b8c:	mov	w11, #0x6                   	// #6
  401b90:	sub	w8, w1, w8
  401b94:	smull	x8, w8, w11
  401b98:	ldrb	w8, [x10, x8]
  401b9c:	ldr	w0, [x9, x8, lsl #2]
  401ba0:	ret
  401ba4:	ldr	w8, [x0]
  401ba8:	ldr	x9, [x0, #48]
  401bac:	mov	w11, #0x6                   	// #6
  401bb0:	ldr	x10, [x0, #64]
  401bb4:	sub	w8, w1, w8
  401bb8:	smaddl	x8, w8, w11, x9
  401bbc:	ldrb	w8, [x8, #1]
  401bc0:	ldr	w0, [x10, x8, lsl #2]
  401bc4:	ret
  401bc8:	ldr	w8, [x0]
  401bcc:	ldr	x9, [x0, #48]
  401bd0:	mov	w11, #0x6                   	// #6
  401bd4:	ldr	x10, [x0, #72]
  401bd8:	sub	w8, w1, w8
  401bdc:	smaddl	x8, w8, w11, x9
  401be0:	ldrb	w8, [x8, #2]
  401be4:	ldr	w0, [x10, x8, lsl #2]
  401be8:	ret
  401bec:	ldr	w8, [x0]
  401bf0:	ldr	x9, [x0, #48]
  401bf4:	mov	w11, #0x6                   	// #6
  401bf8:	ldr	x10, [x0, #80]
  401bfc:	sub	w8, w1, w8
  401c00:	smaddl	x8, w8, w11, x9
  401c04:	ldrb	w8, [x8, #3]
  401c08:	ldr	w0, [x10, x8, lsl #2]
  401c0c:	ret
  401c10:	subs	w8, w1, #0x1
  401c14:	b.lt	401c24 <feof@plt+0x524>  // b.tstop
  401c18:	ldr	w9, [x0, #32]
  401c1c:	cmp	w9, w1
  401c20:	b.ge	401c2c <feof@plt+0x52c>  // b.tcont
  401c24:	mov	w0, wzr
  401c28:	ret
  401c2c:	ldr	x9, [x0, #104]
  401c30:	mov	w0, #0x1                   	// #1
  401c34:	ldr	w8, [x9, w8, sxtw #2]
  401c38:	str	w8, [x2]
  401c3c:	ret
  401c40:	ldr	w0, [x0, #36]
  401c44:	ret
  401c48:	ldr	w0, [x0, #40]
  401c4c:	ret
  401c50:	stp	x29, x30, [sp, #-32]!
  401c54:	str	x19, [sp, #16]
  401c58:	mov	x19, x0
  401c5c:	ldr	x0, [x0, #48]
  401c60:	mov	x29, sp
  401c64:	cbz	x0, 401c6c <feof@plt+0x56c>
  401c68:	bl	4015d0 <_ZdaPv@plt>
  401c6c:	ldr	x0, [x19, #56]
  401c70:	cbz	x0, 401c78 <feof@plt+0x578>
  401c74:	bl	4015d0 <_ZdaPv@plt>
  401c78:	ldr	x0, [x19, #64]
  401c7c:	cbz	x0, 401c84 <feof@plt+0x584>
  401c80:	bl	4015d0 <_ZdaPv@plt>
  401c84:	ldr	x0, [x19, #72]
  401c88:	cbz	x0, 401c90 <feof@plt+0x590>
  401c8c:	bl	4015d0 <_ZdaPv@plt>
  401c90:	ldr	x0, [x19, #80]
  401c94:	cbz	x0, 401c9c <feof@plt+0x59c>
  401c98:	bl	4015d0 <_ZdaPv@plt>
  401c9c:	ldr	x0, [x19, #88]
  401ca0:	cbz	x0, 401ca8 <feof@plt+0x5a8>
  401ca4:	bl	4015d0 <_ZdaPv@plt>
  401ca8:	ldr	x0, [x19, #96]
  401cac:	cbz	x0, 401cb4 <feof@plt+0x5b4>
  401cb0:	bl	4015d0 <_ZdaPv@plt>
  401cb4:	ldr	x0, [x19, #104]
  401cb8:	cbz	x0, 401cc0 <feof@plt+0x5c0>
  401cbc:	bl	4015d0 <_ZdaPv@plt>
  401cc0:	ldr	x19, [sp, #16]
  401cc4:	ldp	x29, x30, [sp], #32
  401cc8:	ret
  401ccc:	ldr	x8, [x0]
  401cd0:	add	x9, x8, #0x1
  401cd4:	str	x9, [x0]
  401cd8:	mov	x9, x8
  401cdc:	ldrb	w10, [x9], #2
  401ce0:	str	x9, [x0]
  401ce4:	ldrb	w0, [x8, #1]
  401ce8:	bfi	w0, w10, #8, #8
  401cec:	ret
  401cf0:	ldr	x8, [x0]
  401cf4:	add	x9, x8, #0x1
  401cf8:	mov	x10, x8
  401cfc:	str	x9, [x0]
  401d00:	ldrb	w9, [x10], #4
  401d04:	add	x11, x8, #0x2
  401d08:	str	x11, [x0]
  401d0c:	add	x12, x8, #0x3
  401d10:	ldrb	w11, [x8, #1]
  401d14:	str	x12, [x0]
  401d18:	ldrb	w12, [x8, #2]
  401d1c:	str	x10, [x0]
  401d20:	ldrb	w8, [x8, #3]
  401d24:	lsl	w9, w9, #24
  401d28:	bfi	w9, w11, #16, #8
  401d2c:	bfi	w9, w12, #8, #8
  401d30:	orr	w0, w9, w8
  401d34:	ret
  401d38:	sub	sp, sp, #0x90
  401d3c:	stp	x29, x30, [sp, #48]
  401d40:	stp	x28, x27, [sp, #64]
  401d44:	stp	x26, x25, [sp, #80]
  401d48:	stp	x24, x23, [sp, #96]
  401d4c:	stp	x22, x21, [sp, #112]
  401d50:	stp	x20, x19, [sp, #128]
  401d54:	add	x29, sp, #0x30
  401d58:	mov	x22, x1
  401d5c:	mov	x20, x0
  401d60:	bl	4015e0 <__errno_location@plt>
  401d64:	adrp	x1, 404000 <feof@plt+0x2900>
  401d68:	mov	x19, x0
  401d6c:	str	wzr, [x0]
  401d70:	add	x1, x1, #0xf3d
  401d74:	mov	x0, x22
  401d78:	bl	4015f0 <fopen@plt>
  401d7c:	cbz	x0, 401e1c <feof@plt+0x71c>
  401d80:	mov	x21, x0
  401d84:	bl	401530 <getc@plt>
  401d88:	mov	w19, w0
  401d8c:	mov	x0, x21
  401d90:	bl	401530 <getc@plt>
  401d94:	cmn	w19, #0x1
  401d98:	b.eq	401e58 <feof@plt+0x758>  // b.none
  401d9c:	cmn	w0, #0x1
  401da0:	b.eq	401e58 <feof@plt+0x758>  // b.none
  401da4:	add	w26, w0, w19, lsl #8
  401da8:	lsl	w24, w26, #2
  401dac:	sub	w8, w24, #0x2
  401db0:	sxtw	x23, w8
  401db4:	mov	x0, x23
  401db8:	bl	401390 <_Znam@plt>
  401dbc:	mov	w1, #0x1                   	// #1
  401dc0:	mov	x2, x23
  401dc4:	mov	x3, x21
  401dc8:	mov	x19, x0
  401dcc:	bl	401470 <fread_unlocked@plt>
  401dd0:	cmp	x0, x23
  401dd4:	b.ne	401eb0 <feof@plt+0x7b0>  // b.any
  401dd8:	mov	x0, x21
  401ddc:	bl	401430 <fclose@plt>
  401de0:	cmp	w26, #0x5
  401de4:	b.gt	401ed4 <feof@plt+0x7d4>
  401de8:	sub	x0, x29, #0x10
  401dec:	mov	x1, x22
  401df0:	bl	403890 <feof@plt+0x2190>
  401df4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11420>
  401df8:	adrp	x0, 404000 <feof@plt+0x2900>
  401dfc:	add	x2, x2, #0xde0
  401e00:	add	x0, x0, #0xdc6
  401e04:	sub	x1, x29, #0x10
  401e08:	mov	x3, x2
  401e0c:	bl	403b00 <feof@plt+0x2400>
  401e10:	mov	x0, x19
  401e14:	bl	4015d0 <_ZdaPv@plt>
  401e18:	b	401e88 <feof@plt+0x788>
  401e1c:	sub	x0, x29, #0x10
  401e20:	mov	x1, x22
  401e24:	bl	403890 <feof@plt+0x2190>
  401e28:	ldr	w0, [x19]
  401e2c:	bl	4014c0 <strerror@plt>
  401e30:	mov	x1, x0
  401e34:	add	x0, sp, #0x10
  401e38:	bl	403890 <feof@plt+0x2190>
  401e3c:	adrp	x0, 404000 <feof@plt+0x2900>
  401e40:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11420>
  401e44:	add	x0, x0, #0xd80
  401e48:	add	x3, x3, #0xde0
  401e4c:	sub	x1, x29, #0x10
  401e50:	add	x2, sp, #0x10
  401e54:	b	401e84 <feof@plt+0x784>
  401e58:	mov	x0, x21
  401e5c:	bl	401430 <fclose@plt>
  401e60:	sub	x0, x29, #0x10
  401e64:	mov	x1, x22
  401e68:	bl	403890 <feof@plt+0x2190>
  401e6c:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11420>
  401e70:	adrp	x0, 404000 <feof@plt+0x2900>
  401e74:	add	x2, x2, #0xde0
  401e78:	add	x0, x0, #0xd94
  401e7c:	sub	x1, x29, #0x10
  401e80:	mov	x3, x2
  401e84:	bl	403b00 <feof@plt+0x2400>
  401e88:	mov	w20, wzr
  401e8c:	mov	w0, w20
  401e90:	ldp	x20, x19, [sp, #128]
  401e94:	ldp	x22, x21, [sp, #112]
  401e98:	ldp	x24, x23, [sp, #96]
  401e9c:	ldp	x26, x25, [sp, #80]
  401ea0:	ldp	x28, x27, [sp, #64]
  401ea4:	ldp	x29, x30, [sp, #48]
  401ea8:	add	sp, sp, #0x90
  401eac:	ret
  401eb0:	mov	x0, x21
  401eb4:	bl	401700 <feof@plt>
  401eb8:	cbz	w0, 401fcc <feof@plt+0x8cc>
  401ebc:	sub	x0, x29, #0x10
  401ec0:	mov	x1, x22
  401ec4:	bl	403890 <feof@plt+0x2190>
  401ec8:	adrp	x0, 404000 <feof@plt+0x2900>
  401ecc:	add	x0, x0, #0xd94
  401ed0:	b	401fe0 <feof@plt+0x8e0>
  401ed4:	add	x0, sp, #0x10
  401ed8:	str	w24, [sp, #4]
  401edc:	stp	x19, x19, [sp, #8]
  401ee0:	bl	401ccc <feof@plt+0x5cc>
  401ee4:	mov	w19, w0
  401ee8:	add	x0, sp, #0x10
  401eec:	bl	401ccc <feof@plt+0x5cc>
  401ef0:	str	w0, [x20]
  401ef4:	add	x0, sp, #0x10
  401ef8:	bl	401ccc <feof@plt+0x5cc>
  401efc:	str	w0, [x20, #4]
  401f00:	add	x0, sp, #0x10
  401f04:	bl	401ccc <feof@plt+0x5cc>
  401f08:	str	w0, [x20, #8]
  401f0c:	add	x0, sp, #0x10
  401f10:	bl	401ccc <feof@plt+0x5cc>
  401f14:	str	w0, [x20, #12]
  401f18:	add	x0, sp, #0x10
  401f1c:	bl	401ccc <feof@plt+0x5cc>
  401f20:	str	w0, [x20, #16]
  401f24:	add	x0, sp, #0x10
  401f28:	bl	401ccc <feof@plt+0x5cc>
  401f2c:	str	w0, [x20, #20]
  401f30:	add	x0, sp, #0x10
  401f34:	bl	401ccc <feof@plt+0x5cc>
  401f38:	str	w0, [x20, #24]
  401f3c:	add	x0, sp, #0x10
  401f40:	bl	401ccc <feof@plt+0x5cc>
  401f44:	str	w0, [x20, #28]
  401f48:	add	x0, sp, #0x10
  401f4c:	bl	401ccc <feof@plt+0x5cc>
  401f50:	mov	w27, w0
  401f54:	add	x0, sp, #0x10
  401f58:	bl	401ccc <feof@plt+0x5cc>
  401f5c:	ldpsw	x10, x9, [x20]
  401f60:	mov	w11, w19
  401f64:	add	w8, w19, w27
  401f68:	ldpsw	x19, x25, [x20, #8]
  401f6c:	ldpsw	x23, x21, [x20, #16]
  401f70:	sub	x9, x9, x10
  401f74:	add	w10, w8, w0
  401f78:	add	x8, x9, #0x1
  401f7c:	add	w9, w10, w19
  401f80:	ldpsw	x28, x12, [x20, #24]
  401f84:	add	w9, w9, w8
  401f88:	add	w9, w9, w25
  401f8c:	add	w9, w9, w23
  401f90:	add	w9, w9, w21
  401f94:	add	w9, w9, w28
  401f98:	add	w9, w9, w12
  401f9c:	add	w9, w9, #0x6
  401fa0:	cmp	w9, w26
  401fa4:	str	w0, [x20, #32]
  401fa8:	b.ne	402008 <feof@plt+0x908>  // b.any
  401fac:	cmp	w11, #0x1
  401fb0:	b.gt	40203c <feof@plt+0x93c>
  401fb4:	sub	x0, x29, #0x10
  401fb8:	mov	x1, x22
  401fbc:	bl	403890 <feof@plt+0x2190>
  401fc0:	adrp	x0, 404000 <feof@plt+0x2900>
  401fc4:	add	x0, x0, #0xe10
  401fc8:	b	40201c <feof@plt+0x91c>
  401fcc:	sub	x0, x29, #0x10
  401fd0:	mov	x1, x22
  401fd4:	bl	403890 <feof@plt+0x2190>
  401fd8:	adrp	x0, 404000 <feof@plt+0x2900>
  401fdc:	add	x0, x0, #0xdb3
  401fe0:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11420>
  401fe4:	add	x2, x2, #0xde0
  401fe8:	sub	x1, x29, #0x10
  401fec:	mov	x3, x2
  401ff0:	bl	403b00 <feof@plt+0x2400>
  401ff4:	mov	x0, x19
  401ff8:	bl	4015d0 <_ZdaPv@plt>
  401ffc:	mov	x0, x21
  402000:	bl	401430 <fclose@plt>
  402004:	b	401e88 <feof@plt+0x788>
  402008:	sub	x0, x29, #0x10
  40200c:	mov	x1, x22
  402010:	bl	403890 <feof@plt+0x2190>
  402014:	adrp	x0, 404000 <feof@plt+0x2900>
  402018:	add	x0, x0, #0xdea
  40201c:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11420>
  402020:	add	x2, x2, #0xde0
  402024:	sub	x1, x29, #0x10
  402028:	mov	x3, x2
  40202c:	bl	403b00 <feof@plt+0x2400>
  402030:	ldr	x19, [sp, #8]
  402034:	mov	w20, wzr
  402038:	b	402378 <feof@plt+0xc78>
  40203c:	mov	w9, #0x6                   	// #6
  402040:	add	x10, x8, x8, lsl #1
  402044:	umulh	x8, x8, x9
  402048:	lsl	x9, x10, #1
  40204c:	cmp	xzr, x8
  402050:	mov	w24, w0
  402054:	csinv	x0, x9, xzr, eq  // eq = none
  402058:	mov	w22, w11
  40205c:	mov	x26, x12
  402060:	bl	401390 <_Znam@plt>
  402064:	lsl	x8, x19, #2
  402068:	cmp	xzr, x19, lsr #62
  40206c:	str	x0, [x20, #48]
  402070:	csinv	x0, x8, xzr, eq  // eq = none
  402074:	bl	401390 <_Znam@plt>
  402078:	lsl	x8, x25, #2
  40207c:	cmp	xzr, x25, lsr #62
  402080:	str	x0, [x20, #56]
  402084:	csinv	x0, x8, xzr, eq  // eq = none
  402088:	bl	401390 <_Znam@plt>
  40208c:	lsl	x8, x23, #2
  402090:	cmp	xzr, x23, lsr #62
  402094:	str	x0, [x20, #64]
  402098:	csinv	x0, x8, xzr, eq  // eq = none
  40209c:	bl	401390 <_Znam@plt>
  4020a0:	lsl	x8, x21, #2
  4020a4:	cmp	xzr, x21, lsr #62
  4020a8:	str	x0, [x20, #72]
  4020ac:	csinv	x0, x8, xzr, eq  // eq = none
  4020b0:	bl	401390 <_Znam@plt>
  4020b4:	lsl	x8, x28, #2
  4020b8:	cmp	xzr, x28, lsr #62
  4020bc:	str	x0, [x20, #80]
  4020c0:	csinv	x0, x8, xzr, eq  // eq = none
  4020c4:	bl	401390 <_Znam@plt>
  4020c8:	lsl	x8, x26, #2
  4020cc:	cmp	xzr, x26, lsr #62
  4020d0:	str	x0, [x20, #88]
  4020d4:	csinv	x0, x8, xzr, eq  // eq = none
  4020d8:	bl	401390 <_Znam@plt>
  4020dc:	sxtw	x8, w24
  4020e0:	sbfiz	x9, x24, #2, #32
  4020e4:	cmp	xzr, x8, lsr #62
  4020e8:	str	x0, [x20, #96]
  4020ec:	csinv	x0, x9, xzr, eq  // eq = none
  4020f0:	bl	401390 <_Znam@plt>
  4020f4:	str	x0, [x20, #104]
  4020f8:	add	x0, sp, #0x10
  4020fc:	bl	401cf0 <feof@plt+0x5f0>
  402100:	str	w0, [x20, #36]
  402104:	add	x0, sp, #0x10
  402108:	bl	401cf0 <feof@plt+0x5f0>
  40210c:	str	w0, [x20, #40]
  402110:	ldr	x8, [sp, #16]
  402114:	lsl	w9, w22, #2
  402118:	sub	w9, w9, #0x8
  40211c:	add	x8, x8, w9, sxtw
  402120:	str	x8, [sp, #16]
  402124:	ldp	w9, w8, [x20]
  402128:	cmp	w8, w9
  40212c:	b.lt	4021b0 <feof@plt+0xab0>  // b.tstop
  402130:	ldpsw	x9, x8, [x20]
  402134:	ldr	x10, [x20, #48]
  402138:	sub	x8, x8, x9
  40213c:	add	x9, x10, #0x2
  402140:	mov	x10, #0xffffffffffffffff    	// #-1
  402144:	ldr	x11, [sp, #16]
  402148:	add	x10, x10, #0x1
  40214c:	cmp	x10, x8
  402150:	add	x12, x11, #0x1
  402154:	mov	x13, x11
  402158:	str	x12, [sp, #16]
  40215c:	ldrb	w12, [x13], #4
  402160:	add	x14, x11, #0x2
  402164:	sturb	w12, [x9, #-2]
  402168:	str	x14, [sp, #16]
  40216c:	ldrb	w12, [x11, #1]
  402170:	and	w14, w12, #0xf
  402174:	strb	w14, [x9]
  402178:	add	x14, x11, #0x3
  40217c:	lsr	w12, w12, #4
  402180:	sturb	w12, [x9, #-1]
  402184:	str	x14, [sp, #16]
  402188:	ldrb	w12, [x11, #2]
  40218c:	lsr	w14, w12, #2
  402190:	and	w12, w12, #0x3
  402194:	strb	w14, [x9, #1]
  402198:	strb	w12, [x9, #2]
  40219c:	str	x13, [sp, #16]
  4021a0:	ldrb	w11, [x11, #3]
  4021a4:	strb	w11, [x9, #3]
  4021a8:	add	x9, x9, #0x6
  4021ac:	b.lt	402144 <feof@plt+0xa44>  // b.tstop
  4021b0:	ldr	w8, [x20, #8]
  4021b4:	ldr	w21, [sp, #4]
  4021b8:	cmp	w8, #0x1
  4021bc:	b.lt	4021e4 <feof@plt+0xae4>  // b.tstop
  4021c0:	mov	x19, xzr
  4021c4:	add	x0, sp, #0x10
  4021c8:	bl	401cf0 <feof@plt+0x5f0>
  4021cc:	ldr	x8, [x20, #56]
  4021d0:	str	w0, [x8, x19, lsl #2]
  4021d4:	ldrsw	x8, [x20, #8]
  4021d8:	add	x19, x19, #0x1
  4021dc:	cmp	x19, x8
  4021e0:	b.lt	4021c4 <feof@plt+0xac4>  // b.tstop
  4021e4:	ldr	w8, [x20, #12]
  4021e8:	cmp	w8, #0x1
  4021ec:	b.lt	402214 <feof@plt+0xb14>  // b.tstop
  4021f0:	mov	x19, xzr
  4021f4:	add	x0, sp, #0x10
  4021f8:	bl	401cf0 <feof@plt+0x5f0>
  4021fc:	ldr	x8, [x20, #64]
  402200:	str	w0, [x8, x19, lsl #2]
  402204:	ldrsw	x8, [x20, #12]
  402208:	add	x19, x19, #0x1
  40220c:	cmp	x19, x8
  402210:	b.lt	4021f4 <feof@plt+0xaf4>  // b.tstop
  402214:	ldr	w8, [x20, #16]
  402218:	cmp	w8, #0x1
  40221c:	b.lt	402244 <feof@plt+0xb44>  // b.tstop
  402220:	mov	x19, xzr
  402224:	add	x0, sp, #0x10
  402228:	bl	401cf0 <feof@plt+0x5f0>
  40222c:	ldr	x8, [x20, #72]
  402230:	str	w0, [x8, x19, lsl #2]
  402234:	ldrsw	x8, [x20, #16]
  402238:	add	x19, x19, #0x1
  40223c:	cmp	x19, x8
  402240:	b.lt	402224 <feof@plt+0xb24>  // b.tstop
  402244:	ldr	w8, [x20, #20]
  402248:	cmp	w8, #0x1
  40224c:	b.lt	402274 <feof@plt+0xb74>  // b.tstop
  402250:	mov	x19, xzr
  402254:	add	x0, sp, #0x10
  402258:	bl	401cf0 <feof@plt+0x5f0>
  40225c:	ldr	x8, [x20, #80]
  402260:	str	w0, [x8, x19, lsl #2]
  402264:	ldrsw	x8, [x20, #20]
  402268:	add	x19, x19, #0x1
  40226c:	cmp	x19, x8
  402270:	b.lt	402254 <feof@plt+0xb54>  // b.tstop
  402274:	ldr	w8, [x20, #24]
  402278:	cmp	w8, #0x1
  40227c:	b.lt	4022e0 <feof@plt+0xbe0>  // b.tstop
  402280:	ldr	x10, [x20, #88]
  402284:	ldrsw	x9, [x20, #24]
  402288:	mov	x8, xzr
  40228c:	add	x10, x10, #0x3
  402290:	ldr	x11, [sp, #16]
  402294:	add	x8, x8, #0x1
  402298:	cmp	x8, x9
  40229c:	add	x12, x11, #0x1
  4022a0:	mov	x13, x11
  4022a4:	str	x12, [sp, #16]
  4022a8:	ldrb	w12, [x13], #4
  4022ac:	sturb	w12, [x10, #-3]
  4022b0:	add	x12, x11, #0x2
  4022b4:	str	x12, [sp, #16]
  4022b8:	ldrb	w12, [x11, #1]
  4022bc:	sturb	w12, [x10, #-2]
  4022c0:	add	x12, x11, #0x3
  4022c4:	str	x12, [sp, #16]
  4022c8:	ldrb	w12, [x11, #2]
  4022cc:	sturb	w12, [x10, #-1]
  4022d0:	str	x13, [sp, #16]
  4022d4:	ldrb	w11, [x11, #3]
  4022d8:	strb	w11, [x10], #4
  4022dc:	b.lt	402290 <feof@plt+0xb90>  // b.tstop
  4022e0:	ldr	w8, [x20, #28]
  4022e4:	cmp	w8, #0x1
  4022e8:	b.lt	402310 <feof@plt+0xc10>  // b.tstop
  4022ec:	mov	x19, xzr
  4022f0:	add	x0, sp, #0x10
  4022f4:	bl	401cf0 <feof@plt+0x5f0>
  4022f8:	ldr	x8, [x20, #96]
  4022fc:	str	w0, [x8, x19, lsl #2]
  402300:	ldrsw	x8, [x20, #28]
  402304:	add	x19, x19, #0x1
  402308:	cmp	x19, x8
  40230c:	b.lt	4022f0 <feof@plt+0xbf0>  // b.tstop
  402310:	ldr	x8, [sp, #16]
  402314:	lsl	w9, w27, #2
  402318:	add	x8, x8, w9, sxtw
  40231c:	str	x8, [sp, #16]
  402320:	ldr	w8, [x20, #32]
  402324:	cmp	w8, #0x1
  402328:	b.lt	402350 <feof@plt+0xc50>  // b.tstop
  40232c:	mov	x19, xzr
  402330:	add	x0, sp, #0x10
  402334:	bl	401cf0 <feof@plt+0x5f0>
  402338:	ldr	x8, [x20, #104]
  40233c:	str	w0, [x8, x19, lsl #2]
  402340:	ldrsw	x8, [x20, #32]
  402344:	add	x19, x19, #0x1
  402348:	cmp	x19, x8
  40234c:	b.lt	402330 <feof@plt+0xc30>  // b.tstop
  402350:	ldp	x19, x8, [sp, #8]
  402354:	adrp	x2, 404000 <feof@plt+0x2900>
  402358:	add	x2, x2, #0xe34
  40235c:	mov	w1, #0x172                 	// #370
  402360:	add	x9, x19, w21, sxtw
  402364:	sub	x9, x9, #0x2
  402368:	cmp	x8, x9
  40236c:	cset	w0, eq  // eq = none
  402370:	bl	4034f0 <feof@plt+0x1df0>
  402374:	mov	w20, #0x1                   	// #1
  402378:	mov	x0, x19
  40237c:	bl	4015d0 <_ZdaPv@plt>
  402380:	b	401e8c <feof@plt+0x78c>
  402384:	stp	x29, x30, [sp, #-32]!
  402388:	mov	w2, #0x400                 	// #1024
  40238c:	mov	w1, wzr
  402390:	str	x19, [sp, #16]
  402394:	mov	x29, sp
  402398:	mov	x19, x0
  40239c:	bl	401480 <memset@plt>
  4023a0:	mov	x8, xzr
  4023a4:	add	x9, x19, #0x400
  4023a8:	str	wzr, [x9, x8]
  4023ac:	add	x8, x8, #0x4
  4023b0:	cmp	x8, #0x400
  4023b4:	b.ne	4023a8 <feof@plt+0xca8>  // b.any
  4023b8:	ldr	x19, [sp, #16]
  4023bc:	ldp	x29, x30, [sp], #32
  4023c0:	ret
  4023c4:	sub	sp, sp, #0x190
  4023c8:	stp	x29, x30, [sp, #304]
  4023cc:	stp	x28, x27, [sp, #320]
  4023d0:	stp	x26, x25, [sp, #336]
  4023d4:	stp	x24, x23, [sp, #352]
  4023d8:	stp	x22, x21, [sp, #368]
  4023dc:	stp	x20, x19, [sp, #384]
  4023e0:	add	x29, sp, #0x130
  4023e4:	mov	x21, x1
  4023e8:	mov	x19, x0
  4023ec:	stur	xzr, [x29, #-16]
  4023f0:	bl	4015e0 <__errno_location@plt>
  4023f4:	adrp	x1, 404000 <feof@plt+0x2900>
  4023f8:	mov	x22, x0
  4023fc:	str	wzr, [x0]
  402400:	add	x1, x1, #0xf3d
  402404:	mov	x0, x21
  402408:	bl	4015f0 <fopen@plt>
  40240c:	cbz	x0, 4027d8 <feof@plt+0x10d8>
  402410:	mov	x20, x0
  402414:	bl	401530 <getc@plt>
  402418:	cmp	w0, #0xf7
  40241c:	b.ne	4027bc <feof@plt+0x10bc>  // b.any
  402420:	mov	x0, x20
  402424:	bl	401530 <getc@plt>
  402428:	cmp	w0, #0x83
  40242c:	b.ne	4027bc <feof@plt+0x10bc>  // b.any
  402430:	mov	x0, x20
  402434:	bl	401530 <getc@plt>
  402438:	cmn	w0, #0x1
  40243c:	stur	w0, [x29, #-32]
  402440:	b.eq	402838 <feof@plt+0x1138>  // b.none
  402444:	mov	x1, x20
  402448:	bl	402878 <feof@plt+0x1178>
  40244c:	cbz	w0, 402838 <feof@plt+0x1138>
  402450:	adrp	x27, 404000 <feof@plt+0x2900>
  402454:	adrp	x25, 404000 <feof@plt+0x2900>
  402458:	adrp	x22, 416000 <_ZdlPvm@@Base+0x11420>
  40245c:	adrp	x28, 404000 <feof@plt+0x2900>
  402460:	adrp	x23, 404000 <feof@plt+0x2900>
  402464:	adrp	x21, 404000 <feof@plt+0x2900>
  402468:	mov	w26, wzr
  40246c:	add	x27, x27, #0xcf0
  402470:	add	x25, x25, #0xe6b
  402474:	add	x22, x22, #0xde0
  402478:	add	x28, x28, #0xcea
  40247c:	add	x23, x23, #0xe60
  402480:	add	x21, x21, #0xce0
  402484:	str	wzr, [sp, #12]
  402488:	mov	x0, x20
  40248c:	bl	401530 <getc@plt>
  402490:	cmn	w0, #0x1
  402494:	b.eq	4026fc <feof@plt+0xffc>  // b.none
  402498:	mov	w1, w0
  40249c:	cmp	w0, #0xf8
  4024a0:	b.ne	4024ac <feof@plt+0xdac>  // b.any
  4024a4:	mov	w24, #0x3                   	// #3
  4024a8:	b	402754 <feof@plt+0x1054>
  4024ac:	subs	w8, w1, #0x40
  4024b0:	mov	w24, #0x4                   	// #4
  4024b4:	b.cc	402754 <feof@plt+0x1054>  // b.lo, b.ul, b.last
  4024b8:	sub	w9, w1, #0x4a
  4024bc:	cmp	w9, #0xa5
  4024c0:	b.cc	402754 <feof@plt+0x1054>  // b.lo, b.ul, b.last
  4024c4:	cmp	w8, #0x9
  4024c8:	b.hi	4024e4 <feof@plt+0xde4>  // b.pmore
  4024cc:	adr	x9, 4024dc <feof@plt+0xddc>
  4024d0:	ldrb	w10, [x21, x8]
  4024d4:	add	x9, x9, x10, lsl #2
  4024d8:	br	x9
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	b	4026f0 <feof@plt+0xff0>
  4024e4:	sub	w8, w1, #0xef
  4024e8:	cmp	w8, #0x5
  4024ec:	b.hi	40268c <feof@plt+0xf8c>  // b.pmore
  4024f0:	adr	x9, 402500 <feof@plt+0xe00>
  4024f4:	ldrb	w10, [x28, x8]
  4024f8:	add	x9, x9, x10, lsl #2
  4024fc:	br	x9
  402500:	mov	x0, x20
  402504:	mov	x21, x28
  402508:	mov	w28, w26
  40250c:	mov	x26, x22
  402510:	mov	x22, x25
  402514:	bl	401530 <getc@plt>
  402518:	cmn	w0, #0x1
  40251c:	b.eq	40270c <feof@plt+0x100c>  // b.none
  402520:	mov	w25, w0
  402524:	sxtw	x24, w25
  402528:	add	x0, sp, #0x10
  40252c:	mov	w1, #0x1                   	// #1
  402530:	mov	x2, x24
  402534:	mov	x3, x20
  402538:	bl	4013b0 <fread@plt>
  40253c:	cmp	x0, x24
  402540:	b.ne	40270c <feof@plt+0x100c>  // b.any
  402544:	cmp	w25, #0xa
  402548:	b.ne	40272c <feof@plt+0x102c>  // b.any
  40254c:	add	x0, sp, #0x10
  402550:	mov	x1, x23
  402554:	mov	x2, x24
  402558:	bl	4016e0 <bcmp@plt>
  40255c:	mov	x25, x22
  402560:	cbnz	w0, 402730 <feof@plt+0x1030>
  402564:	mov	x0, x20
  402568:	bl	401530 <getc@plt>
  40256c:	cmn	w0, #0x1
  402570:	mov	x22, x26
  402574:	b.eq	40276c <feof@plt+0x106c>  // b.none
  402578:	cmp	w0, #0xf3
  40257c:	mov	w26, w28
  402580:	b.ne	402778 <feof@plt+0x1078>  // b.any
  402584:	sub	x0, x29, #0xc
  402588:	mov	x1, x20
  40258c:	bl	4028c0 <feof@plt+0x11c0>
  402590:	mov	x28, x21
  402594:	cbz	w0, 402798 <feof@plt+0x1098>
  402598:	mov	x0, x20
  40259c:	bl	401530 <getc@plt>
  4025a0:	adrp	x21, 404000 <feof@plt+0x2900>
  4025a4:	cmn	w0, #0x1
  4025a8:	add	x21, x21, #0xce0
  4025ac:	b.eq	4027a4 <feof@plt+0x10a4>  // b.none
  4025b0:	cmp	w0, #0xf3
  4025b4:	b.ne	4027ac <feof@plt+0x10ac>  // b.any
  4025b8:	sub	x0, x29, #0x10
  4025bc:	mov	x1, x20
  4025c0:	bl	4028c0 <feof@plt+0x11c0>
  4025c4:	ldr	w9, [sp, #12]
  4025c8:	cmp	w0, #0x0
  4025cc:	cset	w8, eq  // eq = none
  4025d0:	lsl	w24, w8, #1
  4025d4:	csinc	w9, w9, wzr, eq  // eq = none
  4025d8:	csinc	w26, w26, wzr, eq  // eq = none
  4025dc:	str	w9, [sp, #12]
  4025e0:	b	402790 <feof@plt+0x1090>
  4025e4:	mov	w0, #0x2                   	// #2
  4025e8:	mov	x1, x20
  4025ec:	mov	w24, #0x2                   	// #2
  4025f0:	bl	402878 <feof@plt+0x1178>
  4025f4:	cbnz	w0, 402750 <feof@plt+0x1050>
  4025f8:	b	402754 <feof@plt+0x1054>
  4025fc:	mov	w0, #0x3                   	// #3
  402600:	b	4026f0 <feof@plt+0xff0>
  402604:	add	x0, sp, #0x10
  402608:	mov	x1, x20
  40260c:	bl	4028c0 <feof@plt+0x11c0>
  402610:	cbz	w0, 402704 <feof@plt+0x1004>
  402614:	ldr	w8, [sp, #12]
  402618:	cbz	w8, 402634 <feof@plt+0xf34>
  40261c:	ldrb	w8, [sp, #16]
  402620:	ldur	w9, [x29, #-12]
  402624:	add	x8, x19, x8, lsl #2
  402628:	str	w9, [x8]
  40262c:	ldur	w9, [x29, #-16]
  402630:	str	w9, [x8, #1024]
  402634:	mov	w0, #0x14                  	// #20
  402638:	b	40266c <feof@plt+0xf6c>
  40263c:	mov	x0, x20
  402640:	bl	401530 <getc@plt>
  402644:	cmn	w0, #0x1
  402648:	b.eq	402704 <feof@plt+0x1004>  // b.none
  40264c:	ldr	w8, [sp, #12]
  402650:	cbz	w8, 402668 <feof@plt+0xf68>
  402654:	ldur	w8, [x29, #-12]
  402658:	add	x9, x19, w0, sxtw #2
  40265c:	str	w8, [x9]
  402660:	ldur	w8, [x29, #-16]
  402664:	str	w8, [x9, #1024]
  402668:	mov	w0, #0x4                   	// #4
  40266c:	mov	x1, x20
  402670:	bl	402878 <feof@plt+0x1178>
  402674:	cmp	w0, #0x0
  402678:	mov	w8, #0x5                   	// #5
  40267c:	mov	w9, #0x2                   	// #2
  402680:	csel	w24, w9, w8, eq  // eq = none
  402684:	str	wzr, [sp, #12]
  402688:	b	402748 <feof@plt+0x1048>
  40268c:	add	x0, sp, #0x10
  402690:	bl	4038b8 <feof@plt+0x21b8>
  402694:	add	x1, sp, #0x10
  402698:	mov	x0, x25
  40269c:	mov	x2, x22
  4026a0:	mov	x3, x22
  4026a4:	bl	403b94 <feof@plt+0x2494>
  4026a8:	b	402750 <feof@plt+0x1050>
  4026ac:	sub	x0, x29, #0x20
  4026b0:	mov	x1, x20
  4026b4:	bl	402964 <feof@plt+0x1264>
  4026b8:	cbnz	w0, 4026e4 <feof@plt+0xfe4>
  4026bc:	b	4026fc <feof@plt+0xffc>
  4026c0:	sub	x0, x29, #0x20
  4026c4:	mov	x1, x20
  4026c8:	bl	4029cc <feof@plt+0x12cc>
  4026cc:	cbnz	w0, 4026e4 <feof@plt+0xfe4>
  4026d0:	b	4026fc <feof@plt+0xffc>
  4026d4:	sub	x0, x29, #0x20
  4026d8:	mov	x1, x20
  4026dc:	bl	4028c0 <feof@plt+0x11c0>
  4026e0:	cbz	w0, 4026fc <feof@plt+0xffc>
  4026e4:	ldur	w0, [x29, #-32]
  4026e8:	b	4026f0 <feof@plt+0xff0>
  4026ec:	mov	w0, #0x4                   	// #4
  4026f0:	mov	x1, x20
  4026f4:	bl	402878 <feof@plt+0x1178>
  4026f8:	cbnz	w0, 402750 <feof@plt+0x1050>
  4026fc:	mov	w24, #0x2                   	// #2
  402700:	b	402754 <feof@plt+0x1054>
  402704:	mov	w24, #0x2                   	// #2
  402708:	b	402748 <feof@plt+0x1048>
  40270c:	mov	x25, x22
  402710:	mov	x22, x26
  402714:	mov	w26, w28
  402718:	mov	x28, x21
  40271c:	adrp	x21, 404000 <feof@plt+0x2900>
  402720:	mov	w24, #0x2                   	// #2
  402724:	add	x21, x21, #0xce0
  402728:	b	402748 <feof@plt+0x1048>
  40272c:	mov	x25, x22
  402730:	mov	x22, x26
  402734:	mov	w26, w28
  402738:	mov	x28, x21
  40273c:	adrp	x21, 404000 <feof@plt+0x2900>
  402740:	add	x21, x21, #0xce0
  402744:	mov	w24, #0x5                   	// #5
  402748:	cmp	w24, #0x5
  40274c:	b.ne	402754 <feof@plt+0x1054>  // b.any
  402750:	mov	w24, wzr
  402754:	cmp	w24, #0x4
  402758:	b.hi	402844 <feof@plt+0x1144>  // b.pmore
  40275c:	adr	x8, 402488 <feof@plt+0xd88>
  402760:	ldrb	w9, [x27, x24]
  402764:	add	x8, x8, x9, lsl #2
  402768:	br	x8
  40276c:	mov	w24, #0x5                   	// #5
  402770:	mov	w26, w28
  402774:	b	402784 <feof@plt+0x1084>
  402778:	mov	x1, x20
  40277c:	bl	4013d0 <ungetc@plt>
  402780:	mov	w24, #0x5                   	// #5
  402784:	mov	x28, x21
  402788:	adrp	x21, 404000 <feof@plt+0x2900>
  40278c:	add	x21, x21, #0xce0
  402790:	cbnz	w24, 402748 <feof@plt+0x1048>
  402794:	b	402744 <feof@plt+0x1044>
  402798:	adrp	x21, 404000 <feof@plt+0x2900>
  40279c:	mov	w24, #0x2                   	// #2
  4027a0:	b	40278c <feof@plt+0x108c>
  4027a4:	mov	w24, #0x5                   	// #5
  4027a8:	b	402790 <feof@plt+0x1090>
  4027ac:	mov	x1, x20
  4027b0:	bl	4013d0 <ungetc@plt>
  4027b4:	mov	w24, #0x5                   	// #5
  4027b8:	b	402790 <feof@plt+0x1090>
  4027bc:	adrp	x0, 404000 <feof@plt+0x2900>
  4027c0:	add	x0, x0, #0xe54
  4027c4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11420>
  4027c8:	add	x1, x1, #0xde0
  4027cc:	mov	x2, x1
  4027d0:	mov	x3, x1
  4027d4:	b	402810 <feof@plt+0x1110>
  4027d8:	add	x0, sp, #0x10
  4027dc:	mov	x1, x21
  4027e0:	bl	403890 <feof@plt+0x2190>
  4027e4:	ldr	w0, [x22]
  4027e8:	bl	4014c0 <strerror@plt>
  4027ec:	mov	x1, x0
  4027f0:	sub	x0, x29, #0x20
  4027f4:	bl	403890 <feof@plt+0x2190>
  4027f8:	adrp	x0, 404000 <feof@plt+0x2900>
  4027fc:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11420>
  402800:	add	x0, x0, #0xd80
  402804:	add	x3, x3, #0xde0
  402808:	add	x1, sp, #0x10
  40280c:	sub	x2, x29, #0x20
  402810:	bl	403b00 <feof@plt+0x2400>
  402814:	mov	w0, wzr
  402818:	ldp	x20, x19, [sp, #384]
  40281c:	ldp	x22, x21, [sp, #368]
  402820:	ldp	x24, x23, [sp, #352]
  402824:	ldp	x26, x25, [sp, #336]
  402828:	ldp	x28, x27, [sp, #320]
  40282c:	ldp	x29, x30, [sp, #304]
  402830:	add	sp, sp, #0x190
  402834:	ret
  402838:	adrp	x0, 404000 <feof@plt+0x2900>
  40283c:	add	x0, x0, #0xeac
  402840:	b	4027c4 <feof@plt+0x10c4>
  402844:	b	402818 <feof@plt+0x1118>
  402848:	cbz	w26, 402854 <feof@plt+0x1154>
  40284c:	mov	w0, #0x1                   	// #1
  402850:	b	402818 <feof@plt+0x1118>
  402854:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11420>
  402858:	adrp	x0, 404000 <feof@plt+0x2900>
  40285c:	add	x1, x1, #0xde0
  402860:	add	x0, x0, #0xe84
  402864:	mov	x2, x1
  402868:	mov	x3, x1
  40286c:	bl	403b6c <feof@plt+0x246c>
  402870:	mov	w0, #0x1                   	// #1
  402874:	b	402818 <feof@plt+0x1118>
  402878:	stp	x29, x30, [sp, #-32]!
  40287c:	stp	x20, x19, [sp, #16]
  402880:	mov	x19, x1
  402884:	add	w20, w0, #0x1
  402888:	mov	x29, sp
  40288c:	sub	w20, w20, #0x1
  402890:	cmp	w20, #0x1
  402894:	b.lt	4028b0 <feof@plt+0x11b0>  // b.tstop
  402898:	mov	x0, x19
  40289c:	bl	401530 <getc@plt>
  4028a0:	cmn	w0, #0x1
  4028a4:	b.ne	40288c <feof@plt+0x118c>  // b.any
  4028a8:	mov	w0, wzr
  4028ac:	b	4028b4 <feof@plt+0x11b4>
  4028b0:	mov	w0, #0x1                   	// #1
  4028b4:	ldp	x20, x19, [sp, #16]
  4028b8:	ldp	x29, x30, [sp], #32
  4028bc:	ret
  4028c0:	stp	x29, x30, [sp, #-32]!
  4028c4:	stp	x20, x19, [sp, #16]
  4028c8:	mov	x20, x0
  4028cc:	mov	x0, x1
  4028d0:	mov	x29, sp
  4028d4:	mov	x19, x1
  4028d8:	bl	401530 <getc@plt>
  4028dc:	lsl	w8, w0, #8
  4028e0:	sub	w9, w8, #0x10, lsl #12
  4028e4:	cmp	w0, #0x7f
  4028e8:	csel	w8, w9, w8, gt
  4028ec:	mov	x0, x19
  4028f0:	str	w8, [x20]
  4028f4:	bl	401530 <getc@plt>
  4028f8:	ldr	w8, [x20]
  4028fc:	orr	w8, w8, w0
  402900:	lsl	w8, w8, #8
  402904:	mov	x0, x19
  402908:	str	w8, [x20]
  40290c:	bl	401530 <getc@plt>
  402910:	ldr	w8, [x20]
  402914:	orr	w8, w8, w0
  402918:	lsl	w8, w8, #8
  40291c:	mov	x0, x19
  402920:	str	w8, [x20]
  402924:	bl	401530 <getc@plt>
  402928:	ldr	w8, [x20]
  40292c:	orr	w8, w8, w0
  402930:	mov	x0, x19
  402934:	str	w8, [x20]
  402938:	bl	4016c0 <ferror@plt>
  40293c:	cbz	w0, 402948 <feof@plt+0x1248>
  402940:	mov	w0, wzr
  402944:	b	402958 <feof@plt+0x1258>
  402948:	mov	x0, x19
  40294c:	bl	401700 <feof@plt>
  402950:	cmp	w0, #0x0
  402954:	cset	w0, eq  // eq = none
  402958:	ldp	x20, x19, [sp, #16]
  40295c:	ldp	x29, x30, [sp], #32
  402960:	ret
  402964:	stp	x29, x30, [sp, #-32]!
  402968:	stp	x20, x19, [sp, #16]
  40296c:	mov	x20, x0
  402970:	mov	x0, x1
  402974:	mov	x29, sp
  402978:	mov	x19, x1
  40297c:	bl	401530 <getc@plt>
  402980:	lsl	w8, w0, #8
  402984:	mov	x0, x19
  402988:	str	w8, [x20]
  40298c:	bl	401530 <getc@plt>
  402990:	ldr	w8, [x20]
  402994:	orr	w8, w8, w0
  402998:	mov	x0, x19
  40299c:	str	w8, [x20]
  4029a0:	bl	4016c0 <ferror@plt>
  4029a4:	cbz	w0, 4029b0 <feof@plt+0x12b0>
  4029a8:	mov	w0, wzr
  4029ac:	b	4029c0 <feof@plt+0x12c0>
  4029b0:	mov	x0, x19
  4029b4:	bl	401700 <feof@plt>
  4029b8:	cmp	w0, #0x0
  4029bc:	cset	w0, eq  // eq = none
  4029c0:	ldp	x20, x19, [sp, #16]
  4029c4:	ldp	x29, x30, [sp], #32
  4029c8:	ret
  4029cc:	stp	x29, x30, [sp, #-32]!
  4029d0:	stp	x20, x19, [sp, #16]
  4029d4:	mov	x20, x0
  4029d8:	mov	x0, x1
  4029dc:	mov	x29, sp
  4029e0:	mov	x19, x1
  4029e4:	bl	401530 <getc@plt>
  4029e8:	lsl	w8, w0, #8
  4029ec:	mov	x0, x19
  4029f0:	str	w8, [x20]
  4029f4:	bl	401530 <getc@plt>
  4029f8:	ldr	w8, [x20]
  4029fc:	orr	w8, w8, w0
  402a00:	lsl	w8, w8, #8
  402a04:	mov	x0, x19
  402a08:	str	w8, [x20]
  402a0c:	bl	401530 <getc@plt>
  402a10:	ldr	w8, [x20]
  402a14:	orr	w8, w8, w0
  402a18:	mov	x0, x19
  402a1c:	str	w8, [x20]
  402a20:	bl	4016c0 <ferror@plt>
  402a24:	cbz	w0, 402a30 <feof@plt+0x1330>
  402a28:	mov	w0, wzr
  402a2c:	b	402a40 <feof@plt+0x1340>
  402a30:	mov	x0, x19
  402a34:	bl	401700 <feof@plt>
  402a38:	cmp	w0, #0x0
  402a3c:	cset	w0, eq  // eq = none
  402a40:	ldp	x20, x19, [sp, #16]
  402a44:	ldp	x29, x30, [sp], #32
  402a48:	ret
  402a4c:	stp	x29, x30, [sp, #-32]!
  402a50:	stp	x20, x19, [sp, #16]
  402a54:	mov	x29, sp
  402a58:	mov	x20, x0
  402a5c:	mov	x0, x1
  402a60:	mov	x19, x2
  402a64:	bl	404bf8 <_ZdlPvm@@Base+0x18>
  402a68:	stp	x0, x19, [x20]
  402a6c:	ldp	x20, x19, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #32
  402a74:	ret
  402a78:	stp	x29, x30, [sp, #-96]!
  402a7c:	stp	x28, x27, [sp, #16]
  402a80:	stp	x26, x25, [sp, #32]
  402a84:	stp	x24, x23, [sp, #48]
  402a88:	stp	x22, x21, [sp, #64]
  402a8c:	stp	x20, x19, [sp, #80]
  402a90:	mov	x29, sp
  402a94:	sub	sp, sp, #0x230
  402a98:	mov	x20, x1
  402a9c:	mov	x19, x0
  402aa0:	bl	4015e0 <__errno_location@plt>
  402aa4:	adrp	x1, 404000 <feof@plt+0x2900>
  402aa8:	mov	x22, x0
  402aac:	str	wzr, [x0]
  402ab0:	add	x1, x1, #0xf3d
  402ab4:	mov	x0, x19
  402ab8:	bl	4015f0 <fopen@plt>
  402abc:	cbz	x0, 402cd0 <feof@plt+0x15d0>
  402ac0:	mov	x21, x0
  402ac4:	mov	w2, #0x800                 	// #2048
  402ac8:	mov	x0, x20
  402acc:	mov	w1, wzr
  402ad0:	bl	401480 <memset@plt>
  402ad4:	add	x0, sp, #0x18
  402ad8:	mov	w1, #0x200                 	// #512
  402adc:	mov	x2, x21
  402ae0:	add	x23, sp, #0x18
  402ae4:	bl	401580 <fgets_unlocked@plt>
  402ae8:	cbz	x0, 402cc0 <feof@plt+0x15c0>
  402aec:	sub	x27, x23, #0x1
  402af0:	adrp	x23, 416000 <_ZdlPvm@@Base+0x11420>
  402af4:	adrp	x24, 404000 <feof@plt+0x2900>
  402af8:	adrp	x25, 404000 <feof@plt+0x2900>
  402afc:	adrp	x28, 404000 <feof@plt+0x2900>
  402b00:	mov	w22, wzr
  402b04:	add	x23, x23, #0x7dc
  402b08:	add	x24, x24, #0xec3
  402b0c:	add	x25, x25, #0xff9
  402b10:	add	x28, x28, #0xedb
  402b14:	b	402b2c <feof@plt+0x142c>
  402b18:	add	x0, sp, #0x18
  402b1c:	mov	w1, #0x200                 	// #512
  402b20:	mov	x2, x21
  402b24:	bl	401580 <fgets_unlocked@plt>
  402b28:	cbz	x0, 402cc0 <feof@plt+0x15c0>
  402b2c:	mov	x26, x27
  402b30:	ldrb	w1, [x26, #1]!
  402b34:	mov	x0, x23
  402b38:	bl	403514 <feof@plt+0x1e14>
  402b3c:	cbnz	w0, 402b30 <feof@plt+0x1430>
  402b40:	ldrb	w9, [x26]
  402b44:	add	w22, w22, #0x1
  402b48:	mov	w8, #0x5                   	// #5
  402b4c:	cbz	w9, 402c00 <feof@plt+0x1500>
  402b50:	cmp	w9, #0x23
  402b54:	b.eq	402c00 <feof@plt+0x1500>  // b.none
  402b58:	mov	x0, x26
  402b5c:	mov	x1, x24
  402b60:	bl	4014e0 <strtok@plt>
  402b64:	cbz	x0, 402bb0 <feof@plt+0x14b0>
  402b68:	add	x2, sp, #0x14
  402b6c:	mov	x1, x25
  402b70:	bl	401590 <__isoc99_sscanf@plt>
  402b74:	cmp	w0, #0x1
  402b78:	b.ne	402bc0 <feof@plt+0x14c0>  // b.any
  402b7c:	ldr	w8, [sp, #20]
  402b80:	cmp	w8, #0x100
  402b84:	b.cc	402c10 <feof@plt+0x1510>  // b.lo, b.ul, b.last
  402b88:	sub	x0, x29, #0x18
  402b8c:	mov	x1, x19
  402b90:	bl	403890 <feof@plt+0x2190>
  402b94:	mov	x0, sp
  402b98:	mov	w1, w22
  402b9c:	bl	4038b8 <feof@plt+0x21b8>
  402ba0:	sub	x1, x29, #0x18
  402ba4:	mov	x2, sp
  402ba8:	mov	x0, x28
  402bac:	b	402be8 <feof@plt+0x14e8>
  402bb0:	mov	w8, #0x5                   	// #5
  402bb4:	cmp	w8, #0x5
  402bb8:	b.ne	402c08 <feof@plt+0x1508>  // b.any
  402bbc:	b	402b18 <feof@plt+0x1418>
  402bc0:	sub	x0, x29, #0x18
  402bc4:	mov	x1, x19
  402bc8:	bl	403890 <feof@plt+0x2190>
  402bcc:	mov	x0, sp
  402bd0:	mov	w1, w22
  402bd4:	bl	4038b8 <feof@plt+0x21b8>
  402bd8:	adrp	x0, 404000 <feof@plt+0x2900>
  402bdc:	sub	x1, x29, #0x18
  402be0:	mov	x2, sp
  402be4:	add	x0, x0, #0xec7
  402be8:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11420>
  402bec:	add	x3, x3, #0xde0
  402bf0:	bl	403b00 <feof@plt+0x2400>
  402bf4:	mov	x0, x21
  402bf8:	bl	401430 <fclose@plt>
  402bfc:	mov	w8, #0x1                   	// #1
  402c00:	cmp	w8, #0x5
  402c04:	b.eq	402b18 <feof@plt+0x1418>  // b.none
  402c08:	cbz	w8, 402b18 <feof@plt+0x1418>
  402c0c:	b	402d0c <feof@plt+0x160c>
  402c10:	mov	x0, xzr
  402c14:	mov	x1, x24
  402c18:	mov	x25, x28
  402c1c:	bl	4014e0 <strtok@plt>
  402c20:	mov	x26, x0
  402c24:	cbz	x0, 402c7c <feof@plt+0x157c>
  402c28:	mov	w0, #0x10                  	// #16
  402c2c:	bl	404b44 <_Znwm@@Base>
  402c30:	ldrsw	x8, [sp, #20]
  402c34:	mov	x28, x0
  402c38:	ldr	x2, [x20, x8, lsl #3]
  402c3c:	mov	x1, x26
  402c40:	bl	402a4c <feof@plt+0x134c>
  402c44:	ldrsw	x8, [sp, #20]
  402c48:	mov	x0, xzr
  402c4c:	mov	x1, x24
  402c50:	str	x28, [x20, x8, lsl #3]
  402c54:	bl	4014e0 <strtok@plt>
  402c58:	mov	x26, x0
  402c5c:	cbnz	x0, 402c28 <feof@plt+0x1528>
  402c60:	mov	x28, x25
  402c64:	adrp	x25, 404000 <feof@plt+0x2900>
  402c68:	mov	w8, wzr
  402c6c:	add	x25, x25, #0xff9
  402c70:	cmp	w8, #0x5
  402c74:	b.ne	402c08 <feof@plt+0x1508>  // b.any
  402c78:	b	402b18 <feof@plt+0x1418>
  402c7c:	sub	x0, x29, #0x18
  402c80:	mov	x1, x19
  402c84:	bl	403890 <feof@plt+0x2190>
  402c88:	mov	x0, sp
  402c8c:	mov	w1, w22
  402c90:	bl	4038b8 <feof@plt+0x21b8>
  402c94:	adrp	x0, 404000 <feof@plt+0x2900>
  402c98:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11420>
  402c9c:	sub	x1, x29, #0x18
  402ca0:	mov	x2, sp
  402ca4:	add	x0, x0, #0xef4
  402ca8:	add	x3, x3, #0xde0
  402cac:	bl	403b00 <feof@plt+0x2400>
  402cb0:	mov	x28, x25
  402cb4:	adrp	x25, 404000 <feof@plt+0x2900>
  402cb8:	add	x25, x25, #0xff9
  402cbc:	b	402bf4 <feof@plt+0x14f4>
  402cc0:	mov	x0, x21
  402cc4:	bl	401430 <fclose@plt>
  402cc8:	mov	w0, #0x1                   	// #1
  402ccc:	b	402d10 <feof@plt+0x1610>
  402cd0:	add	x0, sp, #0x18
  402cd4:	mov	x1, x19
  402cd8:	bl	403890 <feof@plt+0x2190>
  402cdc:	ldr	w0, [x22]
  402ce0:	bl	4014c0 <strerror@plt>
  402ce4:	mov	x1, x0
  402ce8:	sub	x0, x29, #0x18
  402cec:	bl	403890 <feof@plt+0x2190>
  402cf0:	adrp	x0, 404000 <feof@plt+0x2900>
  402cf4:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11420>
  402cf8:	add	x0, x0, #0xd80
  402cfc:	add	x3, x3, #0xde0
  402d00:	add	x1, sp, #0x18
  402d04:	sub	x2, x29, #0x18
  402d08:	bl	403b00 <feof@plt+0x2400>
  402d0c:	mov	w0, wzr
  402d10:	add	sp, sp, #0x230
  402d14:	ldp	x20, x19, [sp, #80]
  402d18:	ldp	x22, x21, [sp, #64]
  402d1c:	ldp	x24, x23, [sp, #48]
  402d20:	ldp	x26, x25, [sp, #32]
  402d24:	ldp	x28, x27, [sp, #16]
  402d28:	ldp	x29, x30, [sp], #96
  402d2c:	ret
  402d30:	mov	x19, x0
  402d34:	mov	x0, x28
  402d38:	bl	404bc8 <_ZdlPv@@Base>
  402d3c:	mov	x0, x19
  402d40:	bl	4016b0 <_Unwind_Resume@plt>
  402d44:	stp	x29, x30, [sp, #-96]!
  402d48:	stp	x28, x27, [sp, #16]
  402d4c:	stp	x26, x25, [sp, #32]
  402d50:	stp	x24, x23, [sp, #48]
  402d54:	stp	x22, x21, [sp, #64]
  402d58:	stp	x20, x19, [sp, #80]
  402d5c:	mov	x29, sp
  402d60:	sub	sp, sp, #0x1, lsl #12
  402d64:	sub	sp, sp, #0xd0
  402d68:	ldr	x8, [x1]
  402d6c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  402d70:	adrp	x22, 404000 <feof@plt+0x2900>
  402d74:	adrp	x23, 404000 <feof@plt+0x2900>
  402d78:	adrp	x28, 404000 <feof@plt+0x2900>
  402d7c:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11420>
  402d80:	mov	x19, x1
  402d84:	mov	w21, w0
  402d88:	mov	x20, xzr
  402d8c:	mov	w27, wzr
  402d90:	mov	w26, #0xffffffff            	// #-1
  402d94:	add	x22, x22, #0xf27
  402d98:	add	x23, x23, #0xd18
  402d9c:	add	x28, x28, #0xcf6
  402da0:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11420>
  402da4:	str	x8, [x9, #3688]
  402da8:	add	x25, x25, #0xde0
  402dac:	b	402db4 <feof@plt+0x16b4>
  402db0:	mov	w27, #0x1                   	// #1
  402db4:	mov	w0, w21
  402db8:	mov	x1, x19
  402dbc:	mov	x2, x22
  402dc0:	mov	x3, x23
  402dc4:	mov	x4, xzr
  402dc8:	bl	4049f4 <feof@plt+0x32f4>
  402dcc:	cmp	w0, #0x66
  402dd0:	b.le	402df8 <feof@plt+0x16f8>
  402dd4:	sub	w8, w0, #0x67
  402dd8:	cmp	w8, #0xf
  402ddc:	b.hi	402e68 <feof@plt+0x1768>  // b.pmore
  402de0:	adr	x9, 402db0 <feof@plt+0x16b0>
  402de4:	ldrh	w10, [x28, x8, lsl #1]
  402de8:	add	x9, x9, x10, lsl #2
  402dec:	br	x9
  402df0:	ldr	x20, [x24, #3696]
  402df4:	b	402db4 <feof@plt+0x16b4>
  402df8:	cmn	w0, #0x1
  402dfc:	b.eq	402e84 <feof@plt+0x1784>  // b.none
  402e00:	cmp	w0, #0x3f
  402e04:	b.ne	402db4 <feof@plt+0x16b4>  // b.any
  402e08:	b	403474 <feof@plt+0x1d74>
  402e0c:	ldr	x0, [x24, #3696]
  402e10:	add	x1, sp, #0x8c8
  402e14:	mov	w2, wzr
  402e18:	bl	401450 <strtol@plt>
  402e1c:	cbnz	x0, 402e30 <feof@plt+0x1730>
  402e20:	ldr	x8, [sp, #2248]
  402e24:	ldr	x9, [x24, #3696]
  402e28:	cmp	x8, x9
  402e2c:	b.eq	402e4c <feof@plt+0x174c>  // b.none
  402e30:	cmp	x0, #0xff
  402e34:	b.hi	402e4c <feof@plt+0x174c>  // b.pmore
  402e38:	ldr	x8, [sp, #2248]
  402e3c:	ldrb	w8, [x8]
  402e40:	cbnz	w8, 402e4c <feof@plt+0x174c>
  402e44:	mov	w26, w0
  402e48:	b	402db4 <feof@plt+0x16b4>
  402e4c:	adrp	x0, 404000 <feof@plt+0x2900>
  402e50:	add	x0, x0, #0xf2e
  402e54:	mov	x1, x25
  402e58:	mov	x2, x25
  402e5c:	mov	x3, x25
  402e60:	bl	403b00 <feof@plt+0x2400>
  402e64:	b	402db4 <feof@plt+0x16b4>
  402e68:	cmp	w0, #0x100
  402e6c:	b.ne	402db4 <feof@plt+0x16b4>  // b.any
  402e70:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  402e74:	ldr	x0, [x8, #712]
  402e78:	bl	4034cc <feof@plt+0x1dcc>
  402e7c:	mov	w0, wzr
  402e80:	bl	401690 <exit@plt>
  402e84:	adrp	x23, 416000 <_ZdlPvm@@Base+0x11420>
  402e88:	ldr	w8, [x23, #672]
  402e8c:	sub	w8, w21, w8
  402e90:	cmp	w8, #0x3
  402e94:	b.ne	403474 <feof@plt+0x1d74>  // b.any
  402e98:	add	x0, sp, #0x8c8
  402e9c:	bl	402384 <feof@plt+0xc84>
  402ea0:	cbz	x20, 402eb4 <feof@plt+0x17b4>
  402ea4:	add	x0, sp, #0x8c8
  402ea8:	mov	x1, x20
  402eac:	bl	4023c4 <feof@plt+0xcc4>
  402eb0:	cbz	w0, 4030c0 <feof@plt+0x19c0>
  402eb4:	ldrsw	x8, [x23, #672]
  402eb8:	add	x0, sp, #0x858
  402ebc:	ldr	x22, [x19, x8, lsl #3]
  402ec0:	add	w9, w8, #0x1
  402ec4:	add	w8, w8, #0x2
  402ec8:	ldr	x21, [x19, w9, sxtw #3]
  402ecc:	ldr	x20, [x19, w8, sxtw #3]
  402ed0:	bl	401a18 <feof@plt+0x318>
  402ed4:	add	x0, sp, #0x858
  402ed8:	mov	x1, x22
  402edc:	bl	401d38 <feof@plt+0x638>
  402ee0:	cbz	w0, 403440 <feof@plt+0x1d40>
  402ee4:	add	x1, sp, #0x58
  402ee8:	mov	x0, x21
  402eec:	bl	402a78 <feof@plt+0x1378>
  402ef0:	cbz	w0, 403440 <feof@plt+0x1d40>
  402ef4:	bl	4015e0 <__errno_location@plt>
  402ef8:	str	wzr, [x0]
  402efc:	adrp	x22, 416000 <_ZdlPvm@@Base+0x11420>
  402f00:	ldr	x2, [x22, #712]
  402f04:	mov	x21, x0
  402f08:	adrp	x1, 404000 <feof@plt+0x2900>
  402f0c:	add	x1, x1, #0xf60
  402f10:	mov	x0, x20
  402f14:	bl	4014b0 <freopen@plt>
  402f18:	cbz	x0, 403404 <feof@plt+0x1d04>
  402f1c:	adrp	x0, 404000 <feof@plt+0x2900>
  402f20:	add	x0, x0, #0xf98
  402f24:	mov	x1, x20
  402f28:	bl	4016f0 <printf@plt>
  402f2c:	cbz	w27, 402f48 <feof@plt+0x1848>
  402f30:	ldr	x3, [x22, #712]
  402f34:	adrp	x0, 404000 <feof@plt+0x2900>
  402f38:	add	x0, x0, #0xf82
  402f3c:	mov	w1, #0x8                   	// #8
  402f40:	mov	w2, #0x1                   	// #1
  402f44:	bl	4016a0 <fwrite@plt>
  402f48:	ldrsw	x8, [x23, #672]
  402f4c:	ldr	x0, [x19, x8, lsl #3]
  402f50:	bl	404bf8 <_ZdlPvm@@Base+0x18>
  402f54:	mov	x19, x0
  402f58:	bl	4013f0 <strlen@plt>
  402f5c:	mov	x20, x0
  402f60:	cmp	w20, #0x5
  402f64:	b.lt	402f94 <feof@plt+0x1894>  // b.tstop
  402f68:	add	x8, x19, w20, sxtw
  402f6c:	adrp	x1, 404000 <feof@plt+0x2900>
  402f70:	sub	x0, x8, #0x4
  402f74:	add	x1, x1, #0xf8b
  402f78:	bl	401600 <strcmp@plt>
  402f7c:	cbnz	w0, 402f94 <feof@plt+0x1894>
  402f80:	lsl	x8, x20, #32
  402f84:	mov	x9, #0xfffffffc00000000    	// #-17179869184
  402f88:	add	x8, x8, x9
  402f8c:	asr	x8, x8, #32
  402f90:	strb	wzr, [x19, x8]
  402f94:	mov	w1, #0x2f                  	// #47
  402f98:	mov	x0, x19
  402f9c:	bl	4015c0 <strrchr@plt>
  402fa0:	cmp	x0, #0x0
  402fa4:	csinc	x1, x19, x0, eq  // eq = none
  402fa8:	adrp	x0, 404000 <feof@plt+0x2900>
  402fac:	add	x0, x0, #0xf90
  402fb0:	bl	4016f0 <printf@plt>
  402fb4:	add	x0, sp, #0x858
  402fb8:	add	x2, sp, #0x44
  402fbc:	mov	w1, #0x2                   	// #2
  402fc0:	bl	401c10 <feof@plt+0x510>
  402fc4:	cbz	w0, 402fe0 <feof@plt+0x18e0>
  402fc8:	ldr	w1, [sp, #68]
  402fcc:	cmp	w1, #0x1
  402fd0:	b.lt	402fe0 <feof@plt+0x18e0>  // b.tstop
  402fd4:	adrp	x0, 404000 <feof@plt+0x2900>
  402fd8:	add	x0, x0, #0xfa1
  402fdc:	bl	4016f0 <printf@plt>
  402fe0:	add	x0, sp, #0x858
  402fe4:	add	x2, sp, #0x44
  402fe8:	mov	w1, #0x1                   	// #1
  402fec:	bl	401c10 <feof@plt+0x510>
  402ff0:	cbz	w0, 40303c <feof@plt+0x193c>
  402ff4:	ldr	w8, [sp, #68]
  402ff8:	cbz	w8, 40303c <feof@plt+0x193c>
  402ffc:	mov	x9, #0x3eb0000000000000    	// #4517110426252607488
  403000:	scvtf	d0, w8
  403004:	fmov	d1, x9
  403008:	fmul	d0, d0, d1
  40300c:	fmov	d1, #1.000000000000000000e+00
  403010:	bl	401500 <atan2@plt>
  403014:	adrp	x8, 404000 <feof@plt+0x2900>
  403018:	ldr	d1, [x8, #3448]
  40301c:	mov	x8, #0x800000000000        	// #140737488355328
  403020:	movk	x8, #0x4066, lsl #48
  403024:	fmov	d2, x8
  403028:	fmul	d0, d0, d2
  40302c:	adrp	x0, 404000 <feof@plt+0x2900>
  403030:	fdiv	d0, d0, d1
  403034:	add	x0, x0, #0xfb0
  403038:	bl	4016f0 <printf@plt>
  40303c:	add	x0, sp, #0x858
  403040:	add	x2, sp, #0x40
  403044:	mov	w1, #0x5                   	// #5
  403048:	bl	401c10 <feof@plt+0x510>
  40304c:	cbnz	w0, 403054 <feof@plt+0x1954>
  403050:	str	wzr, [sp, #64]
  403054:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11420>
  403058:	mov	x20, xzr
  40305c:	add	x23, sp, #0x58
  403060:	add	x21, x21, #0x1d0
  403064:	b	403074 <feof@plt+0x1974>
  403068:	add	x20, x20, #0x1
  40306c:	cmp	x20, #0x100
  403070:	b.eq	4030c8 <feof@plt+0x19c8>  // b.none
  403074:	ldr	x24, [x23, x20, lsl #3]
  403078:	mov	x25, xzr
  40307c:	b	40308c <feof@plt+0x198c>
  403080:	add	x25, x25, #0x1
  403084:	cmp	x25, #0x8
  403088:	b.eq	403068 <feof@plt+0x1968>  // b.none
  40308c:	cbz	x24, 403080 <feof@plt+0x1980>
  403090:	add	x27, x21, x25, lsl #4
  403094:	ldr	x19, [x27], #8
  403098:	mov	x28, x24
  40309c:	b	4030a8 <feof@plt+0x19a8>
  4030a0:	ldr	x28, [x28, #8]
  4030a4:	cbz	x28, 403080 <feof@plt+0x1980>
  4030a8:	ldr	x1, [x28]
  4030ac:	mov	x0, x19
  4030b0:	bl	401600 <strcmp@plt>
  4030b4:	cbnz	w0, 4030a0 <feof@plt+0x19a0>
  4030b8:	str	w20, [x27]
  4030bc:	b	4030a0 <feof@plt+0x19a0>
  4030c0:	mov	w19, #0x1                   	// #1
  4030c4:	b	40344c <feof@plt+0x1d4c>
  4030c8:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11420>
  4030cc:	adrp	x19, 404000 <feof@plt+0x2900>
  4030d0:	adrp	x20, 404000 <feof@plt+0x2900>
  4030d4:	mov	x23, xzr
  4030d8:	mov	w25, wzr
  4030dc:	add	x24, x24, #0x250
  4030e0:	add	x19, x19, #0xfba
  4030e4:	add	x20, x20, #0xfc4
  4030e8:	b	403108 <feof@plt+0x1a08>
  4030ec:	add	x8, x24, x23
  4030f0:	ldr	x1, [x8, #8]
  4030f4:	mov	x0, x20
  4030f8:	bl	4016f0 <printf@plt>
  4030fc:	add	x23, x23, #0x10
  403100:	cmp	x23, #0x50
  403104:	b.eq	403178 <feof@plt+0x1a78>  // b.none
  403108:	add	x8, x24, x23
  40310c:	ldrb	w9, [x8]
  403110:	ldrb	w10, [x8, #1]
  403114:	ldrb	w8, [x8, #2]
  403118:	add	x9, x21, x9, lsl #4
  40311c:	add	x10, x21, x10, lsl #4
  403120:	ldr	w1, [x9, #8]
  403124:	ldr	w2, [x10, #8]
  403128:	add	x8, x21, x8, lsl #4
  40312c:	ldr	w27, [x8, #8]
  403130:	orr	w8, w2, w1
  403134:	orr	w8, w8, w27
  403138:	tbnz	w8, #31, 4030fc <feof@plt+0x19fc>
  40313c:	add	x0, sp, #0x858
  403140:	add	x3, sp, #0x8
  403144:	bl	401a28 <feof@plt+0x328>
  403148:	cbz	w0, 4030fc <feof@plt+0x19fc>
  40314c:	ldrb	w8, [sp, #8]
  403150:	cmp	w27, w8
  403154:	b.ne	4030fc <feof@plt+0x19fc>  // b.any
  403158:	cbnz	w25, 4030ec <feof@plt+0x19ec>
  40315c:	ldr	x3, [x22, #712]
  403160:	mov	w1, #0x9                   	// #9
  403164:	mov	w2, #0x1                   	// #1
  403168:	mov	x0, x19
  40316c:	mov	w25, #0x1                   	// #1
  403170:	bl	4016a0 <fwrite@plt>
  403174:	b	4030ec <feof@plt+0x19ec>
  403178:	cbz	w25, 403194 <feof@plt+0x1a94>
  40317c:	ldr	x3, [x22, #712]
  403180:	adrp	x0, 404000 <feof@plt+0x2900>
  403184:	add	x0, x0, #0xfc8
  403188:	mov	w1, #0x3                   	// #3
  40318c:	mov	w2, #0x1                   	// #1
  403190:	bl	4016a0 <fwrite@plt>
  403194:	add	x0, sp, #0x858
  403198:	bl	401c40 <feof@plt+0x540>
  40319c:	mov	w1, w0
  4031a0:	adrp	x0, 404000 <feof@plt+0x2900>
  4031a4:	add	x0, x0, #0xfcc
  4031a8:	bl	4016f0 <printf@plt>
  4031ac:	add	x0, sp, #0x858
  4031b0:	bl	401c48 <feof@plt+0x548>
  4031b4:	mov	w1, w0
  4031b8:	adrp	x0, 404000 <feof@plt+0x2900>
  4031bc:	add	x0, x0, #0xfd9
  4031c0:	bl	4016f0 <printf@plt>
  4031c4:	add	x0, sp, #0x48
  4031c8:	add	x1, sp, #0x858
  4031cc:	bl	401874 <feof@plt+0x174>
  4031d0:	add	x0, sp, #0x48
  4031d4:	add	x1, sp, #0x3c
  4031d8:	add	x2, sp, #0x38
  4031dc:	add	x3, sp, #0x34
  4031e0:	bl	401888 <feof@plt+0x188>
  4031e4:	cbz	w0, 403284 <feof@plt+0x1b84>
  4031e8:	adrp	x19, 405000 <_ZdlPvm@@Base+0x420>
  4031ec:	adrp	x20, 404000 <feof@plt+0x2900>
  4031f0:	mov	w22, wzr
  4031f4:	add	x23, sp, #0x58
  4031f8:	add	x19, x19, #0x5b
  4031fc:	add	x20, x20, #0xfe8
  403200:	b	40321c <feof@plt+0x1b1c>
  403204:	add	x0, sp, #0x48
  403208:	add	x1, sp, #0x3c
  40320c:	add	x2, sp, #0x38
  403210:	add	x3, sp, #0x34
  403214:	bl	401888 <feof@plt+0x188>
  403218:	cbz	w0, 403284 <feof@plt+0x1b84>
  40321c:	ldrb	w8, [sp, #56]
  403220:	cmp	w26, w8
  403224:	b.eq	403204 <feof@plt+0x1b04>  // b.none
  403228:	ldrb	w9, [sp, #60]
  40322c:	ldr	x24, [x23, x9, lsl #3]
  403230:	cbz	x24, 403204 <feof@plt+0x1b04>
  403234:	ldr	x25, [x23, x8, lsl #3]
  403238:	ldr	w21, [sp, #52]
  40323c:	b	403248 <feof@plt+0x1b48>
  403240:	ldr	x24, [x24, #8]
  403244:	cbz	x24, 403204 <feof@plt+0x1b04>
  403248:	mov	x27, x25
  40324c:	cbnz	x25, 403270 <feof@plt+0x1b70>
  403250:	b	403240 <feof@plt+0x1b40>
  403254:	ldr	x1, [x24]
  403258:	ldr	x2, [x27]
  40325c:	mov	x0, x20
  403260:	mov	w3, w21
  403264:	bl	4016f0 <printf@plt>
  403268:	ldr	x27, [x27, #8]
  40326c:	cbz	x27, 403240 <feof@plt+0x1b40>
  403270:	cbnz	w22, 403254 <feof@plt+0x1b54>
  403274:	mov	x0, x19
  403278:	bl	4013c0 <puts@plt>
  40327c:	mov	w22, #0x1                   	// #1
  403280:	b	403254 <feof@plt+0x1b54>
  403284:	adrp	x0, 405000 <_ZdlPvm@@Base+0x420>
  403288:	add	x0, x0, #0x53
  40328c:	bl	4013c0 <puts@plt>
  403290:	adrp	x1, 404000 <feof@plt+0x2900>
  403294:	add	x1, x1, #0xff2
  403298:	add	x0, sp, #0x20
  40329c:	mov	x2, xzr
  4032a0:	bl	402a4c <feof@plt+0x134c>
  4032a4:	ldr	w28, [sp, #64]
  4032a8:	adrp	x22, 405000 <_ZdlPvm@@Base+0x420>
  4032ac:	adrp	x23, 404000 <feof@plt+0x2900>
  4032b0:	mov	x19, xzr
  4032b4:	add	x27, sp, #0x8
  4032b8:	add	x22, x22, #0xa
  4032bc:	add	x23, x23, #0xffc
  4032c0:	b	4032d0 <feof@plt+0x1bd0>
  4032c4:	add	x19, x19, #0x1
  4032c8:	cmp	x19, #0x100
  4032cc:	b.eq	4033fc <feof@plt+0x1cfc>  // b.none
  4032d0:	add	x0, sp, #0x858
  4032d4:	mov	w1, w19
  4032d8:	bl	401b3c <feof@plt+0x43c>
  4032dc:	cbz	w0, 4032c4 <feof@plt+0x1bc4>
  4032e0:	add	x8, sp, #0x58
  4032e4:	ldr	x8, [x8, x19, lsl #3]
  4032e8:	add	x9, sp, #0x20
  4032ec:	add	x0, sp, #0x858
  4032f0:	mov	w1, w19
  4032f4:	cmp	x8, #0x0
  4032f8:	csel	x20, x9, x8, eq  // eq = none
  4032fc:	bl	401b84 <feof@plt+0x484>
  403300:	mov	w26, w0
  403304:	str	w0, [sp, #8]
  403308:	add	x0, sp, #0x858
  40330c:	mov	w1, w19
  403310:	bl	401ba4 <feof@plt+0x4a4>
  403314:	mov	w24, w0
  403318:	str	w0, [sp, #12]
  40331c:	add	x0, sp, #0x858
  403320:	mov	w1, w19
  403324:	bl	401bc8 <feof@plt+0x4c8>
  403328:	mov	w25, w0
  40332c:	str	w0, [sp, #16]
  403330:	add	x0, sp, #0x858
  403334:	mov	w1, w19
  403338:	bl	401bec <feof@plt+0x4ec>
  40333c:	str	w0, [sp, #20]
  403340:	add	x0, sp, #0x8c8
  403344:	mov	w1, w19
  403348:	bl	403520 <feof@plt+0x1e20>
  40334c:	str	w0, [sp, #24]
  403350:	add	x0, sp, #0x8c8
  403354:	mov	w1, w19
  403358:	bl	403528 <feof@plt+0x1e28>
  40335c:	str	w0, [sp, #28]
  403360:	ldr	x1, [x20]
  403364:	adrp	x0, 404000 <feof@plt+0x2900>
  403368:	add	x0, x0, #0xff6
  40336c:	mov	w2, w26
  403370:	bl	4016f0 <printf@plt>
  403374:	mov	w8, #0x5                   	// #5
  403378:	ldr	w9, [x27, x8, lsl #2]
  40337c:	cbnz	w9, 40338c <feof@plt+0x1c8c>
  403380:	subs	x8, x8, #0x1
  403384:	b.hi	403378 <feof@plt+0x1c78>  // b.pmore
  403388:	mov	w8, wzr
  40338c:	cmp	w8, #0x1
  403390:	b.lt	4033b4 <feof@plt+0x1cb4>  // b.tstop
  403394:	add	w26, w8, #0x1
  403398:	mov	w21, #0x1                   	// #1
  40339c:	ldr	w1, [x27, x21, lsl #2]
  4033a0:	mov	x0, x23
  4033a4:	bl	4016f0 <printf@plt>
  4033a8:	add	x21, x21, #0x1
  4033ac:	cmp	x26, x21
  4033b0:	b.ne	40339c <feof@plt+0x1c9c>  // b.any
  4033b4:	cmp	w25, #0x0
  4033b8:	mov	w9, #0x2                   	// #2
  4033bc:	cset	w8, gt
  4033c0:	cinc	w9, w9, gt
  4033c4:	cmp	w24, w28
  4033c8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x420>
  4033cc:	csel	w1, w9, w8, gt
  4033d0:	add	x0, x0, #0x0
  4033d4:	mov	w2, w19
  4033d8:	bl	4016f0 <printf@plt>
  4033dc:	ldr	x20, [x20, #8]
  4033e0:	cbz	x20, 4032c4 <feof@plt+0x1bc4>
  4033e4:	ldr	x1, [x20]
  4033e8:	mov	x0, x22
  4033ec:	bl	4016f0 <printf@plt>
  4033f0:	ldr	x20, [x20, #8]
  4033f4:	cbnz	x20, 4033e4 <feof@plt+0x1ce4>
  4033f8:	b	4032c4 <feof@plt+0x1bc4>
  4033fc:	mov	w19, wzr
  403400:	b	403444 <feof@plt+0x1d44>
  403404:	add	x0, sp, #0x8
  403408:	mov	x1, x20
  40340c:	bl	403890 <feof@plt+0x2190>
  403410:	ldr	w0, [x21]
  403414:	bl	4014c0 <strerror@plt>
  403418:	mov	x1, x0
  40341c:	add	x0, sp, #0x48
  403420:	bl	403890 <feof@plt+0x2190>
  403424:	adrp	x0, 404000 <feof@plt+0x2900>
  403428:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11420>
  40342c:	add	x0, x0, #0xf62
  403430:	add	x3, x3, #0xde0
  403434:	add	x1, sp, #0x8
  403438:	add	x2, sp, #0x48
  40343c:	bl	403b00 <feof@plt+0x2400>
  403440:	mov	w19, #0x1                   	// #1
  403444:	add	x0, sp, #0x858
  403448:	bl	401c50 <feof@plt+0x550>
  40344c:	mov	w0, w19
  403450:	add	sp, sp, #0x1, lsl #12
  403454:	add	sp, sp, #0xd0
  403458:	ldp	x20, x19, [sp, #80]
  40345c:	ldp	x22, x21, [sp, #64]
  403460:	ldp	x24, x23, [sp, #48]
  403464:	ldp	x26, x25, [sp, #32]
  403468:	ldp	x28, x27, [sp, #16]
  40346c:	ldp	x29, x30, [sp], #96
  403470:	ret
  403474:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  403478:	ldr	x0, [x8, #720]
  40347c:	bl	4034cc <feof@plt+0x1dcc>
  403480:	mov	w0, #0x1                   	// #1
  403484:	bl	401690 <exit@plt>
  403488:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  40348c:	ldr	x1, [x8, #704]
  403490:	adrp	x0, 404000 <feof@plt+0x2900>
  403494:	add	x0, x0, #0xf3f
  403498:	bl	4016f0 <printf@plt>
  40349c:	mov	w0, wzr
  4034a0:	bl	401690 <exit@plt>
  4034a4:	b	4034b8 <feof@plt+0x1db8>
  4034a8:	b	4034b8 <feof@plt+0x1db8>
  4034ac:	b	4034b8 <feof@plt+0x1db8>
  4034b0:	b	4034b8 <feof@plt+0x1db8>
  4034b4:	b	4034b8 <feof@plt+0x1db8>
  4034b8:	mov	x19, x0
  4034bc:	add	x0, sp, #0x858
  4034c0:	bl	401c50 <feof@plt+0x550>
  4034c4:	mov	x0, x19
  4034c8:	bl	4016b0 <_Unwind_Resume@plt>
  4034cc:	stp	x29, x30, [sp, #-16]!
  4034d0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  4034d4:	ldr	x2, [x8, #3688]
  4034d8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  4034dc:	add	x1, x1, #0x10
  4034e0:	mov	x29, sp
  4034e4:	bl	401400 <fprintf@plt>
  4034e8:	ldp	x29, x30, [sp], #16
  4034ec:	ret
  4034f0:	cbz	w0, 4034f8 <feof@plt+0x1df8>
  4034f4:	ret
  4034f8:	stp	x29, x30, [sp, #-16]!
  4034fc:	mov	x29, sp
  403500:	mov	w0, w1
  403504:	mov	x1, x2
  403508:	bl	403534 <feof@plt+0x1e34>
  40350c:	ldp	x29, x30, [sp], #16
  403510:	ret
  403514:	and	x8, x1, #0xff
  403518:	ldrb	w0, [x0, x8]
  40351c:	ret
  403520:	ldr	w0, [x0, w1, sxtw #2]
  403524:	ret
  403528:	add	x8, x0, w1, sxtw #2
  40352c:	ldr	w0, [x8, #1024]
  403530:	ret
  403534:	stp	x29, x30, [sp, #-48]!
  403538:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  40353c:	ldr	x2, [x8, #3688]
  403540:	str	x21, [sp, #16]
  403544:	stp	x20, x19, [sp, #32]
  403548:	mov	x19, x1
  40354c:	mov	w20, w0
  403550:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11420>
  403554:	mov	x29, sp
  403558:	cbz	x2, 40356c <feof@plt+0x1e6c>
  40355c:	ldr	x0, [x21, #720]
  403560:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  403564:	add	x1, x1, #0x65
  403568:	bl	401400 <fprintf@plt>
  40356c:	ldr	x0, [x21, #720]
  403570:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  403574:	add	x1, x1, #0x6a
  403578:	mov	w2, w20
  40357c:	mov	x3, x19
  403580:	bl	401400 <fprintf@plt>
  403584:	ldr	x0, [x21, #720]
  403588:	bl	4015a0 <fflush@plt>
  40358c:	bl	401660 <abort@plt>
  403590:	movi	v0.2d, #0x0
  403594:	stp	q0, q0, [x0, #224]
  403598:	stp	q0, q0, [x0, #192]
  40359c:	stp	q0, q0, [x0, #160]
  4035a0:	stp	q0, q0, [x0, #128]
  4035a4:	stp	q0, q0, [x0, #96]
  4035a8:	stp	q0, q0, [x0, #64]
  4035ac:	stp	q0, q0, [x0, #32]
  4035b0:	stp	q0, q0, [x0]
  4035b4:	ret
  4035b8:	stp	x29, x30, [sp, #-16]!
  4035bc:	mov	x29, sp
  4035c0:	bl	403590 <feof@plt+0x1e90>
  4035c4:	ldp	x29, x30, [sp], #16
  4035c8:	ret
  4035cc:	stp	x29, x30, [sp, #-32]!
  4035d0:	stp	x20, x19, [sp, #16]
  4035d4:	mov	x29, sp
  4035d8:	mov	x20, x1
  4035dc:	mov	x19, x0
  4035e0:	bl	403590 <feof@plt+0x1e90>
  4035e4:	ldrb	w8, [x20]
  4035e8:	cbz	w8, 403604 <feof@plt+0x1f04>
  4035ec:	add	x9, x20, #0x1
  4035f0:	mov	w10, #0x1                   	// #1
  4035f4:	and	x8, x8, #0xff
  4035f8:	strb	w10, [x19, x8]
  4035fc:	ldrb	w8, [x9], #1
  403600:	cbnz	w8, 4035f4 <feof@plt+0x1ef4>
  403604:	ldp	x20, x19, [sp, #16]
  403608:	ldp	x29, x30, [sp], #32
  40360c:	ret
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	stp	x20, x19, [sp, #16]
  403618:	mov	x29, sp
  40361c:	mov	x20, x1
  403620:	mov	x19, x0
  403624:	bl	403590 <feof@plt+0x1e90>
  403628:	ldrb	w8, [x20]
  40362c:	cbz	w8, 403648 <feof@plt+0x1f48>
  403630:	add	x9, x20, #0x1
  403634:	mov	w10, #0x1                   	// #1
  403638:	and	x8, x8, #0xff
  40363c:	strb	w10, [x19, x8]
  403640:	ldrb	w8, [x9], #1
  403644:	cbnz	w8, 403638 <feof@plt+0x1f38>
  403648:	ldp	x20, x19, [sp, #16]
  40364c:	ldp	x29, x30, [sp], #32
  403650:	ret
  403654:	ret
  403658:	mov	x8, xzr
  40365c:	mov	w9, #0x1                   	// #1
  403660:	b	403670 <feof@plt+0x1f70>
  403664:	add	x8, x8, #0x1
  403668:	cmp	x8, #0x100
  40366c:	b.eq	403680 <feof@plt+0x1f80>  // b.none
  403670:	ldrb	w10, [x1, x8]
  403674:	cbz	w10, 403664 <feof@plt+0x1f64>
  403678:	strb	w9, [x0, x8]
  40367c:	b	403664 <feof@plt+0x1f64>
  403680:	ret
  403684:	stp	x29, x30, [sp, #-96]!
  403688:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  40368c:	ldr	w9, [x8, #3548]
  403690:	stp	x28, x27, [sp, #16]
  403694:	stp	x26, x25, [sp, #32]
  403698:	stp	x24, x23, [sp, #48]
  40369c:	stp	x22, x21, [sp, #64]
  4036a0:	stp	x20, x19, [sp, #80]
  4036a4:	mov	x29, sp
  4036a8:	cbz	w9, 4036c8 <feof@plt+0x1fc8>
  4036ac:	ldp	x20, x19, [sp, #80]
  4036b0:	ldp	x22, x21, [sp, #64]
  4036b4:	ldp	x24, x23, [sp, #48]
  4036b8:	ldp	x26, x25, [sp, #32]
  4036bc:	ldp	x28, x27, [sp, #16]
  4036c0:	ldp	x29, x30, [sp], #96
  4036c4:	ret
  4036c8:	adrp	x23, 416000 <_ZdlPvm@@Base+0x11420>
  4036cc:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11420>
  4036d0:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11420>
  4036d4:	adrp	x26, 416000 <_ZdlPvm@@Base+0x11420>
  4036d8:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11420>
  4036dc:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11420>
  4036e0:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11420>
  4036e4:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11420>
  4036e8:	mov	x19, xzr
  4036ec:	mov	w9, #0x1                   	// #1
  4036f0:	add	x23, x23, #0x5dc
  4036f4:	add	x24, x24, #0x6dc
  4036f8:	add	x25, x25, #0x7dc
  4036fc:	add	x26, x26, #0x8dc
  403700:	add	x27, x27, #0x9dc
  403704:	add	x28, x28, #0xadc
  403708:	add	x20, x20, #0xbdc
  40370c:	add	x21, x21, #0xcdc
  403710:	str	w9, [x8, #3548]
  403714:	b	403730 <feof@plt+0x2030>
  403718:	mov	w8, wzr
  40371c:	strb	wzr, [x20, x19]
  403720:	strb	w8, [x21, x19]
  403724:	add	x19, x19, #0x1
  403728:	cmp	x19, #0x100
  40372c:	b.eq	4036ac <feof@plt+0x1fac>  // b.none
  403730:	ands	x22, x19, #0x7fffff80
  403734:	b.eq	403758 <feof@plt+0x2058>  // b.none
  403738:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  40373c:	add	x9, x9, #0x2dc
  403740:	strb	wzr, [x9, x19]
  403744:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  403748:	mov	w8, wzr
  40374c:	add	x9, x9, #0x3dc
  403750:	strb	wzr, [x9, x19]
  403754:	b	4037a0 <feof@plt+0x20a0>
  403758:	mov	w0, w19
  40375c:	bl	4015b0 <isalpha@plt>
  403760:	cmp	w0, #0x0
  403764:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  403768:	cset	w8, ne  // ne = any
  40376c:	add	x9, x9, #0x2dc
  403770:	mov	w0, w19
  403774:	strb	w8, [x9, x19]
  403778:	bl	401560 <isupper@plt>
  40377c:	cmp	w0, #0x0
  403780:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  403784:	cset	w8, ne  // ne = any
  403788:	add	x9, x9, #0x3dc
  40378c:	mov	w0, w19
  403790:	strb	w8, [x9, x19]
  403794:	bl	401420 <islower@plt>
  403798:	cmp	w0, #0x0
  40379c:	cset	w8, ne  // ne = any
  4037a0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  4037a4:	add	x9, x9, #0x4dc
  4037a8:	strb	w8, [x9, x19]
  4037ac:	cbz	x22, 4037e4 <feof@plt+0x20e4>
  4037b0:	mov	w8, wzr
  4037b4:	strb	wzr, [x23, x19]
  4037b8:	strb	w8, [x24, x19]
  4037bc:	cbz	x22, 403810 <feof@plt+0x2110>
  4037c0:	mov	w8, wzr
  4037c4:	strb	wzr, [x25, x19]
  4037c8:	strb	w8, [x26, x19]
  4037cc:	cbz	x22, 40383c <feof@plt+0x213c>
  4037d0:	mov	w8, wzr
  4037d4:	strb	wzr, [x27, x19]
  4037d8:	strb	w8, [x28, x19]
  4037dc:	cbnz	x22, 403718 <feof@plt+0x2018>
  4037e0:	b	403868 <feof@plt+0x2168>
  4037e4:	mov	w0, w19
  4037e8:	bl	401610 <isdigit@plt>
  4037ec:	cmp	w0, #0x0
  4037f0:	cset	w8, ne  // ne = any
  4037f4:	mov	w0, w19
  4037f8:	strb	w8, [x23, x19]
  4037fc:	bl	4014f0 <isxdigit@plt>
  403800:	cmp	w0, #0x0
  403804:	cset	w8, ne  // ne = any
  403808:	strb	w8, [x24, x19]
  40380c:	cbnz	x22, 4037c0 <feof@plt+0x20c0>
  403810:	mov	w0, w19
  403814:	bl	401440 <isspace@plt>
  403818:	cmp	w0, #0x0
  40381c:	cset	w8, ne  // ne = any
  403820:	mov	w0, w19
  403824:	strb	w8, [x25, x19]
  403828:	bl	401640 <ispunct@plt>
  40382c:	cmp	w0, #0x0
  403830:	cset	w8, ne  // ne = any
  403834:	strb	w8, [x26, x19]
  403838:	cbnz	x22, 4037d0 <feof@plt+0x20d0>
  40383c:	mov	w0, w19
  403840:	bl	4013e0 <isalnum@plt>
  403844:	cmp	w0, #0x0
  403848:	cset	w8, ne  // ne = any
  40384c:	mov	w0, w19
  403850:	strb	w8, [x27, x19]
  403854:	bl	401550 <isprint@plt>
  403858:	cmp	w0, #0x0
  40385c:	cset	w8, ne  // ne = any
  403860:	strb	w8, [x28, x19]
  403864:	cbnz	x22, 403718 <feof@plt+0x2018>
  403868:	mov	w0, w19
  40386c:	bl	401520 <isgraph@plt>
  403870:	cmp	w0, #0x0
  403874:	cset	w8, ne  // ne = any
  403878:	mov	w0, w19
  40387c:	strb	w8, [x20, x19]
  403880:	bl	401650 <iscntrl@plt>
  403884:	cmp	w0, #0x0
  403888:	cset	w8, ne  // ne = any
  40388c:	b	403720 <feof@plt+0x2020>
  403890:	adrp	x9, 405000 <_ZdlPvm@@Base+0x420>
  403894:	mov	w8, #0x1                   	// #1
  403898:	add	x9, x9, #0xa7
  40389c:	cmp	x1, #0x0
  4038a0:	str	w8, [x0]
  4038a4:	csel	x8, x9, x1, eq  // eq = none
  4038a8:	str	x8, [x0, #8]
  4038ac:	ret
  4038b0:	str	wzr, [x0]
  4038b4:	ret
  4038b8:	mov	w8, #0x3                   	// #3
  4038bc:	str	w8, [x0]
  4038c0:	str	w1, [x0, #8]
  4038c4:	ret
  4038c8:	mov	w8, #0x4                   	// #4
  4038cc:	str	w8, [x0]
  4038d0:	str	w1, [x0, #8]
  4038d4:	ret
  4038d8:	mov	w8, #0x2                   	// #2
  4038dc:	str	w8, [x0]
  4038e0:	strb	w1, [x0, #8]
  4038e4:	ret
  4038e8:	mov	w8, #0x2                   	// #2
  4038ec:	str	w8, [x0]
  4038f0:	strb	w1, [x0, #8]
  4038f4:	ret
  4038f8:	mov	w8, #0x5                   	// #5
  4038fc:	str	w8, [x0]
  403900:	str	d0, [x0, #8]
  403904:	ret
  403908:	ldr	w8, [x0]
  40390c:	cmp	w8, #0x0
  403910:	cset	w0, eq  // eq = none
  403914:	ret
  403918:	stp	x29, x30, [sp, #-16]!
  40391c:	mov	x29, sp
  403920:	ldr	w8, [x0]
  403924:	sub	w8, w8, #0x1
  403928:	cmp	w8, #0x4
  40392c:	b.hi	4039ac <feof@plt+0x22ac>  // b.pmore
  403930:	adrp	x9, 405000 <_ZdlPvm@@Base+0x420>
  403934:	add	x9, x9, #0x93
  403938:	adr	x10, 403948 <feof@plt+0x2248>
  40393c:	ldrb	w11, [x9, x8]
  403940:	add	x10, x10, x11, lsl #2
  403944:	br	x10
  403948:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  40394c:	ldrb	w0, [x0, #8]
  403950:	ldr	x1, [x8, #720]
  403954:	bl	401410 <putc@plt>
  403958:	ldp	x29, x30, [sp], #16
  40395c:	ret
  403960:	ldr	x0, [x0, #8]
  403964:	b	40397c <feof@plt+0x227c>
  403968:	ldr	w0, [x0, #8]
  40396c:	bl	404a6c <feof@plt+0x336c>
  403970:	b	40397c <feof@plt+0x227c>
  403974:	ldr	w0, [x0, #8]
  403978:	bl	404b08 <feof@plt+0x3408>
  40397c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  403980:	ldr	x1, [x8, #720]
  403984:	bl	4013a0 <fputs@plt>
  403988:	ldp	x29, x30, [sp], #16
  40398c:	ret
  403990:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  403994:	ldr	x8, [x8, #720]
  403998:	ldr	d0, [x0, #8]
  40399c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  4039a0:	add	x1, x1, #0xae
  4039a4:	mov	x0, x8
  4039a8:	bl	401400 <fprintf@plt>
  4039ac:	ldp	x29, x30, [sp], #16
  4039b0:	ret
  4039b4:	stp	x29, x30, [sp, #-80]!
  4039b8:	stp	x26, x25, [sp, #16]
  4039bc:	stp	x24, x23, [sp, #32]
  4039c0:	stp	x22, x21, [sp, #48]
  4039c4:	stp	x20, x19, [sp, #64]
  4039c8:	mov	x29, sp
  4039cc:	adrp	x22, 405000 <_ZdlPvm@@Base+0x420>
  4039d0:	cmp	x0, #0x0
  4039d4:	add	x22, x22, #0xb1
  4039d8:	mov	x20, x2
  4039dc:	mov	x21, x1
  4039e0:	mov	x23, x0
  4039e4:	cset	w0, ne  // ne = any
  4039e8:	mov	w1, #0x62                  	// #98
  4039ec:	mov	x2, x22
  4039f0:	mov	x19, x3
  4039f4:	bl	4034f0 <feof@plt+0x1df0>
  4039f8:	adrp	x24, 405000 <_ZdlPvm@@Base+0x420>
  4039fc:	add	x24, x24, #0x98
  403a00:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11420>
  403a04:	b	403a2c <feof@plt+0x232c>
  403a08:	mov	x0, x19
  403a0c:	bl	403908 <feof@plt+0x2208>
  403a10:	cmp	w0, #0x0
  403a14:	cset	w0, eq  // eq = none
  403a18:	mov	w1, #0x74                  	// #116
  403a1c:	mov	x2, x22
  403a20:	bl	4034f0 <feof@plt+0x1df0>
  403a24:	mov	x0, x19
  403a28:	bl	403918 <feof@plt+0x2218>
  403a2c:	mov	x26, x23
  403a30:	ldrb	w0, [x26], #1
  403a34:	cmp	w0, #0x25
  403a38:	b.eq	403a50 <feof@plt+0x2350>  // b.none
  403a3c:	cbz	w0, 403ae8 <feof@plt+0x23e8>
  403a40:	ldr	x1, [x25, #720]
  403a44:	bl	401410 <putc@plt>
  403a48:	mov	x23, x26
  403a4c:	b	403a2c <feof@plt+0x232c>
  403a50:	ldrb	w8, [x23, #1]
  403a54:	add	x23, x23, #0x2
  403a58:	sub	w8, w8, #0x25
  403a5c:	cmp	w8, #0xe
  403a60:	b.hi	403a9c <feof@plt+0x239c>  // b.pmore
  403a64:	adr	x9, 403a08 <feof@plt+0x2308>
  403a68:	ldrb	w10, [x24, x8]
  403a6c:	add	x9, x9, x10, lsl #2
  403a70:	br	x9
  403a74:	mov	x0, x21
  403a78:	bl	403908 <feof@plt+0x2208>
  403a7c:	cmp	w0, #0x0
  403a80:	cset	w0, eq  // eq = none
  403a84:	mov	w1, #0x6c                  	// #108
  403a88:	mov	x2, x22
  403a8c:	bl	4034f0 <feof@plt+0x1df0>
  403a90:	mov	x0, x21
  403a94:	bl	403918 <feof@plt+0x2218>
  403a98:	b	403a2c <feof@plt+0x232c>
  403a9c:	mov	w1, #0x78                  	// #120
  403aa0:	mov	w0, wzr
  403aa4:	mov	x2, x22
  403aa8:	bl	4034f0 <feof@plt+0x1df0>
  403aac:	b	403a2c <feof@plt+0x232c>
  403ab0:	mov	x0, x20
  403ab4:	bl	403908 <feof@plt+0x2208>
  403ab8:	cmp	w0, #0x0
  403abc:	cset	w0, eq  // eq = none
  403ac0:	mov	w1, #0x70                  	// #112
  403ac4:	mov	x2, x22
  403ac8:	bl	4034f0 <feof@plt+0x1df0>
  403acc:	mov	x0, x20
  403ad0:	bl	403918 <feof@plt+0x2218>
  403ad4:	b	403a2c <feof@plt+0x232c>
  403ad8:	ldr	x1, [x25, #720]
  403adc:	mov	w0, #0x25                  	// #37
  403ae0:	bl	401570 <fputc@plt>
  403ae4:	b	403a2c <feof@plt+0x232c>
  403ae8:	ldp	x20, x19, [sp, #64]
  403aec:	ldp	x22, x21, [sp, #48]
  403af0:	ldp	x24, x23, [sp, #32]
  403af4:	ldp	x26, x25, [sp, #16]
  403af8:	ldp	x29, x30, [sp], #80
  403afc:	ret
  403b00:	stp	x29, x30, [sp, #-16]!
  403b04:	mov	x29, sp
  403b08:	mov	x4, x3
  403b0c:	mov	x3, x2
  403b10:	mov	x2, x1
  403b14:	mov	x1, x0
  403b18:	mov	w0, #0x1                   	// #1
  403b1c:	bl	403b28 <feof@plt+0x2428>
  403b20:	ldp	x29, x30, [sp], #16
  403b24:	ret
  403b28:	stp	x29, x30, [sp, #-16]!
  403b2c:	mov	x29, sp
  403b30:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  403b34:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  403b38:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11420>
  403b3c:	ldr	x8, [x8, #3568]
  403b40:	mov	x7, x4
  403b44:	mov	x5, x2
  403b48:	mov	x4, x1
  403b4c:	ldr	x1, [x9, #3576]
  403b50:	ldr	w2, [x10, #3684]
  403b54:	mov	x6, x3
  403b58:	mov	w3, w0
  403b5c:	mov	x0, x8
  403b60:	bl	403bec <feof@plt+0x24ec>
  403b64:	ldp	x29, x30, [sp], #16
  403b68:	ret
  403b6c:	stp	x29, x30, [sp, #-16]!
  403b70:	mov	x29, sp
  403b74:	mov	x4, x3
  403b78:	mov	x3, x2
  403b7c:	mov	x2, x1
  403b80:	mov	x1, x0
  403b84:	mov	w0, wzr
  403b88:	bl	403b28 <feof@plt+0x2428>
  403b8c:	ldp	x29, x30, [sp], #16
  403b90:	ret
  403b94:	stp	x29, x30, [sp, #-16]!
  403b98:	mov	x29, sp
  403b9c:	mov	x4, x3
  403ba0:	mov	x3, x2
  403ba4:	mov	x2, x1
  403ba8:	mov	x1, x0
  403bac:	mov	w0, #0x2                   	// #2
  403bb0:	bl	403b28 <feof@plt+0x2428>
  403bb4:	ldp	x29, x30, [sp], #16
  403bb8:	ret
  403bbc:	stp	x29, x30, [sp, #-16]!
  403bc0:	mov	x29, sp
  403bc4:	mov	x7, x5
  403bc8:	mov	x6, x4
  403bcc:	mov	x5, x3
  403bd0:	mov	x4, x2
  403bd4:	mov	w2, w1
  403bd8:	mov	w3, #0x1                   	// #1
  403bdc:	mov	x1, xzr
  403be0:	bl	403bec <feof@plt+0x24ec>
  403be4:	ldp	x29, x30, [sp], #16
  403be8:	ret
  403bec:	stp	x29, x30, [sp, #-96]!
  403bf0:	str	x27, [sp, #16]
  403bf4:	stp	x26, x25, [sp, #32]
  403bf8:	stp	x24, x23, [sp, #48]
  403bfc:	stp	x22, x21, [sp, #64]
  403c00:	stp	x20, x19, [sp, #80]
  403c04:	mov	x29, sp
  403c08:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  403c0c:	mov	w24, w2
  403c10:	ldr	x2, [x8, #3688]
  403c14:	mov	x20, x7
  403c18:	mov	x21, x6
  403c1c:	mov	x22, x5
  403c20:	mov	x23, x4
  403c24:	mov	w19, w3
  403c28:	mov	x25, x1
  403c2c:	mov	x26, x0
  403c30:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11420>
  403c34:	cbnz	x2, 403c44 <feof@plt+0x2544>
  403c38:	mov	w8, wzr
  403c3c:	cbnz	x26, 403c5c <feof@plt+0x255c>
  403c40:	b	403cb8 <feof@plt+0x25b8>
  403c44:	ldr	x0, [x27, #720]
  403c48:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  403c4c:	add	x1, x1, #0xce
  403c50:	bl	401400 <fprintf@plt>
  403c54:	mov	w8, #0x1                   	// #1
  403c58:	cbz	x26, 403cb8 <feof@plt+0x25b8>
  403c5c:	tbnz	w24, #31, 403cb8 <feof@plt+0x25b8>
  403c60:	adrp	x1, 404000 <feof@plt+0x2900>
  403c64:	add	x1, x1, #0xff4
  403c68:	mov	x0, x26
  403c6c:	bl	401600 <strcmp@plt>
  403c70:	mov	w8, w0
  403c74:	ldr	x0, [x27, #720]
  403c78:	adrp	x9, 405000 <_ZdlPvm@@Base+0x420>
  403c7c:	add	x9, x9, #0xd2
  403c80:	cmp	w8, #0x0
  403c84:	csel	x2, x9, x26, eq  // eq = none
  403c88:	cbnz	x25, 403ca0 <feof@plt+0x25a0>
  403c8c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  403c90:	add	x1, x1, #0xef
  403c94:	mov	w3, w24
  403c98:	bl	401400 <fprintf@plt>
  403c9c:	b	403cb4 <feof@plt+0x25b4>
  403ca0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  403ca4:	add	x1, x1, #0xe3
  403ca8:	mov	x3, x25
  403cac:	mov	w4, w24
  403cb0:	bl	401400 <fprintf@plt>
  403cb4:	mov	w8, #0x1                   	// #1
  403cb8:	cbz	w8, 403cc8 <feof@plt+0x25c8>
  403cbc:	ldr	x1, [x27, #720]
  403cc0:	mov	w0, #0x20                  	// #32
  403cc4:	bl	401570 <fputc@plt>
  403cc8:	cbz	w19, 403ce8 <feof@plt+0x25e8>
  403ccc:	cmp	w19, #0x2
  403cd0:	b.ne	403d0c <feof@plt+0x260c>  // b.any
  403cd4:	ldr	x3, [x27, #720]
  403cd8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x420>
  403cdc:	add	x0, x0, #0xf6
  403ce0:	mov	w1, #0xc                   	// #12
  403ce4:	b	403cf8 <feof@plt+0x25f8>
  403ce8:	ldr	x3, [x27, #720]
  403cec:	adrp	x0, 405000 <_ZdlPvm@@Base+0x420>
  403cf0:	add	x0, x0, #0x103
  403cf4:	mov	w1, #0x8                   	// #8
  403cf8:	mov	w2, #0x1                   	// #1
  403cfc:	bl	4016a0 <fwrite@plt>
  403d00:	ldr	x1, [x27, #720]
  403d04:	mov	w0, #0x20                  	// #32
  403d08:	bl	401570 <fputc@plt>
  403d0c:	mov	x0, x23
  403d10:	mov	x1, x22
  403d14:	mov	x2, x21
  403d18:	mov	x3, x20
  403d1c:	bl	4039b4 <feof@plt+0x22b4>
  403d20:	ldr	x1, [x27, #720]
  403d24:	mov	w0, #0xa                   	// #10
  403d28:	bl	401570 <fputc@plt>
  403d2c:	ldr	x0, [x27, #720]
  403d30:	bl	4015a0 <fflush@plt>
  403d34:	cmp	w19, #0x2
  403d38:	b.ne	403d40 <feof@plt+0x2640>  // b.any
  403d3c:	bl	403dbc <feof@plt+0x26bc>
  403d40:	ldp	x20, x19, [sp, #80]
  403d44:	ldp	x22, x21, [sp, #64]
  403d48:	ldp	x24, x23, [sp, #48]
  403d4c:	ldp	x26, x25, [sp, #32]
  403d50:	ldr	x27, [sp, #16]
  403d54:	ldp	x29, x30, [sp], #96
  403d58:	ret
  403d5c:	stp	x29, x30, [sp, #-16]!
  403d60:	mov	x29, sp
  403d64:	mov	x7, x5
  403d68:	mov	x6, x4
  403d6c:	mov	x5, x3
  403d70:	mov	x4, x2
  403d74:	mov	w2, w1
  403d78:	mov	x1, xzr
  403d7c:	mov	w3, wzr
  403d80:	bl	403bec <feof@plt+0x24ec>
  403d84:	ldp	x29, x30, [sp], #16
  403d88:	ret
  403d8c:	stp	x29, x30, [sp, #-16]!
  403d90:	mov	x29, sp
  403d94:	mov	x7, x5
  403d98:	mov	x6, x4
  403d9c:	mov	x5, x3
  403da0:	mov	x4, x2
  403da4:	mov	w2, w1
  403da8:	mov	w3, #0x2                   	// #2
  403dac:	mov	x1, xzr
  403db0:	bl	403bec <feof@plt+0x24ec>
  403db4:	ldp	x29, x30, [sp], #16
  403db8:	ret
  403dbc:	stp	x29, x30, [sp, #-16]!
  403dc0:	mov	w0, #0x3                   	// #3
  403dc4:	mov	x29, sp
  403dc8:	bl	401690 <exit@plt>
  403dcc:	sub	sp, sp, #0xb0
  403dd0:	stp	x29, x30, [sp, #80]
  403dd4:	stp	x28, x27, [sp, #96]
  403dd8:	stp	x26, x25, [sp, #112]
  403ddc:	stp	x24, x23, [sp, #128]
  403de0:	stp	x22, x21, [sp, #144]
  403de4:	stp	x20, x19, [sp, #160]
  403de8:	ldrb	w8, [x2]
  403dec:	ldr	w9, [x7, #4]
  403df0:	add	x29, sp, #0x50
  403df4:	cmp	w8, #0x3a
  403df8:	csel	w22, wzr, w9, eq  // eq = none
  403dfc:	cmp	w0, #0x1
  403e00:	b.lt	404138 <feof@plt+0x2a38>  // b.tstop
  403e04:	ldr	w8, [x7]
  403e08:	mov	x19, x7
  403e0c:	mov	w21, w5
  403e10:	mov	x27, x4
  403e14:	mov	x23, x3
  403e18:	mov	x28, x2
  403e1c:	mov	w24, w0
  403e20:	mov	x26, x1
  403e24:	str	xzr, [x7, #16]
  403e28:	cbz	w8, 403e44 <feof@plt+0x2744>
  403e2c:	ldr	w9, [x19, #24]
  403e30:	cbz	w9, 403e40 <feof@plt+0x2740>
  403e34:	ldr	x8, [x19, #32]
  403e38:	cbnz	x8, 403e70 <feof@plt+0x2770>
  403e3c:	b	403f84 <feof@plt+0x2884>
  403e40:	cbnz	w8, 403e4c <feof@plt+0x274c>
  403e44:	mov	w8, #0x1                   	// #1
  403e48:	str	w8, [x19]
  403e4c:	mov	x0, x28
  403e50:	mov	w1, w6
  403e54:	mov	x2, x19
  403e58:	bl	404814 <feof@plt+0x3114>
  403e5c:	mov	x28, x0
  403e60:	mov	w8, #0x1                   	// #1
  403e64:	str	w8, [x19, #24]
  403e68:	ldr	x8, [x19, #32]
  403e6c:	cbz	x8, 403f84 <feof@plt+0x2884>
  403e70:	ldrb	w8, [x8]
  403e74:	cbz	w8, 403f84 <feof@plt+0x2884>
  403e78:	cbz	x23, 4041bc <feof@plt+0x2abc>
  403e7c:	ldrsw	x8, [x19]
  403e80:	ldr	x20, [x26, x8, lsl #3]
  403e84:	str	x8, [sp, #32]
  403e88:	ldrb	w25, [x20, #1]
  403e8c:	cmp	w25, #0x2d
  403e90:	b.eq	403ea0 <feof@plt+0x27a0>  // b.none
  403e94:	cbz	w21, 4041bc <feof@plt+0x2abc>
  403e98:	ldrb	w8, [x20, #2]
  403e9c:	cbz	w8, 4042d0 <feof@plt+0x2bd0>
  403ea0:	stp	x26, x27, [x29, #-32]
  403ea4:	str	x20, [sp, #8]
  403ea8:	ldr	x20, [x19, #32]
  403eac:	mov	x27, x20
  403eb0:	ldrb	w8, [x27]
  403eb4:	cbz	w8, 403ecc <feof@plt+0x27cc>
  403eb8:	cmp	w8, #0x3d
  403ebc:	b.eq	403ecc <feof@plt+0x27cc>  // b.none
  403ec0:	add	x27, x27, #0x1
  403ec4:	ldrb	w8, [x27]
  403ec8:	cbnz	w8, 403eb8 <feof@plt+0x27b8>
  403ecc:	ldr	x26, [x23]
  403ed0:	str	w25, [sp, #16]
  403ed4:	stur	w21, [x29, #-8]
  403ed8:	str	x23, [sp, #40]
  403edc:	cbz	x26, 404090 <feof@plt+0x2990>
  403ee0:	str	w22, [sp, #20]
  403ee4:	str	x28, [sp, #24]
  403ee8:	mov	w21, wzr
  403eec:	mov	w25, wzr
  403ef0:	mov	x28, xzr
  403ef4:	sub	x22, x27, x20
  403ef8:	mov	w8, #0xffffffff            	// #-1
  403efc:	stur	w8, [x29, #-12]
  403f00:	b	403f14 <feof@plt+0x2814>
  403f04:	mov	w25, #0x1                   	// #1
  403f08:	ldr	x26, [x23, #32]!
  403f0c:	add	w21, w21, #0x1
  403f10:	cbz	x26, 40402c <feof@plt+0x292c>
  403f14:	mov	x0, x26
  403f18:	mov	x1, x20
  403f1c:	mov	x2, x22
  403f20:	bl	401540 <strncmp@plt>
  403f24:	cbnz	w0, 403f08 <feof@plt+0x2808>
  403f28:	mov	x0, x26
  403f2c:	bl	4013f0 <strlen@plt>
  403f30:	cmp	w22, w0
  403f34:	b.eq	404160 <feof@plt+0x2a60>  // b.none
  403f38:	cbz	x28, 403f78 <feof@plt+0x2878>
  403f3c:	ldur	w8, [x29, #-8]
  403f40:	cbnz	w8, 403f04 <feof@plt+0x2804>
  403f44:	ldr	w8, [x28, #8]
  403f48:	ldr	w9, [x23, #8]
  403f4c:	cmp	w8, w9
  403f50:	b.ne	403f04 <feof@plt+0x2804>  // b.any
  403f54:	ldr	x8, [x28, #16]
  403f58:	ldr	x9, [x23, #16]
  403f5c:	cmp	x8, x9
  403f60:	b.ne	403f04 <feof@plt+0x2804>  // b.any
  403f64:	ldr	w8, [x28, #24]
  403f68:	ldr	w9, [x23, #24]
  403f6c:	cmp	w8, w9
  403f70:	b.ne	403f04 <feof@plt+0x2804>  // b.any
  403f74:	b	403f08 <feof@plt+0x2808>
  403f78:	mov	x28, x23
  403f7c:	stur	w21, [x29, #-12]
  403f80:	b	403f08 <feof@plt+0x2808>
  403f84:	ldr	w9, [x19, #52]
  403f88:	ldr	w8, [x19]
  403f8c:	cmp	w9, w8
  403f90:	b.le	403f98 <feof@plt+0x2898>
  403f94:	str	w8, [x19, #52]
  403f98:	ldr	w9, [x19, #48]
  403f9c:	cmp	w9, w8
  403fa0:	b.le	403fa8 <feof@plt+0x28a8>
  403fa4:	str	w8, [x19, #48]
  403fa8:	ldr	w9, [x19, #40]
  403fac:	cmp	w9, #0x1
  403fb0:	b.ne	404044 <feof@plt+0x2944>  // b.any
  403fb4:	ldp	w10, w9, [x19, #48]
  403fb8:	cmp	w10, w9
  403fbc:	b.eq	403fd8 <feof@plt+0x28d8>  // b.none
  403fc0:	cmp	w9, w8
  403fc4:	b.eq	403fd8 <feof@plt+0x28d8>  // b.none
  403fc8:	mov	x0, x26
  403fcc:	mov	x1, x19
  403fd0:	bl	4048ac <feof@plt+0x31ac>
  403fd4:	b	403fe4 <feof@plt+0x28e4>
  403fd8:	cmp	w9, w8
  403fdc:	b.eq	403fe4 <feof@plt+0x28e4>  // b.none
  403fe0:	str	w8, [x19, #48]
  403fe4:	ldr	w8, [x19]
  403fe8:	cmp	w8, w24
  403fec:	b.ge	404040 <feof@plt+0x2940>  // b.tcont
  403ff0:	sxtw	x9, w8
  403ff4:	add	x9, x26, x9, lsl #3
  403ff8:	b	404010 <feof@plt+0x2910>
  403ffc:	add	w8, w8, #0x1
  404000:	cmp	w24, w8
  404004:	add	x9, x9, #0x8
  404008:	str	w8, [x19]
  40400c:	b.eq	40403c <feof@plt+0x293c>  // b.none
  404010:	ldr	x10, [x9]
  404014:	ldrb	w11, [x10]
  404018:	cmp	w11, #0x2d
  40401c:	b.ne	403ffc <feof@plt+0x28fc>  // b.any
  404020:	ldrb	w10, [x10, #1]
  404024:	cbz	w10, 403ffc <feof@plt+0x28fc>
  404028:	b	404040 <feof@plt+0x2940>
  40402c:	ldur	w21, [x29, #-12]
  404030:	mov	w8, wzr
  404034:	mov	x23, x28
  404038:	b	404164 <feof@plt+0x2a64>
  40403c:	mov	w8, w24
  404040:	str	w8, [x19, #52]
  404044:	ldrsw	x20, [x19]
  404048:	cmp	w20, w24
  40404c:	b.eq	4040bc <feof@plt+0x29bc>  // b.none
  404050:	ldr	x0, [x26, x20, lsl #3]
  404054:	adrp	x1, 404000 <feof@plt+0x2900>
  404058:	add	x1, x1, #0xff3
  40405c:	bl	401600 <strcmp@plt>
  404060:	cbnz	w0, 4040bc <feof@plt+0x29bc>
  404064:	ldp	w9, w10, [x19, #48]
  404068:	add	w8, w20, #0x1
  40406c:	str	w8, [x19]
  404070:	cmp	w9, w10
  404074:	b.eq	4040a8 <feof@plt+0x29a8>  // b.none
  404078:	cmp	w10, w8
  40407c:	b.eq	4040a8 <feof@plt+0x29a8>  // b.none
  404080:	mov	x0, x26
  404084:	mov	x1, x19
  404088:	bl	4048ac <feof@plt+0x31ac>
  40408c:	b	4040b4 <feof@plt+0x29b4>
  404090:	mov	w25, wzr
  404094:	mov	x23, xzr
  404098:	mov	w8, wzr
  40409c:	mov	w21, #0xffffffff            	// #-1
  4040a0:	cbnz	w25, 404170 <feof@plt+0x2a70>
  4040a4:	b	404268 <feof@plt+0x2b68>
  4040a8:	cmp	w9, w10
  4040ac:	b.ne	4040b4 <feof@plt+0x29b4>  // b.any
  4040b0:	str	w8, [x19, #48]
  4040b4:	str	w24, [x19, #52]
  4040b8:	str	w24, [x19]
  4040bc:	ldrsw	x8, [x19]
  4040c0:	cmp	w8, w24
  4040c4:	b.ne	4040dc <feof@plt+0x29dc>  // b.any
  4040c8:	ldp	w8, w9, [x19, #48]
  4040cc:	cmp	w8, w9
  4040d0:	b.eq	404138 <feof@plt+0x2a38>  // b.none
  4040d4:	str	w8, [x19]
  4040d8:	b	404138 <feof@plt+0x2a38>
  4040dc:	ldr	x9, [x26, x8, lsl #3]
  4040e0:	ldrb	w10, [x9]
  4040e4:	cmp	w10, #0x2d
  4040e8:	b.ne	404118 <feof@plt+0x2a18>  // b.any
  4040ec:	ldrb	w10, [x9, #1]!
  4040f0:	cbz	w10, 404118 <feof@plt+0x2a18>
  4040f4:	cmp	x23, #0x0
  4040f8:	cset	w8, ne  // ne = any
  4040fc:	cmp	w10, #0x2d
  404100:	cset	w10, eq  // eq = none
  404104:	and	w8, w8, w10
  404108:	add	x8, x9, x8
  40410c:	str	x8, [x19, #32]
  404110:	cbnz	x23, 403e7c <feof@plt+0x277c>
  404114:	b	4041bc <feof@plt+0x2abc>
  404118:	ldr	w9, [x19, #40]
  40411c:	cbz	w9, 404138 <feof@plt+0x2a38>
  404120:	add	w9, w8, #0x1
  404124:	str	w9, [x19]
  404128:	ldr	x8, [x26, x8, lsl #3]
  40412c:	mov	w25, #0x1                   	// #1
  404130:	str	x8, [x19, #16]
  404134:	b	40413c <feof@plt+0x2a3c>
  404138:	mov	w25, #0xffffffff            	// #-1
  40413c:	mov	w0, w25
  404140:	ldp	x20, x19, [sp, #160]
  404144:	ldp	x22, x21, [sp, #144]
  404148:	ldp	x24, x23, [sp, #128]
  40414c:	ldp	x26, x25, [sp, #112]
  404150:	ldp	x28, x27, [sp, #96]
  404154:	ldp	x29, x30, [sp, #80]
  404158:	add	sp, sp, #0xb0
  40415c:	ret
  404160:	mov	w8, #0x1                   	// #1
  404164:	ldr	x28, [sp, #24]
  404168:	ldr	w22, [sp, #20]
  40416c:	cbz	w25, 404268 <feof@plt+0x2b68>
  404170:	tbnz	w8, #0, 404268 <feof@plt+0x2b68>
  404174:	ldur	x26, [x29, #-32]
  404178:	mov	w20, w22
  40417c:	cbnz	w22, 4045b4 <feof@plt+0x2eb4>
  404180:	ldr	x22, [x19, #32]
  404184:	mov	x0, x22
  404188:	bl	4013f0 <strlen@plt>
  40418c:	ldr	w9, [x19]
  404190:	ldur	x27, [x29, #-24]
  404194:	add	x10, x22, x0
  404198:	mov	w8, wzr
  40419c:	add	w9, w9, #0x1
  4041a0:	str	wzr, [x19, #8]
  4041a4:	str	x10, [x19, #32]
  4041a8:	str	w9, [x19]
  4041ac:	mov	w25, #0x3f                  	// #63
  4041b0:	ldr	x23, [sp, #40]
  4041b4:	mov	w22, w20
  4041b8:	cbz	w8, 40413c <feof@plt+0x2a3c>
  4041bc:	ldr	x21, [x19, #32]
  4041c0:	mov	x0, x28
  4041c4:	add	x20, x21, #0x1
  4041c8:	str	x20, [x19, #32]
  4041cc:	ldrb	w25, [x21]
  4041d0:	mov	w1, w25
  4041d4:	bl	401490 <strchr@plt>
  4041d8:	ldrb	w8, [x21, #1]
  4041dc:	cbnz	w8, 4041ec <feof@plt+0x2aec>
  4041e0:	ldr	w8, [x19]
  4041e4:	add	w8, w8, #0x1
  4041e8:	str	w8, [x19]
  4041ec:	cmp	w25, #0x3a
  4041f0:	b.eq	404230 <feof@plt+0x2b30>  // b.none
  4041f4:	cbz	x0, 404230 <feof@plt+0x2b30>
  4041f8:	ldrb	w8, [x0]
  4041fc:	cmp	w8, #0x57
  404200:	b.ne	404240 <feof@plt+0x2b40>  // b.any
  404204:	ldrb	w8, [x0, #1]
  404208:	cmp	w8, #0x3b
  40420c:	b.ne	404240 <feof@plt+0x2b40>  // b.any
  404210:	ldrb	w8, [x20]
  404214:	cbz	w8, 404398 <feof@plt+0x2c98>
  404218:	ldr	w8, [x19]
  40421c:	mov	x25, x23
  404220:	str	x20, [x19, #16]
  404224:	add	w8, w8, #0x1
  404228:	str	w8, [x19]
  40422c:	b	40446c <feof@plt+0x2d6c>
  404230:	cbnz	w22, 404424 <feof@plt+0x2d24>
  404234:	str	w25, [x19, #8]
  404238:	mov	w25, #0x3f                  	// #63
  40423c:	b	40413c <feof@plt+0x2a3c>
  404240:	ldrb	w8, [x0, #1]
  404244:	cmp	w8, #0x3a
  404248:	b.ne	40413c <feof@plt+0x2a3c>  // b.any
  40424c:	ldrb	w9, [x0, #2]
  404250:	ldrb	w8, [x20]
  404254:	cmp	w9, #0x3a
  404258:	b.ne	4042e4 <feof@plt+0x2be4>  // b.any
  40425c:	cbnz	w8, 4042e8 <feof@plt+0x2be8>
  404260:	str	xzr, [x19, #16]
  404264:	b	4042f8 <feof@plt+0x2bf8>
  404268:	cbz	x23, 404298 <feof@plt+0x2b98>
  40426c:	ldr	x11, [sp, #32]
  404270:	add	w8, w11, #0x1
  404274:	str	w8, [x19]
  404278:	ldrb	w10, [x27]
  40427c:	ldr	w9, [x23, #8]
  404280:	cbz	w10, 404334 <feof@plt+0x2c34>
  404284:	cbz	w9, 4043c0 <feof@plt+0x2cc0>
  404288:	add	x8, x27, #0x1
  40428c:	str	x8, [x19, #16]
  404290:	ldp	x26, x27, [x29, #-32]
  404294:	b	404358 <feof@plt+0x2c58>
  404298:	ldur	x26, [x29, #-32]
  40429c:	ldur	w8, [x29, #-8]
  4042a0:	ldr	w21, [sp, #16]
  4042a4:	cbz	w8, 404300 <feof@plt+0x2c00>
  4042a8:	cmp	w21, #0x2d
  4042ac:	b.eq	404300 <feof@plt+0x2c00>  // b.none
  4042b0:	ldrb	w1, [x20]
  4042b4:	mov	x0, x28
  4042b8:	bl	401490 <strchr@plt>
  4042bc:	cbz	x0, 404300 <feof@plt+0x2c00>
  4042c0:	ldur	x27, [x29, #-24]
  4042c4:	ldr	x23, [sp, #40]
  4042c8:	mov	w8, #0x1                   	// #1
  4042cc:	b	4041b8 <feof@plt+0x2ab8>
  4042d0:	mov	x0, x28
  4042d4:	mov	w1, w25
  4042d8:	bl	401490 <strchr@plt>
  4042dc:	cbnz	x0, 4041bc <feof@plt+0x2abc>
  4042e0:	b	403ea0 <feof@plt+0x27a0>
  4042e4:	cbz	w8, 4043fc <feof@plt+0x2cfc>
  4042e8:	ldr	w8, [x19]
  4042ec:	str	x20, [x19, #16]
  4042f0:	add	w8, w8, #0x1
  4042f4:	str	w8, [x19]
  4042f8:	str	xzr, [x19, #32]
  4042fc:	b	40413c <feof@plt+0x2a3c>
  404300:	ldur	x27, [x29, #-24]
  404304:	ldr	x23, [sp, #40]
  404308:	cbnz	w22, 40469c <feof@plt+0x2f9c>
  40430c:	ldr	w9, [x19]
  404310:	adrp	x10, 404000 <feof@plt+0x2900>
  404314:	mov	w8, wzr
  404318:	add	x10, x10, #0xec6
  40431c:	add	w9, w9, #0x1
  404320:	mov	w25, #0x3f                  	// #63
  404324:	str	wzr, [x19, #8]
  404328:	str	x10, [x19, #32]
  40432c:	str	w9, [x19]
  404330:	b	4041b8 <feof@plt+0x2ab8>
  404334:	ldp	x26, x27, [x29, #-32]
  404338:	cmp	w9, #0x1
  40433c:	b.ne	404358 <feof@plt+0x2c58>  // b.any
  404340:	cmp	w8, w24
  404344:	b.ge	4045d4 <feof@plt+0x2ed4>  // b.tcont
  404348:	add	w9, w11, #0x2
  40434c:	str	w9, [x19]
  404350:	ldr	x8, [x26, w8, sxtw #3]
  404354:	str	x8, [x19, #16]
  404358:	mov	x0, x20
  40435c:	bl	4013f0 <strlen@plt>
  404360:	add	x8, x20, x0
  404364:	str	x8, [x19, #32]
  404368:	cbz	x27, 404370 <feof@plt+0x2c70>
  40436c:	str	w21, [x27]
  404370:	ldr	x9, [x23, #16]
  404374:	ldr	w25, [x23, #24]
  404378:	mov	w8, wzr
  40437c:	cbz	x9, 404390 <feof@plt+0x2c90>
  404380:	ldr	x23, [sp, #40]
  404384:	str	w25, [x9]
  404388:	mov	w25, wzr
  40438c:	b	4041b8 <feof@plt+0x2ab8>
  404390:	ldr	x23, [sp, #40]
  404394:	b	4041b8 <feof@plt+0x2ab8>
  404398:	ldrsw	x8, [x19]
  40439c:	cmp	w8, w24
  4043a0:	b.ne	404458 <feof@plt+0x2d58>  // b.any
  4043a4:	cbnz	w22, 404754 <feof@plt+0x3054>
  4043a8:	str	w25, [x19, #8]
  4043ac:	ldrb	w8, [x28]
  4043b0:	mov	w9, #0x3f                  	// #63
  4043b4:	cmp	w8, #0x3a
  4043b8:	csel	w25, w8, w9, eq  // eq = none
  4043bc:	b	40413c <feof@plt+0x2a3c>
  4043c0:	ldp	x26, x27, [x29, #-32]
  4043c4:	cbnz	w22, 404708 <feof@plt+0x3008>
  4043c8:	mov	w20, w22
  4043cc:	ldr	x22, [x19, #32]
  4043d0:	mov	x0, x22
  4043d4:	bl	4013f0 <strlen@plt>
  4043d8:	add	x9, x22, x0
  4043dc:	str	x9, [x19, #32]
  4043e0:	ldr	w9, [x23, #24]
  4043e4:	ldr	x23, [sp, #40]
  4043e8:	mov	w8, wzr
  4043ec:	mov	w22, w20
  4043f0:	str	w9, [x19, #8]
  4043f4:	mov	w25, #0x3f                  	// #63
  4043f8:	b	4041b8 <feof@plt+0x2ab8>
  4043fc:	ldrsw	x8, [x19]
  404400:	cmp	w8, w24
  404404:	b.ne	404610 <feof@plt+0x2f10>  // b.any
  404408:	cbnz	w22, 40478c <feof@plt+0x308c>
  40440c:	str	w25, [x19, #8]
  404410:	ldrb	w8, [x28]
  404414:	mov	w9, #0x3f                  	// #63
  404418:	cmp	w8, #0x3a
  40441c:	csel	w25, w8, w9, eq  // eq = none
  404420:	b	4042f8 <feof@plt+0x2bf8>
  404424:	ldr	w8, [x19, #44]
  404428:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  40442c:	ldr	x0, [x9, #720]
  404430:	ldr	x2, [x26]
  404434:	adrp	x9, 405000 <_ZdlPvm@@Base+0x420>
  404438:	adrp	x10, 405000 <_ZdlPvm@@Base+0x420>
  40443c:	add	x9, x9, #0x1ea
  404440:	add	x10, x10, #0x204
  404444:	cmp	w8, #0x0
  404448:	csel	x1, x10, x9, eq  // eq = none
  40444c:	mov	w3, w25
  404450:	bl	401400 <fprintf@plt>
  404454:	b	404234 <feof@plt+0x2b34>
  404458:	add	w9, w8, #0x1
  40445c:	str	w9, [x19]
  404460:	ldr	x8, [x26, x8, lsl #3]
  404464:	mov	x25, x23
  404468:	str	x8, [x19, #16]
  40446c:	ldr	x20, [x19, #16]
  404470:	str	x20, [x19, #32]
  404474:	stur	x20, [x29, #-8]
  404478:	ldrb	w23, [x20]
  40447c:	cbz	w23, 404494 <feof@plt+0x2d94>
  404480:	cmp	w23, #0x3d
  404484:	b.eq	404494 <feof@plt+0x2d94>  // b.none
  404488:	add	x20, x20, #0x1
  40448c:	ldrb	w23, [x20]
  404490:	cbnz	w23, 404480 <feof@plt+0x2d80>
  404494:	stp	x26, x27, [x29, #-32]
  404498:	ldr	x26, [x25]
  40449c:	cbz	x26, 40453c <feof@plt+0x2e3c>
  4044a0:	ldur	x8, [x29, #-8]
  4044a4:	str	w22, [sp, #20]
  4044a8:	str	x28, [sp, #24]
  4044ac:	mov	w21, wzr
  4044b0:	sub	x22, x20, x8
  4044b4:	mov	w28, wzr
  4044b8:	mov	x27, xzr
  4044bc:	and	x8, x22, #0xffffffff
  4044c0:	stur	wzr, [x29, #-12]
  4044c4:	str	x8, [sp, #32]
  4044c8:	b	4044f0 <feof@plt+0x2df0>
  4044cc:	ldur	w8, [x29, #-12]
  4044d0:	cmp	x27, #0x0
  4044d4:	csel	x27, x25, x27, eq  // eq = none
  4044d8:	csel	w28, w21, w28, eq  // eq = none
  4044dc:	csinc	w8, w8, wzr, eq  // eq = none
  4044e0:	stur	w8, [x29, #-12]
  4044e4:	ldr	x26, [x25, #32]!
  4044e8:	add	w21, w21, #0x1
  4044ec:	cbz	x26, 404520 <feof@plt+0x2e20>
  4044f0:	ldur	x1, [x29, #-8]
  4044f4:	mov	x0, x26
  4044f8:	mov	x2, x22
  4044fc:	bl	401540 <strncmp@plt>
  404500:	cbnz	w0, 4044e4 <feof@plt+0x2de4>
  404504:	mov	x0, x26
  404508:	bl	4013f0 <strlen@plt>
  40450c:	ldr	x8, [sp, #32]
  404510:	cmp	x8, x0
  404514:	b.ne	4044cc <feof@plt+0x2dcc>  // b.any
  404518:	mov	w8, #0x1                   	// #1
  40451c:	b	40452c <feof@plt+0x2e2c>
  404520:	mov	w8, wzr
  404524:	mov	x25, x27
  404528:	mov	w21, w28
  40452c:	ldr	x28, [sp, #24]
  404530:	ldr	w22, [sp, #20]
  404534:	ldur	w9, [x29, #-12]
  404538:	b	40454c <feof@plt+0x2e4c>
  40453c:	mov	w9, wzr
  404540:	mov	x25, xzr
  404544:	mov	w8, wzr
  404548:	mov	w21, wzr
  40454c:	cbz	w9, 404580 <feof@plt+0x2e80>
  404550:	tbnz	w8, #0, 404580 <feof@plt+0x2e80>
  404554:	cbnz	w22, 4046c4 <feof@plt+0x2fc4>
  404558:	ldr	x20, [x19, #32]
  40455c:	mov	x0, x20
  404560:	bl	4013f0 <strlen@plt>
  404564:	ldr	w8, [x19]
  404568:	add	x9, x20, x0
  40456c:	str	x9, [x19, #32]
  404570:	mov	w25, #0x3f                  	// #63
  404574:	add	w8, w8, #0x1
  404578:	str	w8, [x19]
  40457c:	b	40413c <feof@plt+0x2a3c>
  404580:	cbz	x25, 4045a8 <feof@plt+0x2ea8>
  404584:	mov	x8, x25
  404588:	ldr	w8, [x25, #8]
  40458c:	mov	w9, w22
  404590:	cbz	w23, 404624 <feof@plt+0x2f24>
  404594:	ldur	x22, [x29, #-24]
  404598:	cbz	w8, 404680 <feof@plt+0x2f80>
  40459c:	add	x8, x20, #0x1
  4045a0:	str	x8, [x19, #16]
  4045a4:	b	40464c <feof@plt+0x2f4c>
  4045a8:	str	xzr, [x19, #32]
  4045ac:	mov	w25, #0x57                  	// #87
  4045b0:	b	40413c <feof@plt+0x2a3c>
  4045b4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  4045b8:	ldr	x0, [x8, #720]
  4045bc:	ldr	x2, [x26]
  4045c0:	ldr	x3, [sp, #8]
  4045c4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  4045c8:	add	x1, x1, #0x10c
  4045cc:	bl	401400 <fprintf@plt>
  4045d0:	b	404180 <feof@plt+0x2a80>
  4045d4:	mov	w20, w22
  4045d8:	cbnz	w22, 4047ac <feof@plt+0x30ac>
  4045dc:	ldr	x22, [x19, #32]
  4045e0:	mov	x0, x22
  4045e4:	bl	4013f0 <strlen@plt>
  4045e8:	add	x9, x22, x0
  4045ec:	str	x9, [x19, #32]
  4045f0:	ldr	w9, [x23, #24]
  4045f4:	mov	w10, #0x3f                  	// #63
  4045f8:	mov	w8, wzr
  4045fc:	str	w9, [x19, #8]
  404600:	ldrb	w9, [x28]
  404604:	cmp	w9, #0x3a
  404608:	csel	w25, w9, w10, eq  // eq = none
  40460c:	b	4041b0 <feof@plt+0x2ab0>
  404610:	add	w9, w8, #0x1
  404614:	str	w9, [x19]
  404618:	ldr	x8, [x26, x8, lsl #3]
  40461c:	str	x8, [x19, #16]
  404620:	b	4042f8 <feof@plt+0x2bf8>
  404624:	ldp	x10, x22, [x29, #-32]
  404628:	cmp	w8, #0x1
  40462c:	b.ne	40464c <feof@plt+0x2f4c>  // b.any
  404630:	ldrsw	x8, [x19]
  404634:	cmp	w8, w24
  404638:	b.ge	4046ec <feof@plt+0x2fec>  // b.tcont
  40463c:	add	w9, w8, #0x1
  404640:	str	w9, [x19]
  404644:	ldr	x8, [x10, x8, lsl #3]
  404648:	b	4045a0 <feof@plt+0x2ea0>
  40464c:	ldur	x20, [x29, #-8]
  404650:	mov	x0, x20
  404654:	bl	4013f0 <strlen@plt>
  404658:	add	x8, x20, x0
  40465c:	str	x8, [x19, #32]
  404660:	cbz	x22, 404668 <feof@plt+0x2f68>
  404664:	str	w21, [x22]
  404668:	ldr	x8, [x25, #16]
  40466c:	ldr	w25, [x25, #24]
  404670:	cbz	x8, 40413c <feof@plt+0x2a3c>
  404674:	str	w25, [x8]
  404678:	mov	w25, wzr
  40467c:	b	40413c <feof@plt+0x2a3c>
  404680:	cbnz	w9, 4047cc <feof@plt+0x30cc>
  404684:	ldr	x20, [x19, #32]
  404688:	mov	x0, x20
  40468c:	bl	4013f0 <strlen@plt>
  404690:	add	x8, x20, x0
  404694:	str	x8, [x19, #32]
  404698:	b	404238 <feof@plt+0x2b38>
  40469c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  4046a0:	ldr	x0, [x8, #720]
  4046a4:	ldr	x2, [x26]
  4046a8:	cmp	w21, #0x2d
  4046ac:	b.ne	404738 <feof@plt+0x3038>  // b.any
  4046b0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  4046b4:	add	x1, x1, #0x1aa
  4046b8:	mov	x3, x20
  4046bc:	bl	401400 <fprintf@plt>
  4046c0:	b	40430c <feof@plt+0x2c0c>
  4046c4:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  4046c8:	ldrsw	x8, [x19]
  4046cc:	ldr	x0, [x9, #720]
  4046d0:	ldur	x9, [x29, #-32]
  4046d4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  4046d8:	add	x1, x1, #0x245
  4046dc:	ldr	x2, [x9]
  4046e0:	ldr	x3, [x9, x8, lsl #3]
  4046e4:	bl	401400 <fprintf@plt>
  4046e8:	b	404558 <feof@plt+0x2e58>
  4046ec:	cbnz	w9, 4047f0 <feof@plt+0x30f0>
  4046f0:	ldr	x21, [x19, #32]
  4046f4:	mov	x0, x21
  4046f8:	bl	4013f0 <strlen@plt>
  4046fc:	add	x8, x21, x0
  404700:	str	x8, [x19, #32]
  404704:	b	4043ac <feof@plt+0x2cac>
  404708:	ldr	x10, [sp, #8]
  40470c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  404710:	ldr	x0, [x9, #720]
  404714:	ldr	x2, [x26]
  404718:	ldrb	w8, [x10, #1]
  40471c:	cmp	w8, #0x2d
  404720:	b.ne	404774 <feof@plt+0x3074>  // b.any
  404724:	ldr	x3, [x23]
  404728:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  40472c:	add	x1, x1, #0x12a
  404730:	bl	401400 <fprintf@plt>
  404734:	b	4043c8 <feof@plt+0x2cc8>
  404738:	ldr	x8, [sp, #8]
  40473c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  404740:	add	x1, x1, #0x1ca
  404744:	mov	x4, x20
  404748:	ldrb	w3, [x8]
  40474c:	bl	401400 <fprintf@plt>
  404750:	b	40430c <feof@plt+0x2c0c>
  404754:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  404758:	ldr	x0, [x8, #720]
  40475c:	ldr	x2, [x26]
  404760:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  404764:	add	x1, x1, #0x21e
  404768:	mov	w3, w25
  40476c:	bl	401400 <fprintf@plt>
  404770:	b	4043a8 <feof@plt+0x2ca8>
  404774:	ldrb	w3, [x10]
  404778:	ldr	x4, [x23]
  40477c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  404780:	add	x1, x1, #0x157
  404784:	bl	401400 <fprintf@plt>
  404788:	b	4043c8 <feof@plt+0x2cc8>
  40478c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  404790:	ldr	x0, [x8, #720]
  404794:	ldr	x2, [x26]
  404798:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  40479c:	add	x1, x1, #0x21e
  4047a0:	mov	w3, w25
  4047a4:	bl	401400 <fprintf@plt>
  4047a8:	b	40440c <feof@plt+0x2d0c>
  4047ac:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  4047b0:	ldr	x0, [x8, #720]
  4047b4:	ldr	x2, [x26]
  4047b8:	ldr	x3, [sp, #8]
  4047bc:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  4047c0:	add	x1, x1, #0x184
  4047c4:	bl	401400 <fprintf@plt>
  4047c8:	b	4045dc <feof@plt+0x2edc>
  4047cc:	ldur	x9, [x29, #-32]
  4047d0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  4047d4:	ldr	x0, [x8, #720]
  4047d8:	ldr	x3, [x25]
  4047dc:	ldr	x2, [x9]
  4047e0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  4047e4:	add	x1, x1, #0x266
  4047e8:	bl	401400 <fprintf@plt>
  4047ec:	b	404684 <feof@plt+0x2f84>
  4047f0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11420>
  4047f4:	sub	w8, w8, #0x1
  4047f8:	ldr	x2, [x10]
  4047fc:	ldr	x0, [x9, #720]
  404800:	ldr	x3, [x10, w8, sxtw #3]
  404804:	adrp	x1, 405000 <_ZdlPvm@@Base+0x420>
  404808:	add	x1, x1, #0x184
  40480c:	bl	401400 <fprintf@plt>
  404810:	b	4046f0 <feof@plt+0x2ff0>
  404814:	stp	x29, x30, [sp, #-32]!
  404818:	stp	x20, x19, [sp, #16]
  40481c:	ldr	w8, [x2]
  404820:	mov	x20, x2
  404824:	mov	x19, x0
  404828:	mov	x29, sp
  40482c:	stp	w8, w8, [x2, #48]
  404830:	str	xzr, [x2, #32]
  404834:	cbz	w1, 404840 <feof@plt+0x3140>
  404838:	mov	w8, #0x1                   	// #1
  40483c:	b	404854 <feof@plt+0x3154>
  404840:	adrp	x0, 405000 <_ZdlPvm@@Base+0x420>
  404844:	add	x0, x0, #0x294
  404848:	bl	401670 <getenv@plt>
  40484c:	cmp	x0, #0x0
  404850:	cset	w8, ne  // ne = any
  404854:	str	w8, [x20, #44]
  404858:	ldrb	w9, [x19]
  40485c:	cmp	w9, #0x2b
  404860:	b.eq	40487c <feof@plt+0x317c>  // b.none
  404864:	cmp	w9, #0x2d
  404868:	b.ne	404888 <feof@plt+0x3188>  // b.any
  40486c:	mov	w8, #0x2                   	// #2
  404870:	str	w8, [x20, #40]
  404874:	add	x19, x19, #0x1
  404878:	b	40489c <feof@plt+0x319c>
  40487c:	str	wzr, [x20, #40]
  404880:	add	x19, x19, #0x1
  404884:	b	40489c <feof@plt+0x319c>
  404888:	cbz	w8, 404894 <feof@plt+0x3194>
  40488c:	str	wzr, [x20, #40]
  404890:	b	40489c <feof@plt+0x319c>
  404894:	mov	w8, #0x1                   	// #1
  404898:	str	w8, [x20, #40]
  40489c:	mov	x0, x19
  4048a0:	ldp	x20, x19, [sp, #16]
  4048a4:	ldp	x29, x30, [sp], #32
  4048a8:	ret
  4048ac:	ldp	w9, w11, [x1, #48]
  4048b0:	ldr	w8, [x1]
  4048b4:	sxtw	x10, w11
  4048b8:	cmp	w8, w11
  4048bc:	b.le	404964 <feof@plt+0x3264>
  4048c0:	cmp	w9, w11
  4048c4:	b.ge	404964 <feof@plt+0x3264>  // b.tcont
  4048c8:	add	x11, x0, x10, lsl #3
  4048cc:	mov	w12, w9
  4048d0:	mov	w13, w8
  4048d4:	sub	w15, w13, w10
  4048d8:	sub	w14, w10, w12
  4048dc:	cmp	w15, w14
  4048e0:	b.le	404924 <feof@plt+0x3224>
  4048e4:	cmp	w14, #0x1
  4048e8:	b.lt	404914 <feof@plt+0x3214>  // b.tstop
  4048ec:	sub	w16, w13, w14
  4048f0:	sub	w15, w10, w12
  4048f4:	add	x16, x0, w16, sxtw #3
  4048f8:	add	x17, x0, w12, sxtw #3
  4048fc:	ldr	x18, [x16]
  404900:	ldr	x2, [x17]
  404904:	subs	x15, x15, #0x1
  404908:	str	x18, [x17], #8
  40490c:	str	x2, [x16], #8
  404910:	b.ne	4048fc <feof@plt+0x31fc>  // b.any
  404914:	sub	w13, w13, w14
  404918:	cmp	w13, w10
  40491c:	b.gt	40495c <feof@plt+0x325c>
  404920:	b	404964 <feof@plt+0x3264>
  404924:	cmp	w15, #0x1
  404928:	b.lt	404950 <feof@plt+0x3250>  // b.tstop
  40492c:	sub	w14, w13, w10
  404930:	add	x16, x0, w12, sxtw #3
  404934:	mov	x17, x11
  404938:	ldr	x18, [x17]
  40493c:	ldr	x2, [x16]
  404940:	subs	x14, x14, #0x1
  404944:	str	x18, [x16], #8
  404948:	str	x2, [x17], #8
  40494c:	b.ne	404938 <feof@plt+0x3238>  // b.any
  404950:	add	w12, w12, w15
  404954:	cmp	w13, w10
  404958:	b.le	404964 <feof@plt+0x3264>
  40495c:	cmp	w10, w12
  404960:	b.gt	4048d4 <feof@plt+0x31d4>
  404964:	sub	w9, w9, w10
  404968:	add	w9, w9, w8
  40496c:	stp	w9, w8, [x1, #48]
  404970:	ret
  404974:	stp	x29, x30, [sp, #-32]!
  404978:	stp	x20, x19, [sp, #16]
  40497c:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11420>
  404980:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  404984:	ldr	w9, [x20, #672]
  404988:	ldr	w8, [x8, #676]
  40498c:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11420>
  404990:	add	x19, x19, #0xe00
  404994:	mov	x7, x19
  404998:	mov	x29, sp
  40499c:	stp	w9, w8, [x19]
  4049a0:	bl	403dcc <feof@plt+0x26cc>
  4049a4:	ldr	w8, [x19]
  4049a8:	ldr	x9, [x19, #16]
  4049ac:	ldr	w11, [x19, #8]
  4049b0:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11420>
  4049b4:	str	w8, [x20, #672]
  4049b8:	ldp	x20, x19, [sp, #16]
  4049bc:	adrp	x12, 416000 <_ZdlPvm@@Base+0x11420>
  4049c0:	str	x9, [x10, #3696]
  4049c4:	str	w11, [x12, #680]
  4049c8:	ldp	x29, x30, [sp], #32
  4049cc:	ret
  4049d0:	stp	x29, x30, [sp, #-16]!
  4049d4:	mov	w6, #0x1                   	// #1
  4049d8:	mov	x3, xzr
  4049dc:	mov	x4, xzr
  4049e0:	mov	w5, wzr
  4049e4:	mov	x29, sp
  4049e8:	bl	404974 <feof@plt+0x3274>
  4049ec:	ldp	x29, x30, [sp], #16
  4049f0:	ret
  4049f4:	stp	x29, x30, [sp, #-16]!
  4049f8:	mov	w5, wzr
  4049fc:	mov	w6, wzr
  404a00:	mov	x29, sp
  404a04:	bl	404974 <feof@plt+0x3274>
  404a08:	ldp	x29, x30, [sp], #16
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-16]!
  404a14:	mov	x7, x5
  404a18:	mov	w5, wzr
  404a1c:	mov	w6, wzr
  404a20:	mov	x29, sp
  404a24:	bl	403dcc <feof@plt+0x26cc>
  404a28:	ldp	x29, x30, [sp], #16
  404a2c:	ret
  404a30:	stp	x29, x30, [sp, #-16]!
  404a34:	mov	w5, #0x1                   	// #1
  404a38:	mov	w6, wzr
  404a3c:	mov	x29, sp
  404a40:	bl	404974 <feof@plt+0x3274>
  404a44:	ldp	x29, x30, [sp], #16
  404a48:	ret
  404a4c:	stp	x29, x30, [sp, #-16]!
  404a50:	mov	x7, x5
  404a54:	mov	w5, #0x1                   	// #1
  404a58:	mov	w6, wzr
  404a5c:	mov	x29, sp
  404a60:	bl	403dcc <feof@plt+0x26cc>
  404a64:	ldp	x29, x30, [sp], #16
  404a68:	ret
  404a6c:	mov	w8, w0
  404a70:	tbnz	w0, #31, 404ab8 <feof@plt+0x33b8>
  404a74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11420>
  404a78:	mov	w9, #0x6667                	// #26215
  404a7c:	add	x0, x0, #0xe4c
  404a80:	movk	w9, #0x6666, lsl #16
  404a84:	mov	w10, #0xa                   	// #10
  404a88:	smull	x11, w8, w9
  404a8c:	lsr	x13, x11, #63
  404a90:	asr	x11, x11, #34
  404a94:	add	w11, w11, w13
  404a98:	add	w12, w8, #0x9
  404a9c:	msub	w8, w11, w10, w8
  404aa0:	add	w8, w8, #0x30
  404aa4:	cmp	w12, #0x12
  404aa8:	strb	w8, [x0, #-1]!
  404aac:	mov	w8, w11
  404ab0:	b.hi	404a88 <feof@plt+0x3388>  // b.pmore
  404ab4:	ret
  404ab8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11420>
  404abc:	mov	w9, #0x6667                	// #26215
  404ac0:	add	x0, x0, #0xe4b
  404ac4:	movk	w9, #0x6666, lsl #16
  404ac8:	mov	w10, #0xa                   	// #10
  404acc:	smull	x11, w8, w9
  404ad0:	lsr	x13, x11, #63
  404ad4:	asr	x11, x11, #34
  404ad8:	neg	w12, w8
  404adc:	add	w11, w11, w13
  404ae0:	madd	w12, w11, w10, w12
  404ae4:	add	w8, w8, #0x9
  404ae8:	add	w12, w12, #0x30
  404aec:	cmp	w8, #0x12
  404af0:	strb	w12, [x0], #-1
  404af4:	mov	w8, w11
  404af8:	b.hi	404acc <feof@plt+0x33cc>  // b.pmore
  404afc:	mov	w8, #0x2d                  	// #45
  404b00:	strb	w8, [x0]
  404b04:	ret
  404b08:	mov	w8, w0
  404b0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11420>
  404b10:	mov	w9, #0xcccd                	// #52429
  404b14:	add	x0, x0, #0xe61
  404b18:	movk	w9, #0xcccc, lsl #16
  404b1c:	mov	w10, #0xa                   	// #10
  404b20:	umull	x11, w8, w9
  404b24:	lsr	x11, x11, #35
  404b28:	msub	w12, w11, w10, w8
  404b2c:	orr	w12, w12, #0x30
  404b30:	cmp	w8, #0x9
  404b34:	strb	w12, [x0, #-1]!
  404b38:	mov	w8, w11
  404b3c:	b.hi	404b20 <feof@plt+0x3420>  // b.pmore
  404b40:	ret

0000000000404b44 <_Znwm@@Base>:
  404b44:	stp	x29, x30, [sp, #-16]!
  404b48:	mov	x29, sp
  404b4c:	and	x8, x0, #0xffffffff
  404b50:	cmp	x0, #0x0
  404b54:	csinc	x0, x8, xzr, ne  // ne = any
  404b58:	bl	401630 <malloc@plt>
  404b5c:	cbz	x0, 404b68 <_Znwm@@Base+0x24>
  404b60:	ldp	x29, x30, [sp], #16
  404b64:	ret
  404b68:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11420>
  404b6c:	ldr	x0, [x8, #3688]
  404b70:	cbz	x0, 404b84 <_Znwm@@Base+0x40>
  404b74:	bl	404b98 <_Znwm@@Base+0x54>
  404b78:	adrp	x0, 405000 <_ZdlPvm@@Base+0x420>
  404b7c:	add	x0, x0, #0x67
  404b80:	bl	404b98 <_Znwm@@Base+0x54>
  404b84:	adrp	x0, 405000 <_ZdlPvm@@Base+0x420>
  404b88:	add	x0, x0, #0x2a4
  404b8c:	bl	404b98 <_Znwm@@Base+0x54>
  404b90:	mov	w0, #0xffffffff            	// #-1
  404b94:	bl	4014a0 <_exit@plt>
  404b98:	stp	x29, x30, [sp, #-32]!
  404b9c:	str	x19, [sp, #16]
  404ba0:	mov	x29, sp
  404ba4:	mov	x19, x0
  404ba8:	bl	4013f0 <strlen@plt>
  404bac:	mov	x2, x0
  404bb0:	mov	w0, #0x2                   	// #2
  404bb4:	mov	x1, x19
  404bb8:	bl	401620 <write@plt>
  404bbc:	ldr	x19, [sp, #16]
  404bc0:	ldp	x29, x30, [sp], #32
  404bc4:	ret

0000000000404bc8 <_ZdlPv@@Base>:
  404bc8:	cbz	x0, 404bdc <_ZdlPv@@Base+0x14>
  404bcc:	stp	x29, x30, [sp, #-16]!
  404bd0:	mov	x29, sp
  404bd4:	bl	401460 <free@plt>
  404bd8:	ldp	x29, x30, [sp], #16
  404bdc:	ret

0000000000404be0 <_ZdlPvm@@Base>:
  404be0:	cbz	x0, 404bf4 <_ZdlPvm@@Base+0x14>
  404be4:	stp	x29, x30, [sp, #-16]!
  404be8:	mov	x29, sp
  404bec:	bl	401460 <free@plt>
  404bf0:	ldp	x29, x30, [sp], #16
  404bf4:	ret
  404bf8:	cbz	x0, 404c28 <_ZdlPvm@@Base+0x48>
  404bfc:	stp	x29, x30, [sp, #-32]!
  404c00:	str	x19, [sp, #16]
  404c04:	mov	x29, sp
  404c08:	mov	x19, x0
  404c0c:	bl	4013f0 <strlen@plt>
  404c10:	add	x0, x0, #0x1
  404c14:	bl	401630 <malloc@plt>
  404c18:	mov	x1, x19
  404c1c:	bl	4014d0 <strcpy@plt>
  404c20:	ldr	x19, [sp, #16]
  404c24:	ldp	x29, x30, [sp], #32
  404c28:	ret
  404c2c:	nop
  404c30:	stp	x29, x30, [sp, #-64]!
  404c34:	mov	x29, sp
  404c38:	stp	x19, x20, [sp, #16]
  404c3c:	adrp	x20, 415000 <_ZdlPvm@@Base+0x10420>
  404c40:	add	x20, x20, #0xdc0
  404c44:	stp	x21, x22, [sp, #32]
  404c48:	adrp	x21, 415000 <_ZdlPvm@@Base+0x10420>
  404c4c:	add	x21, x21, #0xda8
  404c50:	sub	x20, x20, x21
  404c54:	mov	w22, w0
  404c58:	stp	x23, x24, [sp, #48]
  404c5c:	mov	x23, x1
  404c60:	mov	x24, x2
  404c64:	bl	401358 <_Znam@plt-0x38>
  404c68:	cmp	xzr, x20, asr #3
  404c6c:	b.eq	404c98 <_ZdlPvm@@Base+0xb8>  // b.none
  404c70:	asr	x20, x20, #3
  404c74:	mov	x19, #0x0                   	// #0
  404c78:	ldr	x3, [x21, x19, lsl #3]
  404c7c:	mov	x2, x24
  404c80:	add	x19, x19, #0x1
  404c84:	mov	x1, x23
  404c88:	mov	w0, w22
  404c8c:	blr	x3
  404c90:	cmp	x20, x19
  404c94:	b.ne	404c78 <_ZdlPvm@@Base+0x98>  // b.any
  404c98:	ldp	x19, x20, [sp, #16]
  404c9c:	ldp	x21, x22, [sp, #32]
  404ca0:	ldp	x23, x24, [sp, #48]
  404ca4:	ldp	x29, x30, [sp], #64
  404ca8:	ret
  404cac:	nop
  404cb0:	ret

Disassembly of section .fini:

0000000000404cb4 <.fini>:
  404cb4:	stp	x29, x30, [sp, #-16]!
  404cb8:	mov	x29, sp
  404cbc:	ldp	x29, x30, [sp], #16
  404cc0:	ret
