# Single-cycle-MIPS-processor
Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.
