#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 26 01:27:48 2024
# Process ID: 2105
# Current directory: /home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1
# Command line: vivado -log mb_bram_ddr3_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_bram_ddr3_microblaze_0_0.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1/mb_bram_ddr3_microblaze_0_0.vds
# Journal file: /home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 3529.017 MHz, CPU Physical cores: 12, Host memory: 33546 MB
#-----------------------------------------------------------
source mb_bram_ddr3_microblaze_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_bram_ddr3_microblaze_0_0
Command: synth_design -top mb_bram_ddr3_microblaze_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2134
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2165.656 ; gain = 371.738 ; free physical = 17162 ; free virtual = 21097
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.188; parent = 1170.798; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3789.508; parent = 2168.629; children = 1620.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_bram_ddr3_microblaze_0_0' [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/synth/mb_bram_ddr3_microblaze_0_0.vhd:171]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 83333333 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_bram_ddr3_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 0 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 0 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 10 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 2 - type: integer 
	Parameter C_USE_FPU bound to: 1 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 3 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 2 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 1 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 2 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 1 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000000111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 12 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 32768 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 8 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 1 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000000111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 12 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 32768 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 1 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ipshared/1f7b/hdl/microblaze_v11_0_vh_rfs.vhd:165083' bound to instance 'U0' of component 'MicroBlaze' [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/synth/mb_bram_ddr3_microblaze_0_0.vhd:931]
INFO: [Synth 8-256] done synthesizing module 'mb_bram_ddr3_microblaze_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/synth/mb_bram_ddr3_microblaze_0_0.vhd:171]
WARNING: [Synth 8-7129] Port TLBLO_IN[22] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[24] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[25] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[26] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[30] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[31] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[27] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[28] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[29] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[30] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[31] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[32] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[33] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[22] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[23] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[24] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[25] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[26] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[27] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[28] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[29] in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RUN in module MMU_TLB__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[24] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[25] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[26] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[28] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[30] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBLO_IN[31] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[26] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[27] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[28] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[29] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[30] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[31] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[32] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLBHI_IN[33] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[22] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[23] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[24] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[25] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[26] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[27] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[28] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_ADDR[29] in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RUN in module MMU_TLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port RegRdEA in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port RegWrEA in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Invalidate in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[0] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[1] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[2] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[3] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[4] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[5] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[6] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[7] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[8] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[9] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[10] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[11] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[12] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[13] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[14] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[15] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[16] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[17] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[18] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[19] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[20] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[21] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[22] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[23] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[24] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[25] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[26] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[27] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[28] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[29] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[30] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_Addr[31] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[0] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[1] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[2] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[3] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[4] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[5] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[6] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_TLB_PID[7] in module MMU_UTLB is either unconnected or has no load
WARNING: [Synth 8-7129] Port EX_Unmask_EA in module MMU is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_Sel_SPR_EA in module MMU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Snoop_Req_TLB_Done in module MMU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Scan_Reset_Sel in module mb_sync_bit__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Scan_Reset in module mb_sync_bit__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Scan_En in module mb_sync_bit__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Config_Reset in module MB_SRLC16E is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDI[15] in module address_data_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDI[14] in module address_data_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDI[13] in module address_data_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDI[12] in module address_data_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDI[11] in module address_data_hit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.594 ; gain = 683.676 ; free physical = 17093 ; free virtual = 21032
Synthesis current peak Physical Memory [PSS] (MB): peak = 1439.653; parent = 1234.263; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4098.477; parent = 2477.598; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.438 ; gain = 698.520 ; free physical = 17091 ; free virtual = 21029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1440.880; parent = 1235.489; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.320; parent = 2492.441; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.438 ; gain = 698.520 ; free physical = 17091 ; free virtual = 21029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1440.880; parent = 1235.489; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4113.320; parent = 2492.441; children = 1620.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2495.406 ; gain = 0.000 ; free physical = 17103 ; free virtual = 21042
INFO: [Netlist 29-17] Analyzing 1183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/mb_bram_ddr3_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/mb_bram_ddr3_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/mb_bram_ddr3_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/mb_bram_ddr3_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/mb_bram_ddr3_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/mb_bram_ddr3_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.gen/sources_1/bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/mb_bram_ddr3_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_bram_ddr3_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_bram_ddr3_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.188 ; gain = 0.000 ; free physical = 16992 ; free virtual = 20930
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 799 instances were transformed.
  FDR => FDRE: 134 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 11 instances
  MUXCY_L => MUXCY: 541 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2603.188 ; gain = 0.000 ; free physical = 16991 ; free virtual = 20930
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 17145 ; free virtual = 21084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.603; parent = 1242.212; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 17144 ; free virtual = 21083
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.603; parent = 1242.212; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 17144 ; free virtual = 21083
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.603; parent = 1242.212; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-802] inferred FSM for state register 'Using_Victim_Cache.victim_state_reg' in module 'Icache'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'MMU_UTLB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            wait_on_idle |                               01 |                               01
         write_to_victim |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Using_Victim_Cache.victim_state_reg' using encoding 'sequential' in module 'Icache'
INFO: [Synth 8-3971] The signal "MMU_UTLB_RAM:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           directcompare |                            00001 |                            00000
             searchstart |                            01011 |                            00010
                  search |                            00101 |                            00011
                   found |                            00110 |                            00101
               founddone |                            00111 |                            00110
                notfound |                            01000 |                            00111
                 writelo |                            00000 |                            01110
            writehicheck |                            01111 |                            01000
                 writehi |                            10000 |                            01001
           writehiinvala |                            01110 |                            01011
           writehiinvalb |                            00011 |                            01100
          writehidirecta |                            00100 |                            01010
          writehidirectb |                            00010 |                            01101
                  readhi |                            01100 |                            10000
                  readlo |                            01001 |                            10001
                  iSTATE |                            01010 |                            11111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'MMU_UTLB'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 17125 ; free virtual = 21067
Synthesis current peak Physical Memory [PSS] (MB): peak = 1449.376; parent = 1244.026; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "U0/\MicroBlaze_Core_I/Performance.Core /MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 17025 ; free virtual = 20987
Synthesis current peak Physical Memory [PSS] (MB): peak = 1519.231; parent = 1313.882; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16889 ; free virtual = 20850
Synthesis current peak Physical Memory [PSS] (MB): peak = 1607.739; parent = 1402.390; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16876 ; free virtual = 20837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1621.165; parent = 1415.815; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16877 ; free virtual = 20839
Synthesis current peak Physical Memory [PSS] (MB): peak = 1625.017; parent = 1419.667; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16875 ; free virtual = 20837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1625.017; parent = 1419.667; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16875 ; free virtual = 20837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1625.017; parent = 1419.667; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16875 ; free virtual = 20837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1626.946; parent = 1421.597; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16875 ; free virtual = 20837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1627.009; parent = 1421.659; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16875 ; free virtual = 20836
Synthesis current peak Physical Memory [PSS] (MB): peak = 1627.009; parent = 1421.659; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16875 ; free virtual = 20836
Synthesis current peak Physical Memory [PSS] (MB): peak = 1627.009; parent = 1421.659; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MB_DSP48E1__parameterized5      | (A*B)'             | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1__parameterized7      | (PCIN>>17+(A*B)')' | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MB_DSP48E1__parameterized1_1200 | PCIN>>17+(A*B)'    | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1__parameterized1      | PCIN+(A*B)'        | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1__parameterized3      | (PCIN>>17+(A*B)')' | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MB_DSP48E1                      | (A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |AND2B1L  |     1|
|2     |CARRY4   |    84|
|3     |DSP48E1  |     6|
|8     |LUT1     |    45|
|9     |LUT2     |   303|
|10    |LUT3     |   897|
|11    |LUT4     |   613|
|12    |LUT5     |   798|
|13    |LUT6     |  1667|
|15    |MULT_AND |    10|
|16    |MUXCY_L  |   533|
|17    |MUXF7    |   146|
|18    |RAM32M   |    16|
|19    |RAM64M   |    11|
|20    |RAMB36E1 |    19|
|24    |SRL16E   |   194|
|25    |SRLC16E  |    48|
|26    |SRLC32E  |    33|
|27    |XORCY    |   222|
|28    |FDCE     |     7|
|29    |FDR      |   116|
|30    |FDRE     |  3461|
|31    |FDS      |     1|
|32    |FDSE     |   139|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16875 ; free virtual = 20836
Synthesis current peak Physical Memory [PSS] (MB): peak = 1627.024; parent = 1421.675; children = 205.391
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4192.055; parent = 2571.176; children = 1620.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2603.188 ; gain = 698.520 ; free physical = 16935 ; free virtual = 20897
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2603.188 ; gain = 809.270 ; free physical = 16935 ; free virtual = 20897
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2603.188 ; gain = 0.000 ; free physical = 17042 ; free virtual = 21004
INFO: [Netlist 29-17] Analyzing 1260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2603.188 ; gain = 0.000 ; free physical = 16981 ; free virtual = 20943
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 395 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 145 instances
  FDR => FDRE: 116 instances
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 11 instances

Synth Design complete, checksum: ecc43cce
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2603.188 ; gain = 1117.332 ; free physical = 17221 ; free virtual = 21183
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1/mb_bram_ddr3_microblaze_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_bram_ddr3_microblaze_0_0, cache-ID = c3e0a5d00fc61d26
INFO: [Coretcl 2-1174] Renamed 1569 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/MB_BRAM_IMPL/MB_BRAM_IMPL.runs/mb_bram_ddr3_microblaze_0_0_synth_1/mb_bram_ddr3_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_bram_ddr3_microblaze_0_0_utilization_synth.rpt -pb mb_bram_ddr3_microblaze_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 01:28:49 2024...
