# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do sha256_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl {C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/csa.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module csa
# -- Compiling module FA3
# 
# Top level modules:
# 	csa
# vlog -vlog01compat -work work +incdir+C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl {C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sum_0
# -- Compiling module sum_1
# -- Compiling module ch
# -- Compiling module maj
# -- Compiling module sha_core
# 
# Top level modules:
# 	sha_core
# 
# vlog -vlog01compat -work work +incdir+C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl {C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/test.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test
# 
# Top level modules:
# 	test
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test 
# Loading work.test
# ** Error: (vsim-3033) C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/test.v(20): Instantiation of 'sha_wrapper' failed. The design unit was not found.
# 
#         Region: /test
#         Searched libraries:
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/altera
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/220model
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/sgate
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/altera_mf
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneii
#             C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/simulation/modelsim/rtl_work
#             C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/simulation/modelsim/rtl_work
#             C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./sha256_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.sha_core
# vsim work.sha_core 
# Loading work.sha_core
# Loading work.ch
# Loading work.sum_1
# Loading work.sum_0
# Loading work.maj
# Loading work.csa
# Loading work.FA3
# ** Warning: (vsim-3015) C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v(196): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'c'. The port definition is at: C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/csa.v(2).
# 
#         Region: /sha_core/csa4
# Load canceled
