// Seed: 2840614125
module module_0;
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  output logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = 1;
  logic id_6;
  assign id_3[-1] = id_6;
  defparam id_5.id_5 = 1;
  wire id_7;
endmodule
module module_2 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    input uwire id_3
);
  module_0 modCall_1 ();
endmodule
