ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on May 05, 2023 at 10:57:22 CEST
ncverilog
	+sv
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
file: ../Verilog/RTL/alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/alu_control.v
	module worklib.alu_control:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/branch_unit.v
	module worklib.branch_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/control_unit.v
	module worklib.control_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/immediate_extend_unit.v
	module worklib.immediate_extend_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/mux_2.v
	module worklib.mux_2:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/pc.v
	module worklib.pc:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/reg_arstn.v
	module worklib.reg_arstn:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/reg_arstn_en.v
	module worklib.reg_arstn_en:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/register_file.v
	module worklib.register_file:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/sram.v
	module worklib.sram_BW32:v
		errors: 0, warnings: 0
	module worklib.sram_BW64:v
		errors: 0, warnings: 0
file: ../Verilog/cpu_tb.v
	module worklib.cpu_tb:v
		errors: 0, warnings: 0
file: ../Verilog/sky130_sram_2rw.v
	module worklib.sky130_sram_2rw_32x128_32:v
		errors: 0, warnings: 0
	module worklib.sky130_sram_2rw_64x128_64:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x1ada8e8a>
			streams:   6, words:  5204
		worklib.alu_control:v <0x380dee7a>
			streams:   3, words:  1027
		worklib.branch_unit:v <0x7b2dad56>
			streams:   1, words:   490
		worklib.control_unit:v <0x04ecdaf2>
			streams:   1, words:  6583
		worklib.cpu:v <0x672496cd>
			streams:   3, words:   437
		worklib.cpu_tb:v <0x0a07e239>
			streams:  27, words: 53982
		worklib.immediate_extend_unit:v <0x39ffa5c3>
			streams:   3, words:  3232
		worklib.mux_2:v <0x69a21794>
			streams:   1, words:   432
		worklib.pc:v <0x35693a5f>
			streams:   5, words:  1517
		worklib.reg_arstn:v <0x3ac60968>
			streams:   3, words:   647
		worklib.reg_arstn_en:v <0x3ac8d28d>
			streams:   3, words:  1033
		worklib.register_file:v <0x61c6a85f>
			streams:   5, words: 28204
		worklib.sky130_sram_2rw_32x128_32:v <0x267a8811>
			streams:   6, words:  3376
		worklib.sky130_sram_2rw_64x128_64:v <0x534a7e48>
			streams:   6, words:  4723
		worklib.sram_BW32:v <0x403082a3>
			streams:  10, words:  4761
		worklib.sram_BW64:v <0x283d3d6f>
			streams:  10, words:  4841
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 19      16
		Registers:              106     103
		Scalar wires:            33       -
		Expanded wires:          32       1
		Vectored wires:          40       -
		Always blocks:           42      39
		Initial blocks:           3       3
		Cont. assignments:        3       5
		Pseudo assignments:      31      31
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.reg_arstn:v
Loading snapshot worklib.reg_arstn:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> run

Start Execution

[1;34m
Working Correctly:                         ADDI(x8)
[0m
[1;34m
Working Correctly:                         ADDI(x9)
[0m
[1;34m
Working Correctly:                               SD
[0m
[1;34m
Working Correctly:                               LD
[0m
[1;34m
Working Correctly:                              ADD
[0m
[1;34m
Working Correctly:                              BEQ
[0m
[1;34m
Working Correctly:                              SLL
[0m
          9 cycles
Simulation complete via $finish(1) at time 29350 NS + 8
../Verilog/cpu_tb.v:324    $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on May 05, 2023 at 10:57:24 CEST  (total: 00:00:02)
