
simple-queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b48  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08005ce8  08005ce8  00006ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f34  08005f34  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f34  08005f34  00006f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f3c  08005f3c  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f3c  08005f3c  00006f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f40  08005f40  00006f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005f44  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004200  20000060  08005fa4  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004260  08005fa4  00007260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000126f6  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d3e  00000000  00000000  00019786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001050  00000000  00000000  0001c4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb2  00000000  00000000  0001d518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001821d  00000000  00000000  0001e1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137e9  00000000  00000000  000363e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095d4c  00000000  00000000  00049bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df91c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004894  00000000  00000000  000df960  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e41f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005cd0 	.word	0x08005cd0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08005cd0 	.word	0x08005cd0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	2000007c 	.word	0x2000007c
 80005ec:	2000011c 	.word	0x2000011c

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f000 fbef 	bl	8000dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f86d 	bl	80006d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 f901 	bl	8000804 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000602:	f000 f8d5 	bl	80007b0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  SimpleQueue = xQueueCreate(5, sizeof (int));
 8000606:	2200      	movs	r2, #0
 8000608:	2104      	movs	r1, #4
 800060a:	2005      	movs	r0, #5
 800060c:	f003 f804 	bl	8003618 <xQueueGenericCreate>
 8000610:	4603      	mov	r3, r0
 8000612:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <main+0xb4>)
 8000614:	6013      	str	r3, [r2, #0]
  if (SimpleQueue == 0)
 8000616:	4b23      	ldr	r3, [pc, #140]	@ (80006a4 <main+0xb4>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d10d      	bne.n	800063a <main+0x4a>
  {
    char *str = "Unable to create integer queue\r\n";
 800061e:	4b22      	ldr	r3, [pc, #136]	@ (80006a8 <main+0xb8>)
 8000620:	603b      	str	r3, [r7, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8000622:	6838      	ldr	r0, [r7, #0]
 8000624:	f7ff fddc 	bl	80001e0 <strlen>
 8000628:	4603      	mov	r3, r0
 800062a:	b29a      	uxth	r2, r3
 800062c:	f04f 33ff 	mov.w	r3, #4294967295
 8000630:	6839      	ldr	r1, [r7, #0]
 8000632:	481e      	ldr	r0, [pc, #120]	@ (80006ac <main+0xbc>)
 8000634:	f001 feac 	bl	8002390 <HAL_UART_Transmit>
 8000638:	e00c      	b.n	8000654 <main+0x64>
  }
  else 
  {
    char *str = "Integer queue created successfully\r\n";
 800063a:	4b1d      	ldr	r3, [pc, #116]	@ (80006b0 <main+0xc0>)
 800063c:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff fdce 	bl	80001e0 <strlen>
 8000644:	4603      	mov	r3, r0
 8000646:	b29a      	uxth	r2, r3
 8000648:	f04f 33ff 	mov.w	r3, #4294967295
 800064c:	6879      	ldr	r1, [r7, #4]
 800064e:	4817      	ldr	r0, [pc, #92]	@ (80006ac <main+0xbc>)
 8000650:	f001 fe9e 	bl	8002390 <HAL_UART_Transmit>
  }
  xTaskCreate(Sender_HPT_Task, "HPT_Send", 128, NULL, 3, &Sender_LPT_Handler);
 8000654:	4b17      	ldr	r3, [pc, #92]	@ (80006b4 <main+0xc4>)
 8000656:	9301      	str	r3, [sp, #4]
 8000658:	2303      	movs	r3, #3
 800065a:	9300      	str	r3, [sp, #0]
 800065c:	2300      	movs	r3, #0
 800065e:	2280      	movs	r2, #128	@ 0x80
 8000660:	4915      	ldr	r1, [pc, #84]	@ (80006b8 <main+0xc8>)
 8000662:	4816      	ldr	r0, [pc, #88]	@ (80006bc <main+0xcc>)
 8000664:	f003 fb86 	bl	8003d74 <xTaskCreate>
  xTaskCreate(Sender_LPT_Task, "LPT_Send", 128, (void *)111, 3, &Sender_LPT_Handler);
 8000668:	4b12      	ldr	r3, [pc, #72]	@ (80006b4 <main+0xc4>)
 800066a:	9301      	str	r3, [sp, #4]
 800066c:	2303      	movs	r3, #3
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	236f      	movs	r3, #111	@ 0x6f
 8000672:	2280      	movs	r2, #128	@ 0x80
 8000674:	4912      	ldr	r1, [pc, #72]	@ (80006c0 <main+0xd0>)
 8000676:	4813      	ldr	r0, [pc, #76]	@ (80006c4 <main+0xd4>)
 8000678:	f003 fb7c 	bl	8003d74 <xTaskCreate>
  xTaskCreate(Receiver_Task, "Receive", 128, NULL, 1, &Receiver_Handler);
 800067c:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <main+0xd8>)
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	2301      	movs	r3, #1
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2300      	movs	r3, #0
 8000686:	2280      	movs	r2, #128	@ 0x80
 8000688:	4910      	ldr	r1, [pc, #64]	@ (80006cc <main+0xdc>)
 800068a:	4811      	ldr	r0, [pc, #68]	@ (80006d0 <main+0xe0>)
 800068c:	f003 fb72 	bl	8003d74 <xTaskCreate>
  HAL_UART_Receive_IT(&huart2, &Rx_data, 1);
 8000690:	2201      	movs	r2, #1
 8000692:	4910      	ldr	r1, [pc, #64]	@ (80006d4 <main+0xe4>)
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <main+0xbc>)
 8000696:	f001 ff06 	bl	80024a6 <HAL_UART_Receive_IT>
  vTaskStartScheduler();
 800069a:	f003 fcf1 	bl	8004080 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800069e:	bf00      	nop
 80006a0:	e7fd      	b.n	800069e <main+0xae>
 80006a2:	bf00      	nop
 80006a4:	2000036c 	.word	0x2000036c
 80006a8:	08005ce8 	.word	0x08005ce8
 80006ac:	2000031c 	.word	0x2000031c
 80006b0:	08005d0c 	.word	0x08005d0c
 80006b4:	20000364 	.word	0x20000364
 80006b8:	08005d34 	.word	0x08005d34
 80006bc:	080008e1 	.word	0x080008e1
 80006c0:	08005d40 	.word	0x08005d40
 80006c4:	08000959 	.word	0x08000959
 80006c8:	20000368 	.word	0x20000368
 80006cc:	08005d4c 	.word	0x08005d4c
 80006d0:	080009d1 	.word	0x080009d1
 80006d4:	20000370 	.word	0x20000370

080006d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b094      	sub	sp, #80	@ 0x50
 80006dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 0320 	add.w	r3, r7, #32
 80006e2:	2230      	movs	r2, #48	@ 0x30
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f004 fe16 	bl	8005318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
 80006fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fc:	2300      	movs	r3, #0
 80006fe:	60bb      	str	r3, [r7, #8]
 8000700:	4b29      	ldr	r3, [pc, #164]	@ (80007a8 <SystemClock_Config+0xd0>)
 8000702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000704:	4a28      	ldr	r2, [pc, #160]	@ (80007a8 <SystemClock_Config+0xd0>)
 8000706:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800070a:	6413      	str	r3, [r2, #64]	@ 0x40
 800070c:	4b26      	ldr	r3, [pc, #152]	@ (80007a8 <SystemClock_Config+0xd0>)
 800070e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000714:	60bb      	str	r3, [r7, #8]
 8000716:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000718:	2300      	movs	r3, #0
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	4b23      	ldr	r3, [pc, #140]	@ (80007ac <SystemClock_Config+0xd4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000724:	4a21      	ldr	r2, [pc, #132]	@ (80007ac <SystemClock_Config+0xd4>)
 8000726:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800072a:	6013      	str	r3, [r2, #0]
 800072c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <SystemClock_Config+0xd4>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000738:	2302      	movs	r3, #2
 800073a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800073c:	2301      	movs	r3, #1
 800073e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000740:	2310      	movs	r3, #16
 8000742:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000744:	2302      	movs	r3, #2
 8000746:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000748:	2300      	movs	r3, #0
 800074a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800074c:	2310      	movs	r3, #16
 800074e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000750:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000754:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000756:	2304      	movs	r3, #4
 8000758:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800075a:	2307      	movs	r3, #7
 800075c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075e:	f107 0320 	add.w	r3, r7, #32
 8000762:	4618      	mov	r0, r3
 8000764:	f000 fe8c 	bl	8001480 <HAL_RCC_OscConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800076e:	f000 f99d 	bl	8000aac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000772:	230f      	movs	r3, #15
 8000774:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000776:	2302      	movs	r3, #2
 8000778:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800077e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000782:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	2102      	movs	r1, #2
 800078e:	4618      	mov	r0, r3
 8000790:	f001 f8ee 	bl	8001970 <HAL_RCC_ClockConfig>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800079a:	f000 f987 	bl	8000aac <Error_Handler>
  }
}
 800079e:	bf00      	nop
 80007a0:	3750      	adds	r7, #80	@ 0x50
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40007000 	.word	0x40007000

080007b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007b6:	4a12      	ldr	r2, [pc, #72]	@ (8000800 <MX_USART2_UART_Init+0x50>)
 80007b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ba:	4b10      	ldr	r3, [pc, #64]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d4:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007d6:	220c      	movs	r2, #12
 80007d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007da:	4b08      	ldr	r3, [pc, #32]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e0:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e6:	4805      	ldr	r0, [pc, #20]	@ (80007fc <MX_USART2_UART_Init+0x4c>)
 80007e8:	f001 fd82 	bl	80022f0 <HAL_UART_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007f2:	f000 f95b 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	2000031c 	.word	0x2000031c
 8000800:	40004400 	.word	0x40004400

08000804 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b08a      	sub	sp, #40	@ 0x28
 8000808:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080a:	f107 0314 	add.w	r3, r7, #20
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
 8000818:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	613b      	str	r3, [r7, #16]
 800081e:	4b2d      	ldr	r3, [pc, #180]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a2c      	ldr	r2, [pc, #176]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000824:	f043 0304 	orr.w	r3, r3, #4
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b2a      	ldr	r3, [pc, #168]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0304 	and.w	r3, r3, #4
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	4b26      	ldr	r3, [pc, #152]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a25      	ldr	r2, [pc, #148]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000840:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b23      	ldr	r3, [pc, #140]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	4b1f      	ldr	r3, [pc, #124]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a1e      	ldr	r2, [pc, #120]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b1c      	ldr	r3, [pc, #112]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a17      	ldr	r2, [pc, #92]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <MX_GPIO_Init+0xd0>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2120      	movs	r1, #32
 800088e:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <MX_GPIO_Init+0xd4>)
 8000890:	f000 fddc 	bl	800144c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000894:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800089a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	480c      	ldr	r0, [pc, #48]	@ (80008dc <MX_GPIO_Init+0xd8>)
 80008ac:	f000 fc4a 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008b0:	2320      	movs	r3, #32
 80008b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008bc:	2300      	movs	r3, #0
 80008be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	4619      	mov	r1, r3
 80008c6:	4804      	ldr	r0, [pc, #16]	@ (80008d8 <MX_GPIO_Init+0xd4>)
 80008c8:	f000 fc3c 	bl	8001144 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008cc:	bf00      	nop
 80008ce:	3728      	adds	r7, #40	@ 0x28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	40023800 	.word	0x40023800
 80008d8:	40020000 	.word	0x40020000
 80008dc:	40020800 	.word	0x40020800

080008e0 <Sender_HPT_Task>:

/* USER CODE BEGIN 4 */
void Sender_HPT_Task(void* argument)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  int i = 222;
 80008e8:	23de      	movs	r3, #222	@ 0xde
 80008ea:	60bb      	str	r3, [r7, #8]
  uint32_t TickDelay = pdMS_TO_TICKS(2000);
 80008ec:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80008f0:	617b      	str	r3, [r7, #20]
  while (1) 
  {
    char *str = "Entered SENDER_HPT Task \r\nAbout to send a number to the queue\r\n";
 80008f2:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <Sender_HPT_Task+0x68>)
 80008f4:	613b      	str	r3, [r7, #16]
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80008f6:	6938      	ldr	r0, [r7, #16]
 80008f8:	f7ff fc72 	bl	80001e0 <strlen>
 80008fc:	4603      	mov	r3, r0
 80008fe:	b29a      	uxth	r2, r3
 8000900:	f04f 33ff 	mov.w	r3, #4294967295
 8000904:	6939      	ldr	r1, [r7, #16]
 8000906:	4811      	ldr	r0, [pc, #68]	@ (800094c <Sender_HPT_Task+0x6c>)
 8000908:	f001 fd42 	bl	8002390 <HAL_UART_Transmit>
    if (xQueueSend(SimpleQueue, &i, portMAX_DELAY) == pdPASS)
 800090c:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <Sender_HPT_Task+0x70>)
 800090e:	6818      	ldr	r0, [r3, #0]
 8000910:	f107 0108 	add.w	r1, r7, #8
 8000914:	2300      	movs	r3, #0
 8000916:	f04f 32ff 	mov.w	r2, #4294967295
 800091a:	f002 fed7 	bl	80036cc <xQueueGenericSend>
 800091e:	4603      	mov	r3, r0
 8000920:	2b01      	cmp	r3, #1
 8000922:	d10c      	bne.n	800093e <Sender_HPT_Task+0x5e>
    {
      char* str2 = "Successfully sent number to queue\r\nLeaving SENDER_HPT Task\r\n";
 8000924:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <Sender_HPT_Task+0x74>)
 8000926:	60fb      	str	r3, [r7, #12]
      HAL_UART_Transmit(&huart2, (uint8_t *)str2, strlen(str), HAL_MAX_DELAY);
 8000928:	6938      	ldr	r0, [r7, #16]
 800092a:	f7ff fc59 	bl	80001e0 <strlen>
 800092e:	4603      	mov	r3, r0
 8000930:	b29a      	uxth	r2, r3
 8000932:	f04f 33ff 	mov.w	r3, #4294967295
 8000936:	68f9      	ldr	r1, [r7, #12]
 8000938:	4804      	ldr	r0, [pc, #16]	@ (800094c <Sender_HPT_Task+0x6c>)
 800093a:	f001 fd29 	bl	8002390 <HAL_UART_Transmit>
    }
    vTaskDelay(TickDelay);
 800093e:	6978      	ldr	r0, [r7, #20]
 8000940:	f003 fb68 	bl	8004014 <vTaskDelay>
  {
 8000944:	e7d5      	b.n	80008f2 <Sender_HPT_Task+0x12>
 8000946:	bf00      	nop
 8000948:	08005d54 	.word	0x08005d54
 800094c:	2000031c 	.word	0x2000031c
 8000950:	2000036c 	.word	0x2000036c
 8000954:	08005d94 	.word	0x08005d94

08000958 <Sender_LPT_Task>:
  }
}
void Sender_LPT_Task(void* argument)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  int ToSend;
  uint32_t TickDelay = pdMS_TO_TICKS(1000);
 8000960:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000964:	617b      	str	r3, [r7, #20]
  while (1) 
  {
    ToSend = (int) argument;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	60bb      	str	r3, [r7, #8]
    char *str = "Entered SENDER_LPT Task \r\nAbout to send a number to the queue\r\n";
 800096a:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <Sender_LPT_Task+0x68>)
 800096c:	613b      	str	r3, [r7, #16]
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 800096e:	6938      	ldr	r0, [r7, #16]
 8000970:	f7ff fc36 	bl	80001e0 <strlen>
 8000974:	4603      	mov	r3, r0
 8000976:	b29a      	uxth	r2, r3
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
 800097c:	6939      	ldr	r1, [r7, #16]
 800097e:	4811      	ldr	r0, [pc, #68]	@ (80009c4 <Sender_LPT_Task+0x6c>)
 8000980:	f001 fd06 	bl	8002390 <HAL_UART_Transmit>
    if (xQueueSend(SimpleQueue, &ToSend, portMAX_DELAY) == pdPASS)
 8000984:	4b10      	ldr	r3, [pc, #64]	@ (80009c8 <Sender_LPT_Task+0x70>)
 8000986:	6818      	ldr	r0, [r3, #0]
 8000988:	f107 0108 	add.w	r1, r7, #8
 800098c:	2300      	movs	r3, #0
 800098e:	f04f 32ff 	mov.w	r2, #4294967295
 8000992:	f002 fe9b 	bl	80036cc <xQueueGenericSend>
 8000996:	4603      	mov	r3, r0
 8000998:	2b01      	cmp	r3, #1
 800099a:	d10c      	bne.n	80009b6 <Sender_LPT_Task+0x5e>
    {
      char* str2 = "Successfully sent number to queue\r\nLeaving SENDER_LPT Task\r\n";
 800099c:	4b0b      	ldr	r3, [pc, #44]	@ (80009cc <Sender_LPT_Task+0x74>)
 800099e:	60fb      	str	r3, [r7, #12]
      HAL_UART_Transmit(&huart2, (uint8_t *)str2, strlen(str2), HAL_MAX_DELAY);
 80009a0:	68f8      	ldr	r0, [r7, #12]
 80009a2:	f7ff fc1d 	bl	80001e0 <strlen>
 80009a6:	4603      	mov	r3, r0
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	f04f 33ff 	mov.w	r3, #4294967295
 80009ae:	68f9      	ldr	r1, [r7, #12]
 80009b0:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <Sender_LPT_Task+0x6c>)
 80009b2:	f001 fced 	bl	8002390 <HAL_UART_Transmit>
    }
    vTaskDelay(TickDelay);
 80009b6:	6978      	ldr	r0, [r7, #20]
 80009b8:	f003 fb2c 	bl	8004014 <vTaskDelay>
  {
 80009bc:	e7d3      	b.n	8000966 <Sender_LPT_Task+0xe>
 80009be:	bf00      	nop
 80009c0:	08005dd4 	.word	0x08005dd4
 80009c4:	2000031c 	.word	0x2000031c
 80009c8:	2000036c 	.word	0x2000036c
 80009cc:	08005e14 	.word	0x08005e14

080009d0 <Receiver_Task>:
  }
}
void Receiver_Task (void * argument)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b09e      	sub	sp, #120	@ 0x78
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  int received = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t TickDelay = pdMS_TO_TICKS(5000);
 80009dc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80009e0:	677b      	str	r3, [r7, #116]	@ 0x74
  while(1)
  {
    char str[100];
    strcpy(str, "Entered receiver task\r\nAbout to receive a number from the queue\r\n");
 80009e2:	f107 030c 	add.w	r3, r7, #12
 80009e6:	4a24      	ldr	r2, [pc, #144]	@ (8000a78 <Receiver_Task+0xa8>)
 80009e8:	4618      	mov	r0, r3
 80009ea:	4611      	mov	r1, r2
 80009ec:	2342      	movs	r3, #66	@ 0x42
 80009ee:	461a      	mov	r2, r3
 80009f0:	f004 fd24 	bl	800543c <memcpy>
    HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	4618      	mov	r0, r3
 80009fa:	f7ff fbf1 	bl	80001e0 <strlen>
 80009fe:	4603      	mov	r3, r0
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	f107 010c 	add.w	r1, r7, #12
 8000a06:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0a:	481c      	ldr	r0, [pc, #112]	@ (8000a7c <Receiver_Task+0xac>)
 8000a0c:	f001 fcc0 	bl	8002390 <HAL_UART_Transmit>
    if(xQueueReceive(SimpleQueue, &received, portMAX_DELAY) != pdTRUE) 
 8000a10:	4b1b      	ldr	r3, [pc, #108]	@ (8000a80 <Receiver_Task+0xb0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8000a18:	f04f 32ff 	mov.w	r2, #4294967295
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f002 ff57 	bl	80038d0 <xQueueReceive>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d00e      	beq.n	8000a46 <Receiver_Task+0x76>
    {
      HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8000a28:	f107 030c 	add.w	r3, r7, #12
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff fbd7 	bl	80001e0 <strlen>
 8000a32:	4603      	mov	r3, r0
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	f107 010c 	add.w	r1, r7, #12
 8000a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3e:	480f      	ldr	r0, [pc, #60]	@ (8000a7c <Receiver_Task+0xac>)
 8000a40:	f001 fca6 	bl	8002390 <HAL_UART_Transmit>
 8000a44:	e014      	b.n	8000a70 <Receiver_Task+0xa0>
    }
    else
    {
      sprintf(str, "Successfully received number %d to the queue\r\nLeaving receiver task\r\n", received);
 8000a46:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	490d      	ldr	r1, [pc, #52]	@ (8000a84 <Receiver_Task+0xb4>)
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f004 fc40 	bl	80052d4 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8000a54:	f107 030c 	add.w	r3, r7, #12
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fbc1 	bl	80001e0 <strlen>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	f107 010c 	add.w	r1, r7, #12
 8000a66:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6a:	4804      	ldr	r0, [pc, #16]	@ (8000a7c <Receiver_Task+0xac>)
 8000a6c:	f001 fc90 	bl	8002390 <HAL_UART_Transmit>
    }
    vTaskDelay(TickDelay);
 8000a70:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000a72:	f003 facf 	bl	8004014 <vTaskDelay>
  {
 8000a76:	e7b4      	b.n	80009e2 <Receiver_Task+0x12>
 8000a78:	08005e54 	.word	0x08005e54
 8000a7c:	2000031c 	.word	0x2000031c
 8000a80:	2000036c 	.word	0x2000036c
 8000a84:	08005e98 	.word	0x08005e98

08000a88 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a04      	ldr	r2, [pc, #16]	@ (8000aa8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d101      	bne.n	8000a9e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a9a:	f000 f9bf 	bl	8000e1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40010000 	.word	0x40010000

08000aac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab0:	b672      	cpsid	i
}
 8000ab2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <Error_Handler+0x8>

08000ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	607b      	str	r3, [r7, #4]
 8000ac2:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <HAL_MspInit+0x54>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac6:	4a11      	ldr	r2, [pc, #68]	@ (8000b0c <HAL_MspInit+0x54>)
 8000ac8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ace:	4b0f      	ldr	r3, [pc, #60]	@ (8000b0c <HAL_MspInit+0x54>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	603b      	str	r3, [r7, #0]
 8000ade:	4b0b      	ldr	r3, [pc, #44]	@ (8000b0c <HAL_MspInit+0x54>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <HAL_MspInit+0x54>)
 8000ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aea:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <HAL_MspInit+0x54>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000af6:	2200      	movs	r2, #0
 8000af8:	210f      	movs	r1, #15
 8000afa:	f06f 0001 	mvn.w	r0, #1
 8000afe:	f000 fa65 	bl	8000fcc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40023800 	.word	0x40023800

08000b10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08a      	sub	sp, #40	@ 0x28
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ba4 <HAL_UART_MspInit+0x94>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d133      	bne.n	8000b9a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba8 <HAL_UART_MspInit+0x98>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3a:	4a1b      	ldr	r2, [pc, #108]	@ (8000ba8 <HAL_UART_MspInit+0x98>)
 8000b3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b42:	4b19      	ldr	r3, [pc, #100]	@ (8000ba8 <HAL_UART_MspInit+0x98>)
 8000b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <HAL_UART_MspInit+0x98>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	4a14      	ldr	r2, [pc, #80]	@ (8000ba8 <HAL_UART_MspInit+0x98>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ba8 <HAL_UART_MspInit+0x98>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b6a:	230c      	movs	r3, #12
 8000b6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	2300      	movs	r3, #0
 8000b78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b7a:	2307      	movs	r3, #7
 8000b7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7e:	f107 0314 	add.w	r3, r7, #20
 8000b82:	4619      	mov	r1, r3
 8000b84:	4809      	ldr	r0, [pc, #36]	@ (8000bac <HAL_UART_MspInit+0x9c>)
 8000b86:	f000 fadd 	bl	8001144 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	2105      	movs	r1, #5
 8000b8e:	2026      	movs	r0, #38	@ 0x26
 8000b90:	f000 fa1c 	bl	8000fcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b94:	2026      	movs	r0, #38	@ 0x26
 8000b96:	f000 fa35 	bl	8001004 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b9a:	bf00      	nop
 8000b9c:	3728      	adds	r7, #40	@ 0x28
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40004400 	.word	0x40004400
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	40020000 	.word	0x40020000

08000bb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08c      	sub	sp, #48	@ 0x30
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60bb      	str	r3, [r7, #8]
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c80 <HAL_InitTick+0xd0>)
 8000bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8000c80 <HAL_InitTick+0xd0>)
 8000bca:	f043 0301 	orr.w	r3, r3, #1
 8000bce:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8000c80 <HAL_InitTick+0xd0>)
 8000bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	60bb      	str	r3, [r7, #8]
 8000bda:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bdc:	f107 020c 	add.w	r2, r7, #12
 8000be0:	f107 0310 	add.w	r3, r7, #16
 8000be4:	4611      	mov	r1, r2
 8000be6:	4618      	mov	r0, r3
 8000be8:	f001 f8e2 	bl	8001db0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000bec:	f001 f8cc 	bl	8001d88 <HAL_RCC_GetPCLK2Freq>
 8000bf0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bf4:	4a23      	ldr	r2, [pc, #140]	@ (8000c84 <HAL_InitTick+0xd4>)
 8000bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bfa:	0c9b      	lsrs	r3, r3, #18
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000c00:	4b21      	ldr	r3, [pc, #132]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c02:	4a22      	ldr	r2, [pc, #136]	@ (8000c8c <HAL_InitTick+0xdc>)
 8000c04:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000c06:	4b20      	ldr	r3, [pc, #128]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c0c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c12:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000c14:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c20:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000c26:	4818      	ldr	r0, [pc, #96]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c28:	f001 f8f4 	bl	8001e14 <HAL_TIM_Base_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d11b      	bne.n	8000c72 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000c3a:	4813      	ldr	r0, [pc, #76]	@ (8000c88 <HAL_InitTick+0xd8>)
 8000c3c:	f001 f944 	bl	8001ec8 <HAL_TIM_Base_Start_IT>
 8000c40:	4603      	mov	r3, r0
 8000c42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000c46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d111      	bne.n	8000c72 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000c4e:	2019      	movs	r0, #25
 8000c50:	f000 f9d8 	bl	8001004 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2b0f      	cmp	r3, #15
 8000c58:	d808      	bhi.n	8000c6c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	6879      	ldr	r1, [r7, #4]
 8000c5e:	2019      	movs	r0, #25
 8000c60:	f000 f9b4 	bl	8000fcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c64:	4a0a      	ldr	r2, [pc, #40]	@ (8000c90 <HAL_InitTick+0xe0>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6013      	str	r3, [r2, #0]
 8000c6a:	e002      	b.n	8000c72 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000c72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3730      	adds	r7, #48	@ 0x30
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800
 8000c84:	431bde83 	.word	0x431bde83
 8000c88:	20000374 	.word	0x20000374
 8000c8c:	40010000 	.word	0x40010000
 8000c90:	20000004 	.word	0x20000004

08000c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <NMI_Handler+0x4>

08000c9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca0:	bf00      	nop
 8000ca2:	e7fd      	b.n	8000ca0 <HardFault_Handler+0x4>

08000ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ca8:	bf00      	nop
 8000caa:	e7fd      	b.n	8000ca8 <MemManage_Handler+0x4>

08000cac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb0:	bf00      	nop
 8000cb2:	e7fd      	b.n	8000cb0 <BusFault_Handler+0x4>

08000cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <UsageFault_Handler+0x4>

08000cbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
	...

08000ccc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000cd0:	4802      	ldr	r0, [pc, #8]	@ (8000cdc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000cd2:	f001 f95b 	bl	8001f8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000374 	.word	0x20000374

08000ce0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ce4:	4802      	ldr	r0, [pc, #8]	@ (8000cf0 <USART2_IRQHandler+0x10>)
 8000ce6:	f001 fc03 	bl	80024f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000031c 	.word	0x2000031c

08000cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cfc:	4a14      	ldr	r2, [pc, #80]	@ (8000d50 <_sbrk+0x5c>)
 8000cfe:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <_sbrk+0x60>)
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d08:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <_sbrk+0x64>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d102      	bne.n	8000d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d10:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <_sbrk+0x64>)
 8000d12:	4a12      	ldr	r2, [pc, #72]	@ (8000d5c <_sbrk+0x68>)
 8000d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d16:	4b10      	ldr	r3, [pc, #64]	@ (8000d58 <_sbrk+0x64>)
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d207      	bcs.n	8000d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d24:	f004 fb5e 	bl	80053e4 <__errno>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	220c      	movs	r2, #12
 8000d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d32:	e009      	b.n	8000d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d34:	4b08      	ldr	r3, [pc, #32]	@ (8000d58 <_sbrk+0x64>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d3a:	4b07      	ldr	r3, [pc, #28]	@ (8000d58 <_sbrk+0x64>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	4a05      	ldr	r2, [pc, #20]	@ (8000d58 <_sbrk+0x64>)
 8000d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d46:	68fb      	ldr	r3, [r7, #12]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3718      	adds	r7, #24
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20018000 	.word	0x20018000
 8000d54:	00000400 	.word	0x00000400
 8000d58:	200003bc 	.word	0x200003bc
 8000d5c:	20004260 	.word	0x20004260

08000d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d64:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <SystemInit+0x20>)
 8000d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d6a:	4a05      	ldr	r2, [pc, #20]	@ (8000d80 <SystemInit+0x20>)
 8000d6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dbc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d88:	f7ff ffea 	bl	8000d60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d8c:	480c      	ldr	r0, [pc, #48]	@ (8000dc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d8e:	490d      	ldr	r1, [pc, #52]	@ (8000dc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d94:	e002      	b.n	8000d9c <LoopCopyDataInit>

08000d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9a:	3304      	adds	r3, #4

08000d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da0:	d3f9      	bcc.n	8000d96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000da4:	4c0a      	ldr	r4, [pc, #40]	@ (8000dd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da8:	e001      	b.n	8000dae <LoopFillZerobss>

08000daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dac:	3204      	adds	r2, #4

08000dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db0:	d3fb      	bcc.n	8000daa <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000db2:	f004 fb1d 	bl	80053f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000db6:	f7ff fc1b 	bl	80005f0 <main>
  bx  lr    
 8000dba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dbc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000dc8:	08005f44 	.word	0x08005f44
  ldr r2, =_sbss
 8000dcc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000dd0:	20004260 	.word	0x20004260

08000dd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dd4:	e7fe      	b.n	8000dd4 <ADC_IRQHandler>
	...

08000dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <HAL_Init+0x40>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e18 <HAL_Init+0x40>)
 8000de2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000de6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000de8:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <HAL_Init+0x40>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <HAL_Init+0x40>)
 8000dee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000df2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df4:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <HAL_Init+0x40>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a07      	ldr	r2, [pc, #28]	@ (8000e18 <HAL_Init+0x40>)
 8000dfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e00:	2003      	movs	r0, #3
 8000e02:	f000 f8d8 	bl	8000fb6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e06:	200f      	movs	r0, #15
 8000e08:	f7ff fed2 	bl	8000bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e0c:	f7ff fe54 	bl	8000ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023c00 	.word	0x40023c00

08000e1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e20:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <HAL_IncTick+0x20>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	461a      	mov	r2, r3
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <HAL_IncTick+0x24>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	4a04      	ldr	r2, [pc, #16]	@ (8000e40 <HAL_IncTick+0x24>)
 8000e2e:	6013      	str	r3, [r2, #0]
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	200003c0 	.word	0x200003c0

08000e44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  return uwTick;
 8000e48:	4b03      	ldr	r3, [pc, #12]	@ (8000e58 <HAL_GetTick+0x14>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	200003c0 	.word	0x200003c0

08000e5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f003 0307 	and.w	r3, r3, #7
 8000e6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e78:	4013      	ands	r3, r2
 8000e7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ea0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	60d3      	str	r3, [r2, #12]
}
 8000e94:	bf00      	nop
 8000e96:	3714      	adds	r7, #20
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ea8:	4b04      	ldr	r3, [pc, #16]	@ (8000ebc <__NVIC_GetPriorityGrouping+0x18>)
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	0a1b      	lsrs	r3, r3, #8
 8000eae:	f003 0307 	and.w	r3, r3, #7
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	db0b      	blt.n	8000eea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	f003 021f 	and.w	r2, r3, #31
 8000ed8:	4907      	ldr	r1, [pc, #28]	@ (8000ef8 <__NVIC_EnableIRQ+0x38>)
 8000eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ede:	095b      	lsrs	r3, r3, #5
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	e000e100 	.word	0xe000e100

08000efc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	6039      	str	r1, [r7, #0]
 8000f06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	db0a      	blt.n	8000f26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	b2da      	uxtb	r2, r3
 8000f14:	490c      	ldr	r1, [pc, #48]	@ (8000f48 <__NVIC_SetPriority+0x4c>)
 8000f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1a:	0112      	lsls	r2, r2, #4
 8000f1c:	b2d2      	uxtb	r2, r2
 8000f1e:	440b      	add	r3, r1
 8000f20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f24:	e00a      	b.n	8000f3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	4908      	ldr	r1, [pc, #32]	@ (8000f4c <__NVIC_SetPriority+0x50>)
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	f003 030f 	and.w	r3, r3, #15
 8000f32:	3b04      	subs	r3, #4
 8000f34:	0112      	lsls	r2, r2, #4
 8000f36:	b2d2      	uxtb	r2, r2
 8000f38:	440b      	add	r3, r1
 8000f3a:	761a      	strb	r2, [r3, #24]
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	e000e100 	.word	0xe000e100
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b089      	sub	sp, #36	@ 0x24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60f8      	str	r0, [r7, #12]
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	f1c3 0307 	rsb	r3, r3, #7
 8000f6a:	2b04      	cmp	r3, #4
 8000f6c:	bf28      	it	cs
 8000f6e:	2304      	movcs	r3, #4
 8000f70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	3304      	adds	r3, #4
 8000f76:	2b06      	cmp	r3, #6
 8000f78:	d902      	bls.n	8000f80 <NVIC_EncodePriority+0x30>
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	3b03      	subs	r3, #3
 8000f7e:	e000      	b.n	8000f82 <NVIC_EncodePriority+0x32>
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f84:	f04f 32ff 	mov.w	r2, #4294967295
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43da      	mvns	r2, r3
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	401a      	ands	r2, r3
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f98:	f04f 31ff 	mov.w	r1, #4294967295
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa2:	43d9      	mvns	r1, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa8:	4313      	orrs	r3, r2
         );
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3724      	adds	r7, #36	@ 0x24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b082      	sub	sp, #8
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f7ff ff4c 	bl	8000e5c <__NVIC_SetPriorityGrouping>
}
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
 8000fd8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fde:	f7ff ff61 	bl	8000ea4 <__NVIC_GetPriorityGrouping>
 8000fe2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe4:	687a      	ldr	r2, [r7, #4]
 8000fe6:	68b9      	ldr	r1, [r7, #8]
 8000fe8:	6978      	ldr	r0, [r7, #20]
 8000fea:	f7ff ffb1 	bl	8000f50 <NVIC_EncodePriority>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff80 	bl	8000efc <__NVIC_SetPriority>
}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff ff54 	bl	8000ec0 <__NVIC_EnableIRQ>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800102e:	f7ff ff09 	bl	8000e44 <HAL_GetTick>
 8001032:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d008      	beq.n	8001052 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2280      	movs	r2, #128	@ 0x80
 8001044:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e052      	b.n	80010f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f022 0216 	bic.w	r2, r2, #22
 8001060:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	695a      	ldr	r2, [r3, #20]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001070:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	2b00      	cmp	r3, #0
 8001078:	d103      	bne.n	8001082 <HAL_DMA_Abort+0x62>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800107e:	2b00      	cmp	r3, #0
 8001080:	d007      	beq.n	8001092 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f022 0208 	bic.w	r2, r2, #8
 8001090:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f022 0201 	bic.w	r2, r2, #1
 80010a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010a2:	e013      	b.n	80010cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010a4:	f7ff fece 	bl	8000e44 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b05      	cmp	r3, #5
 80010b0:	d90c      	bls.n	80010cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2220      	movs	r2, #32
 80010b6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2203      	movs	r2, #3
 80010bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e015      	b.n	80010f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1e4      	bne.n	80010a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010de:	223f      	movs	r2, #63	@ 0x3f
 80010e0:	409a      	lsls	r2, r3
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2201      	movs	r2, #1
 80010ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d004      	beq.n	800111e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2280      	movs	r2, #128	@ 0x80
 8001118:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e00c      	b.n	8001138 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2205      	movs	r2, #5
 8001122:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f022 0201 	bic.w	r2, r2, #1
 8001134:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	b480      	push	{r7}
 8001146:	b089      	sub	sp, #36	@ 0x24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
 800115e:	e159      	b.n	8001414 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001160:	2201      	movs	r2, #1
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	429a      	cmp	r2, r3
 800117a:	f040 8148 	bne.w	800140e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f003 0303 	and.w	r3, r3, #3
 8001186:	2b01      	cmp	r3, #1
 8001188:	d005      	beq.n	8001196 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001192:	2b02      	cmp	r3, #2
 8001194:	d130      	bne.n	80011f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	2203      	movs	r2, #3
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	68da      	ldr	r2, [r3, #12]
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4313      	orrs	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011cc:	2201      	movs	r2, #1
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	091b      	lsrs	r3, r3, #4
 80011e2:	f003 0201 	and.w	r2, r3, #1
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f003 0303 	and.w	r3, r3, #3
 8001200:	2b03      	cmp	r3, #3
 8001202:	d017      	beq.n	8001234 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	2203      	movs	r2, #3
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	689a      	ldr	r2, [r3, #8]
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 0303 	and.w	r3, r3, #3
 800123c:	2b02      	cmp	r3, #2
 800123e:	d123      	bne.n	8001288 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	08da      	lsrs	r2, r3, #3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3208      	adds	r2, #8
 8001248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800124c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	f003 0307 	and.w	r3, r3, #7
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	220f      	movs	r2, #15
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	691a      	ldr	r2, [r3, #16]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	08da      	lsrs	r2, r3, #3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3208      	adds	r2, #8
 8001282:	69b9      	ldr	r1, [r7, #24]
 8001284:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	2203      	movs	r2, #3
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4013      	ands	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f003 0203 	and.w	r2, r3, #3
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f000 80a2 	beq.w	800140e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b57      	ldr	r3, [pc, #348]	@ (800142c <HAL_GPIO_Init+0x2e8>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d2:	4a56      	ldr	r2, [pc, #344]	@ (800142c <HAL_GPIO_Init+0x2e8>)
 80012d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012da:	4b54      	ldr	r3, [pc, #336]	@ (800142c <HAL_GPIO_Init+0x2e8>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012e6:	4a52      	ldr	r2, [pc, #328]	@ (8001430 <HAL_GPIO_Init+0x2ec>)
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	089b      	lsrs	r3, r3, #2
 80012ec:	3302      	adds	r3, #2
 80012ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	f003 0303 	and.w	r3, r3, #3
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	220f      	movs	r2, #15
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4013      	ands	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a49      	ldr	r2, [pc, #292]	@ (8001434 <HAL_GPIO_Init+0x2f0>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d019      	beq.n	8001346 <HAL_GPIO_Init+0x202>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a48      	ldr	r2, [pc, #288]	@ (8001438 <HAL_GPIO_Init+0x2f4>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d013      	beq.n	8001342 <HAL_GPIO_Init+0x1fe>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a47      	ldr	r2, [pc, #284]	@ (800143c <HAL_GPIO_Init+0x2f8>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d00d      	beq.n	800133e <HAL_GPIO_Init+0x1fa>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a46      	ldr	r2, [pc, #280]	@ (8001440 <HAL_GPIO_Init+0x2fc>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d007      	beq.n	800133a <HAL_GPIO_Init+0x1f6>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a45      	ldr	r2, [pc, #276]	@ (8001444 <HAL_GPIO_Init+0x300>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d101      	bne.n	8001336 <HAL_GPIO_Init+0x1f2>
 8001332:	2304      	movs	r3, #4
 8001334:	e008      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001336:	2307      	movs	r3, #7
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x204>
 800133a:	2303      	movs	r3, #3
 800133c:	e004      	b.n	8001348 <HAL_GPIO_Init+0x204>
 800133e:	2302      	movs	r3, #2
 8001340:	e002      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001342:	2301      	movs	r3, #1
 8001344:	e000      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001346:	2300      	movs	r3, #0
 8001348:	69fa      	ldr	r2, [r7, #28]
 800134a:	f002 0203 	and.w	r2, r2, #3
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	4093      	lsls	r3, r2
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001358:	4935      	ldr	r1, [pc, #212]	@ (8001430 <HAL_GPIO_Init+0x2ec>)
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	089b      	lsrs	r3, r3, #2
 800135e:	3302      	adds	r3, #2
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001366:	4b38      	ldr	r3, [pc, #224]	@ (8001448 <HAL_GPIO_Init+0x304>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	43db      	mvns	r3, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4013      	ands	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800138a:	4a2f      	ldr	r2, [pc, #188]	@ (8001448 <HAL_GPIO_Init+0x304>)
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001390:	4b2d      	ldr	r3, [pc, #180]	@ (8001448 <HAL_GPIO_Init+0x304>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013b4:	4a24      	ldr	r2, [pc, #144]	@ (8001448 <HAL_GPIO_Init+0x304>)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013ba:	4b23      	ldr	r3, [pc, #140]	@ (8001448 <HAL_GPIO_Init+0x304>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013de:	4a1a      	ldr	r2, [pc, #104]	@ (8001448 <HAL_GPIO_Init+0x304>)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013e4:	4b18      	ldr	r3, [pc, #96]	@ (8001448 <HAL_GPIO_Init+0x304>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001408:	4a0f      	ldr	r2, [pc, #60]	@ (8001448 <HAL_GPIO_Init+0x304>)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3301      	adds	r3, #1
 8001412:	61fb      	str	r3, [r7, #28]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	2b0f      	cmp	r3, #15
 8001418:	f67f aea2 	bls.w	8001160 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3724      	adds	r7, #36	@ 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40023800 	.word	0x40023800
 8001430:	40013800 	.word	0x40013800
 8001434:	40020000 	.word	0x40020000
 8001438:	40020400 	.word	0x40020400
 800143c:	40020800 	.word	0x40020800
 8001440:	40020c00 	.word	0x40020c00
 8001444:	40021000 	.word	0x40021000
 8001448:	40013c00 	.word	0x40013c00

0800144c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	807b      	strh	r3, [r7, #2]
 8001458:	4613      	mov	r3, r2
 800145a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800145c:	787b      	ldrb	r3, [r7, #1]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d003      	beq.n	800146a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001462:	887a      	ldrh	r2, [r7, #2]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001468:	e003      	b.n	8001472 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800146a:	887b      	ldrh	r3, [r7, #2]
 800146c:	041a      	lsls	r2, r3, #16
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	619a      	str	r2, [r3, #24]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
	...

08001480 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e267      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	2b00      	cmp	r3, #0
 800149c:	d075      	beq.n	800158a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800149e:	4b88      	ldr	r3, [pc, #544]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 030c 	and.w	r3, r3, #12
 80014a6:	2b04      	cmp	r3, #4
 80014a8:	d00c      	beq.n	80014c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014aa:	4b85      	ldr	r3, [pc, #532]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80014b2:	2b08      	cmp	r3, #8
 80014b4:	d112      	bne.n	80014dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014b6:	4b82      	ldr	r3, [pc, #520]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80014c2:	d10b      	bne.n	80014dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014c4:	4b7e      	ldr	r3, [pc, #504]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d05b      	beq.n	8001588 <HAL_RCC_OscConfig+0x108>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d157      	bne.n	8001588 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e242      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014e4:	d106      	bne.n	80014f4 <HAL_RCC_OscConfig+0x74>
 80014e6:	4b76      	ldr	r3, [pc, #472]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a75      	ldr	r2, [pc, #468]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80014ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014f0:	6013      	str	r3, [r2, #0]
 80014f2:	e01d      	b.n	8001530 <HAL_RCC_OscConfig+0xb0>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014fc:	d10c      	bne.n	8001518 <HAL_RCC_OscConfig+0x98>
 80014fe:	4b70      	ldr	r3, [pc, #448]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a6f      	ldr	r2, [pc, #444]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	4b6d      	ldr	r3, [pc, #436]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a6c      	ldr	r2, [pc, #432]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001514:	6013      	str	r3, [r2, #0]
 8001516:	e00b      	b.n	8001530 <HAL_RCC_OscConfig+0xb0>
 8001518:	4b69      	ldr	r3, [pc, #420]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a68      	ldr	r2, [pc, #416]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 800151e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	4b66      	ldr	r3, [pc, #408]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a65      	ldr	r2, [pc, #404]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 800152a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800152e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d013      	beq.n	8001560 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001538:	f7ff fc84 	bl	8000e44 <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153e:	e008      	b.n	8001552 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001540:	f7ff fc80 	bl	8000e44 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b64      	cmp	r3, #100	@ 0x64
 800154c:	d901      	bls.n	8001552 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e207      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001552:	4b5b      	ldr	r3, [pc, #364]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f0      	beq.n	8001540 <HAL_RCC_OscConfig+0xc0>
 800155e:	e014      	b.n	800158a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001560:	f7ff fc70 	bl	8000e44 <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001568:	f7ff fc6c 	bl	8000e44 <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b64      	cmp	r3, #100	@ 0x64
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e1f3      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157a:	4b51      	ldr	r3, [pc, #324]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1f0      	bne.n	8001568 <HAL_RCC_OscConfig+0xe8>
 8001586:	e000      	b.n	800158a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0302 	and.w	r3, r3, #2
 8001592:	2b00      	cmp	r3, #0
 8001594:	d063      	beq.n	800165e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001596:	4b4a      	ldr	r3, [pc, #296]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 030c 	and.w	r3, r3, #12
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00b      	beq.n	80015ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015a2:	4b47      	ldr	r3, [pc, #284]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80015aa:	2b08      	cmp	r3, #8
 80015ac:	d11c      	bne.n	80015e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015ae:	4b44      	ldr	r3, [pc, #272]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d116      	bne.n	80015e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ba:	4b41      	ldr	r3, [pc, #260]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d005      	beq.n	80015d2 <HAL_RCC_OscConfig+0x152>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d001      	beq.n	80015d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e1c7      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d2:	4b3b      	ldr	r3, [pc, #236]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	4937      	ldr	r1, [pc, #220]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015e6:	e03a      	b.n	800165e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d020      	beq.n	8001632 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f0:	4b34      	ldr	r3, [pc, #208]	@ (80016c4 <HAL_RCC_OscConfig+0x244>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f6:	f7ff fc25 	bl	8000e44 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015fe:	f7ff fc21 	bl	8000e44 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e1a8      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001610:	4b2b      	ldr	r3, [pc, #172]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0f0      	beq.n	80015fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800161c:	4b28      	ldr	r3, [pc, #160]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	691b      	ldr	r3, [r3, #16]
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	4925      	ldr	r1, [pc, #148]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 800162c:	4313      	orrs	r3, r2
 800162e:	600b      	str	r3, [r1, #0]
 8001630:	e015      	b.n	800165e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001632:	4b24      	ldr	r3, [pc, #144]	@ (80016c4 <HAL_RCC_OscConfig+0x244>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001638:	f7ff fc04 	bl	8000e44 <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001640:	f7ff fc00 	bl	8000e44 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e187      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001652:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1f0      	bne.n	8001640 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0308 	and.w	r3, r3, #8
 8001666:	2b00      	cmp	r3, #0
 8001668:	d036      	beq.n	80016d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d016      	beq.n	80016a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001672:	4b15      	ldr	r3, [pc, #84]	@ (80016c8 <HAL_RCC_OscConfig+0x248>)
 8001674:	2201      	movs	r2, #1
 8001676:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001678:	f7ff fbe4 	bl	8000e44 <HAL_GetTick>
 800167c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001680:	f7ff fbe0 	bl	8000e44 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b02      	cmp	r3, #2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e167      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001692:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <HAL_RCC_OscConfig+0x240>)
 8001694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0f0      	beq.n	8001680 <HAL_RCC_OscConfig+0x200>
 800169e:	e01b      	b.n	80016d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016a0:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <HAL_RCC_OscConfig+0x248>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a6:	f7ff fbcd 	bl	8000e44 <HAL_GetTick>
 80016aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ac:	e00e      	b.n	80016cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ae:	f7ff fbc9 	bl	8000e44 <HAL_GetTick>
 80016b2:	4602      	mov	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d907      	bls.n	80016cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e150      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
 80016c0:	40023800 	.word	0x40023800
 80016c4:	42470000 	.word	0x42470000
 80016c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016cc:	4b88      	ldr	r3, [pc, #544]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 80016ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1ea      	bne.n	80016ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 8097 	beq.w	8001814 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ea:	4b81      	ldr	r3, [pc, #516]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10f      	bne.n	8001716 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	4b7d      	ldr	r3, [pc, #500]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fe:	4a7c      	ldr	r2, [pc, #496]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001700:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001704:	6413      	str	r3, [r2, #64]	@ 0x40
 8001706:	4b7a      	ldr	r3, [pc, #488]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001712:	2301      	movs	r3, #1
 8001714:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001716:	4b77      	ldr	r3, [pc, #476]	@ (80018f4 <HAL_RCC_OscConfig+0x474>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800171e:	2b00      	cmp	r3, #0
 8001720:	d118      	bne.n	8001754 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001722:	4b74      	ldr	r3, [pc, #464]	@ (80018f4 <HAL_RCC_OscConfig+0x474>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a73      	ldr	r2, [pc, #460]	@ (80018f4 <HAL_RCC_OscConfig+0x474>)
 8001728:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800172c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800172e:	f7ff fb89 	bl	8000e44 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001734:	e008      	b.n	8001748 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001736:	f7ff fb85 	bl	8000e44 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	2b02      	cmp	r3, #2
 8001742:	d901      	bls.n	8001748 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e10c      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001748:	4b6a      	ldr	r3, [pc, #424]	@ (80018f4 <HAL_RCC_OscConfig+0x474>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0f0      	beq.n	8001736 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d106      	bne.n	800176a <HAL_RCC_OscConfig+0x2ea>
 800175c:	4b64      	ldr	r3, [pc, #400]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 800175e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001760:	4a63      	ldr	r2, [pc, #396]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	6713      	str	r3, [r2, #112]	@ 0x70
 8001768:	e01c      	b.n	80017a4 <HAL_RCC_OscConfig+0x324>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	2b05      	cmp	r3, #5
 8001770:	d10c      	bne.n	800178c <HAL_RCC_OscConfig+0x30c>
 8001772:	4b5f      	ldr	r3, [pc, #380]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001776:	4a5e      	ldr	r2, [pc, #376]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001778:	f043 0304 	orr.w	r3, r3, #4
 800177c:	6713      	str	r3, [r2, #112]	@ 0x70
 800177e:	4b5c      	ldr	r3, [pc, #368]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001782:	4a5b      	ldr	r2, [pc, #364]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6713      	str	r3, [r2, #112]	@ 0x70
 800178a:	e00b      	b.n	80017a4 <HAL_RCC_OscConfig+0x324>
 800178c:	4b58      	ldr	r3, [pc, #352]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 800178e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001790:	4a57      	ldr	r2, [pc, #348]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001792:	f023 0301 	bic.w	r3, r3, #1
 8001796:	6713      	str	r3, [r2, #112]	@ 0x70
 8001798:	4b55      	ldr	r3, [pc, #340]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 800179a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800179c:	4a54      	ldr	r2, [pc, #336]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 800179e:	f023 0304 	bic.w	r3, r3, #4
 80017a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	689b      	ldr	r3, [r3, #8]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d015      	beq.n	80017d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ac:	f7ff fb4a 	bl	8000e44 <HAL_GetTick>
 80017b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017b2:	e00a      	b.n	80017ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017b4:	f7ff fb46 	bl	8000e44 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e0cb      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ca:	4b49      	ldr	r3, [pc, #292]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 80017cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d0ee      	beq.n	80017b4 <HAL_RCC_OscConfig+0x334>
 80017d6:	e014      	b.n	8001802 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d8:	f7ff fb34 	bl	8000e44 <HAL_GetTick>
 80017dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017de:	e00a      	b.n	80017f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017e0:	f7ff fb30 	bl	8000e44 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e0b5      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f6:	4b3e      	ldr	r3, [pc, #248]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 80017f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017fa:	f003 0302 	and.w	r3, r3, #2
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1ee      	bne.n	80017e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001802:	7dfb      	ldrb	r3, [r7, #23]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d105      	bne.n	8001814 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001808:	4b39      	ldr	r3, [pc, #228]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 800180a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180c:	4a38      	ldr	r2, [pc, #224]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 800180e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001812:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	2b00      	cmp	r3, #0
 800181a:	f000 80a1 	beq.w	8001960 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800181e:	4b34      	ldr	r3, [pc, #208]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b08      	cmp	r3, #8
 8001828:	d05c      	beq.n	80018e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	2b02      	cmp	r3, #2
 8001830:	d141      	bne.n	80018b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001832:	4b31      	ldr	r3, [pc, #196]	@ (80018f8 <HAL_RCC_OscConfig+0x478>)
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001838:	f7ff fb04 	bl	8000e44 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800183e:	e008      	b.n	8001852 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001840:	f7ff fb00 	bl	8000e44 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b02      	cmp	r3, #2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e087      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001852:	4b27      	ldr	r3, [pc, #156]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1f0      	bne.n	8001840 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69da      	ldr	r2, [r3, #28]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a1b      	ldr	r3, [r3, #32]
 8001866:	431a      	orrs	r2, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186c:	019b      	lsls	r3, r3, #6
 800186e:	431a      	orrs	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001874:	085b      	lsrs	r3, r3, #1
 8001876:	3b01      	subs	r3, #1
 8001878:	041b      	lsls	r3, r3, #16
 800187a:	431a      	orrs	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001880:	061b      	lsls	r3, r3, #24
 8001882:	491b      	ldr	r1, [pc, #108]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 8001884:	4313      	orrs	r3, r2
 8001886:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001888:	4b1b      	ldr	r3, [pc, #108]	@ (80018f8 <HAL_RCC_OscConfig+0x478>)
 800188a:	2201      	movs	r2, #1
 800188c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188e:	f7ff fad9 	bl	8000e44 <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001894:	e008      	b.n	80018a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001896:	f7ff fad5 	bl	8000e44 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e05c      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0f0      	beq.n	8001896 <HAL_RCC_OscConfig+0x416>
 80018b4:	e054      	b.n	8001960 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018b6:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <HAL_RCC_OscConfig+0x478>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018bc:	f7ff fac2 	bl	8000e44 <HAL_GetTick>
 80018c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018c4:	f7ff fabe 	bl	8000e44 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e045      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <HAL_RCC_OscConfig+0x470>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1f0      	bne.n	80018c4 <HAL_RCC_OscConfig+0x444>
 80018e2:	e03d      	b.n	8001960 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d107      	bne.n	80018fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e038      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40007000 	.word	0x40007000
 80018f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80018fc:	4b1b      	ldr	r3, [pc, #108]	@ (800196c <HAL_RCC_OscConfig+0x4ec>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	2b01      	cmp	r3, #1
 8001908:	d028      	beq.n	800195c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001914:	429a      	cmp	r2, r3
 8001916:	d121      	bne.n	800195c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001922:	429a      	cmp	r2, r3
 8001924:	d11a      	bne.n	800195c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001926:	68fa      	ldr	r2, [r7, #12]
 8001928:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800192c:	4013      	ands	r3, r2
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001932:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001934:	4293      	cmp	r3, r2
 8001936:	d111      	bne.n	800195c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001942:	085b      	lsrs	r3, r3, #1
 8001944:	3b01      	subs	r3, #1
 8001946:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001948:	429a      	cmp	r2, r3
 800194a:	d107      	bne.n	800195c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001956:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001958:	429a      	cmp	r2, r3
 800195a:	d001      	beq.n	8001960 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e000      	b.n	8001962 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40023800 	.word	0x40023800

08001970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d101      	bne.n	8001984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e0cc      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001984:	4b68      	ldr	r3, [pc, #416]	@ (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	d90c      	bls.n	80019ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001992:	4b65      	ldr	r3, [pc, #404]	@ (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800199a:	4b63      	ldr	r3, [pc, #396]	@ (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d001      	beq.n	80019ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e0b8      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d020      	beq.n	80019fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019c4:	4b59      	ldr	r3, [pc, #356]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	4a58      	ldr	r2, [pc, #352]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80019ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0308 	and.w	r3, r3, #8
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d005      	beq.n	80019e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019dc:	4b53      	ldr	r3, [pc, #332]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	4a52      	ldr	r2, [pc, #328]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019e8:	4b50      	ldr	r3, [pc, #320]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	494d      	ldr	r1, [pc, #308]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	4313      	orrs	r3, r2
 80019f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d044      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d107      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a0e:	4b47      	ldr	r3, [pc, #284]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d119      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e07f      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d003      	beq.n	8001a2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a2a:	2b03      	cmp	r3, #3
 8001a2c:	d107      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d109      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e06f      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e067      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a4e:	4b37      	ldr	r3, [pc, #220]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f023 0203 	bic.w	r2, r3, #3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	4934      	ldr	r1, [pc, #208]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a60:	f7ff f9f0 	bl	8000e44 <HAL_GetTick>
 8001a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a66:	e00a      	b.n	8001a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a68:	f7ff f9ec 	bl	8000e44 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e04f      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 020c 	and.w	r2, r3, #12
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d1eb      	bne.n	8001a68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a90:	4b25      	ldr	r3, [pc, #148]	@ (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d20c      	bcs.n	8001ab8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9e:	4b22      	ldr	r3, [pc, #136]	@ (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aa6:	4b20      	ldr	r3, [pc, #128]	@ (8001b28 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d001      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e032      	b.n	8001b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0304 	and.w	r3, r3, #4
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d008      	beq.n	8001ad6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac4:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	4916      	ldr	r1, [pc, #88]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d009      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ae2:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	490e      	ldr	r1, [pc, #56]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001af6:	f000 f821 	bl	8001b3c <HAL_RCC_GetSysClockFreq>
 8001afa:	4602      	mov	r2, r0
 8001afc:	4b0b      	ldr	r3, [pc, #44]	@ (8001b2c <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	490a      	ldr	r1, [pc, #40]	@ (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001b08:	5ccb      	ldrb	r3, [r1, r3]
 8001b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0e:	4a09      	ldr	r2, [pc, #36]	@ (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b12:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c8>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff f84a 	bl	8000bb0 <HAL_InitTick>

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40023c00 	.word	0x40023c00
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	08005ee8 	.word	0x08005ee8
 8001b34:	20000000 	.word	0x20000000
 8001b38:	20000004 	.word	0x20000004

08001b3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b40:	b094      	sub	sp, #80	@ 0x50
 8001b42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001b50:	2300      	movs	r3, #0
 8001b52:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b54:	4b79      	ldr	r3, [pc, #484]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 030c 	and.w	r3, r3, #12
 8001b5c:	2b08      	cmp	r3, #8
 8001b5e:	d00d      	beq.n	8001b7c <HAL_RCC_GetSysClockFreq+0x40>
 8001b60:	2b08      	cmp	r3, #8
 8001b62:	f200 80e1 	bhi.w	8001d28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d002      	beq.n	8001b70 <HAL_RCC_GetSysClockFreq+0x34>
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d003      	beq.n	8001b76 <HAL_RCC_GetSysClockFreq+0x3a>
 8001b6e:	e0db      	b.n	8001d28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b70:	4b73      	ldr	r3, [pc, #460]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b74:	e0db      	b.n	8001d2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b76:	4b73      	ldr	r3, [pc, #460]	@ (8001d44 <HAL_RCC_GetSysClockFreq+0x208>)
 8001b78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b7a:	e0d8      	b.n	8001d2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b7c:	4b6f      	ldr	r3, [pc, #444]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b84:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b86:	4b6d      	ldr	r3, [pc, #436]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d063      	beq.n	8001c5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b92:	4b6a      	ldr	r3, [pc, #424]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	099b      	lsrs	r3, r3, #6
 8001b98:	2200      	movs	r2, #0
 8001b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001b9c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8001baa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001bae:	4622      	mov	r2, r4
 8001bb0:	462b      	mov	r3, r5
 8001bb2:	f04f 0000 	mov.w	r0, #0
 8001bb6:	f04f 0100 	mov.w	r1, #0
 8001bba:	0159      	lsls	r1, r3, #5
 8001bbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bc0:	0150      	lsls	r0, r2, #5
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	4621      	mov	r1, r4
 8001bc8:	1a51      	subs	r1, r2, r1
 8001bca:	6139      	str	r1, [r7, #16]
 8001bcc:	4629      	mov	r1, r5
 8001bce:	eb63 0301 	sbc.w	r3, r3, r1
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	f04f 0300 	mov.w	r3, #0
 8001bdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001be0:	4659      	mov	r1, fp
 8001be2:	018b      	lsls	r3, r1, #6
 8001be4:	4651      	mov	r1, sl
 8001be6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bea:	4651      	mov	r1, sl
 8001bec:	018a      	lsls	r2, r1, #6
 8001bee:	4651      	mov	r1, sl
 8001bf0:	ebb2 0801 	subs.w	r8, r2, r1
 8001bf4:	4659      	mov	r1, fp
 8001bf6:	eb63 0901 	sbc.w	r9, r3, r1
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	f04f 0300 	mov.w	r3, #0
 8001c02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c0e:	4690      	mov	r8, r2
 8001c10:	4699      	mov	r9, r3
 8001c12:	4623      	mov	r3, r4
 8001c14:	eb18 0303 	adds.w	r3, r8, r3
 8001c18:	60bb      	str	r3, [r7, #8]
 8001c1a:	462b      	mov	r3, r5
 8001c1c:	eb49 0303 	adc.w	r3, r9, r3
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001c2e:	4629      	mov	r1, r5
 8001c30:	024b      	lsls	r3, r1, #9
 8001c32:	4621      	mov	r1, r4
 8001c34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c38:	4621      	mov	r1, r4
 8001c3a:	024a      	lsls	r2, r1, #9
 8001c3c:	4610      	mov	r0, r2
 8001c3e:	4619      	mov	r1, r3
 8001c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c42:	2200      	movs	r2, #0
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c4c:	f7fe fb20 	bl	8000290 <__aeabi_uldivmod>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4613      	mov	r3, r2
 8001c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001c58:	e058      	b.n	8001d0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c5a:	4b38      	ldr	r3, [pc, #224]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	099b      	lsrs	r3, r3, #6
 8001c60:	2200      	movs	r2, #0
 8001c62:	4618      	mov	r0, r3
 8001c64:	4611      	mov	r1, r2
 8001c66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001c6a:	623b      	str	r3, [r7, #32]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c74:	4642      	mov	r2, r8
 8001c76:	464b      	mov	r3, r9
 8001c78:	f04f 0000 	mov.w	r0, #0
 8001c7c:	f04f 0100 	mov.w	r1, #0
 8001c80:	0159      	lsls	r1, r3, #5
 8001c82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c86:	0150      	lsls	r0, r2, #5
 8001c88:	4602      	mov	r2, r0
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	4641      	mov	r1, r8
 8001c8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c92:	4649      	mov	r1, r9
 8001c94:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	f04f 0300 	mov.w	r3, #0
 8001ca0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ca4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ca8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001cac:	ebb2 040a 	subs.w	r4, r2, sl
 8001cb0:	eb63 050b 	sbc.w	r5, r3, fp
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	f04f 0300 	mov.w	r3, #0
 8001cbc:	00eb      	lsls	r3, r5, #3
 8001cbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cc2:	00e2      	lsls	r2, r4, #3
 8001cc4:	4614      	mov	r4, r2
 8001cc6:	461d      	mov	r5, r3
 8001cc8:	4643      	mov	r3, r8
 8001cca:	18e3      	adds	r3, r4, r3
 8001ccc:	603b      	str	r3, [r7, #0]
 8001cce:	464b      	mov	r3, r9
 8001cd0:	eb45 0303 	adc.w	r3, r5, r3
 8001cd4:	607b      	str	r3, [r7, #4]
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ce2:	4629      	mov	r1, r5
 8001ce4:	028b      	lsls	r3, r1, #10
 8001ce6:	4621      	mov	r1, r4
 8001ce8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001cec:	4621      	mov	r1, r4
 8001cee:	028a      	lsls	r2, r1, #10
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
 8001cfa:	61fa      	str	r2, [r7, #28]
 8001cfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d00:	f7fe fac6 	bl	8000290 <__aeabi_uldivmod>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4613      	mov	r3, r2
 8001d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d3c <HAL_RCC_GetSysClockFreq+0x200>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	0c1b      	lsrs	r3, r3, #16
 8001d12:	f003 0303 	and.w	r3, r3, #3
 8001d16:	3301      	adds	r3, #1
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001d1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d26:	e002      	b.n	8001d2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d28:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3750      	adds	r7, #80	@ 0x50
 8001d34:	46bd      	mov	sp, r7
 8001d36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	00f42400 	.word	0x00f42400
 8001d44:	007a1200 	.word	0x007a1200

08001d48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000000 	.word	0x20000000

08001d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d64:	f7ff fff0 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	0a9b      	lsrs	r3, r3, #10
 8001d70:	f003 0307 	and.w	r3, r3, #7
 8001d74:	4903      	ldr	r1, [pc, #12]	@ (8001d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d76:	5ccb      	ldrb	r3, [r1, r3]
 8001d78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40023800 	.word	0x40023800
 8001d84:	08005ef8 	.word	0x08005ef8

08001d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d8c:	f7ff ffdc 	bl	8001d48 <HAL_RCC_GetHCLKFreq>
 8001d90:	4602      	mov	r2, r0
 8001d92:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	0b5b      	lsrs	r3, r3, #13
 8001d98:	f003 0307 	and.w	r3, r3, #7
 8001d9c:	4903      	ldr	r1, [pc, #12]	@ (8001dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d9e:	5ccb      	ldrb	r3, [r1, r3]
 8001da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40023800 	.word	0x40023800
 8001dac:	08005ef8 	.word	0x08005ef8

08001db0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	220f      	movs	r2, #15
 8001dbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001dc0:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 0203 	and.w	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001de4:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <HAL_RCC_GetClockConfig+0x5c>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	08db      	lsrs	r3, r3, #3
 8001dea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001df2:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <HAL_RCC_GetClockConfig+0x60>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0207 	and.w	r2, r3, #7
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	601a      	str	r2, [r3, #0]
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40023c00 	.word	0x40023c00

08001e14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e041      	b.n	8001eaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d106      	bne.n	8001e40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 f839 	bl	8001eb2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2202      	movs	r2, #2
 8001e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3304      	adds	r3, #4
 8001e50:	4619      	mov	r1, r3
 8001e52:	4610      	mov	r0, r2
 8001e54:	f000 f9b2 	bl	80021bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
	...

08001ec8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d001      	beq.n	8001ee0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e044      	b.n	8001f6a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 0201 	orr.w	r2, r2, #1
 8001ef6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a1e      	ldr	r2, [pc, #120]	@ (8001f78 <HAL_TIM_Base_Start_IT+0xb0>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d018      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0x6c>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f0a:	d013      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0x6c>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1a      	ldr	r2, [pc, #104]	@ (8001f7c <HAL_TIM_Base_Start_IT+0xb4>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d00e      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0x6c>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a19      	ldr	r2, [pc, #100]	@ (8001f80 <HAL_TIM_Base_Start_IT+0xb8>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d009      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0x6c>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a17      	ldr	r2, [pc, #92]	@ (8001f84 <HAL_TIM_Base_Start_IT+0xbc>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d004      	beq.n	8001f34 <HAL_TIM_Base_Start_IT+0x6c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a16      	ldr	r2, [pc, #88]	@ (8001f88 <HAL_TIM_Base_Start_IT+0xc0>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d111      	bne.n	8001f58 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2b06      	cmp	r3, #6
 8001f44:	d010      	beq.n	8001f68 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f042 0201 	orr.w	r2, r2, #1
 8001f54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f56:	e007      	b.n	8001f68 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f042 0201 	orr.w	r2, r2, #1
 8001f66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40010000 	.word	0x40010000
 8001f7c:	40000400 	.word	0x40000400
 8001f80:	40000800 	.word	0x40000800
 8001f84:	40000c00 	.word	0x40000c00
 8001f88:	40014000 	.word	0x40014000

08001f8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d020      	beq.n	8001ff0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d01b      	beq.n	8001ff0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0202 	mvn.w	r2, #2
 8001fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	f003 0303 	and.w	r3, r3, #3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f8d2 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 8001fdc:	e005      	b.n	8001fea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f8c4 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 f8d5 	bl	8002194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d020      	beq.n	800203c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f003 0304 	and.w	r3, r3, #4
 8002000:	2b00      	cmp	r3, #0
 8002002:	d01b      	beq.n	800203c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f06f 0204 	mvn.w	r2, #4
 800200c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2202      	movs	r2, #2
 8002012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800201e:	2b00      	cmp	r3, #0
 8002020:	d003      	beq.n	800202a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 f8ac 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 8002028:	e005      	b.n	8002036 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f89e 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	f000 f8af 	bl	8002194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b00      	cmp	r3, #0
 8002044:	d020      	beq.n	8002088 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f003 0308 	and.w	r3, r3, #8
 800204c:	2b00      	cmp	r3, #0
 800204e:	d01b      	beq.n	8002088 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0208 	mvn.w	r2, #8
 8002058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2204      	movs	r2, #4
 800205e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	69db      	ldr	r3, [r3, #28]
 8002066:	f003 0303 	and.w	r3, r3, #3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d003      	beq.n	8002076 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f886 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 8002074:	e005      	b.n	8002082 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f878 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f000 f889 	bl	8002194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	2b00      	cmp	r3, #0
 8002090:	d020      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f003 0310 	and.w	r3, r3, #16
 8002098:	2b00      	cmp	r3, #0
 800209a:	d01b      	beq.n	80020d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f06f 0210 	mvn.w	r2, #16
 80020a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2208      	movs	r2, #8
 80020aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f860 	bl	8002180 <HAL_TIM_IC_CaptureCallback>
 80020c0:	e005      	b.n	80020ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f852 	bl	800216c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f863 	bl	8002194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00c      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d007      	beq.n	80020f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0201 	mvn.w	r2, #1
 80020f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7fe fcc8 	bl	8000a88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00c      	beq.n	800211c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002108:	2b00      	cmp	r3, #0
 800210a:	d007      	beq.n	800211c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f8e0 	bl	80022dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00c      	beq.n	8002140 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800212c:	2b00      	cmp	r3, #0
 800212e:	d007      	beq.n	8002140 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 f834 	bl	80021a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	f003 0320 	and.w	r3, r3, #32
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00c      	beq.n	8002164 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f003 0320 	and.w	r3, r3, #32
 8002150:	2b00      	cmp	r3, #0
 8002152:	d007      	beq.n	8002164 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f06f 0220 	mvn.w	r2, #32
 800215c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f8b2 	bl	80022c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002164:	bf00      	nop
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021b0:	bf00      	nop
 80021b2:	370c      	adds	r7, #12
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a37      	ldr	r2, [pc, #220]	@ (80022ac <TIM_Base_SetConfig+0xf0>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d00f      	beq.n	80021f4 <TIM_Base_SetConfig+0x38>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021da:	d00b      	beq.n	80021f4 <TIM_Base_SetConfig+0x38>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a34      	ldr	r2, [pc, #208]	@ (80022b0 <TIM_Base_SetConfig+0xf4>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d007      	beq.n	80021f4 <TIM_Base_SetConfig+0x38>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a33      	ldr	r2, [pc, #204]	@ (80022b4 <TIM_Base_SetConfig+0xf8>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d003      	beq.n	80021f4 <TIM_Base_SetConfig+0x38>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a32      	ldr	r2, [pc, #200]	@ (80022b8 <TIM_Base_SetConfig+0xfc>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d108      	bne.n	8002206 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	4313      	orrs	r3, r2
 8002204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a28      	ldr	r2, [pc, #160]	@ (80022ac <TIM_Base_SetConfig+0xf0>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d01b      	beq.n	8002246 <TIM_Base_SetConfig+0x8a>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002214:	d017      	beq.n	8002246 <TIM_Base_SetConfig+0x8a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a25      	ldr	r2, [pc, #148]	@ (80022b0 <TIM_Base_SetConfig+0xf4>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d013      	beq.n	8002246 <TIM_Base_SetConfig+0x8a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a24      	ldr	r2, [pc, #144]	@ (80022b4 <TIM_Base_SetConfig+0xf8>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d00f      	beq.n	8002246 <TIM_Base_SetConfig+0x8a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a23      	ldr	r2, [pc, #140]	@ (80022b8 <TIM_Base_SetConfig+0xfc>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d00b      	beq.n	8002246 <TIM_Base_SetConfig+0x8a>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a22      	ldr	r2, [pc, #136]	@ (80022bc <TIM_Base_SetConfig+0x100>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d007      	beq.n	8002246 <TIM_Base_SetConfig+0x8a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a21      	ldr	r2, [pc, #132]	@ (80022c0 <TIM_Base_SetConfig+0x104>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d003      	beq.n	8002246 <TIM_Base_SetConfig+0x8a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a20      	ldr	r2, [pc, #128]	@ (80022c4 <TIM_Base_SetConfig+0x108>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d108      	bne.n	8002258 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800224c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	4313      	orrs	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	4313      	orrs	r3, r2
 8002264:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a0c      	ldr	r2, [pc, #48]	@ (80022ac <TIM_Base_SetConfig+0xf0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d103      	bne.n	8002286 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	691a      	ldr	r2, [r3, #16]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f043 0204 	orr.w	r2, r3, #4
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2201      	movs	r2, #1
 8002296:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	601a      	str	r2, [r3, #0]
}
 800229e:	bf00      	nop
 80022a0:	3714      	adds	r7, #20
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	40010000 	.word	0x40010000
 80022b0:	40000400 	.word	0x40000400
 80022b4:	40000800 	.word	0x40000800
 80022b8:	40000c00 	.word	0x40000c00
 80022bc:	40014000 	.word	0x40014000
 80022c0:	40014400 	.word	0x40014400
 80022c4:	40014800 	.word	0x40014800

080022c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e042      	b.n	8002388 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d106      	bne.n	800231c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f7fe fbfa 	bl	8000b10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2224      	movs	r2, #36	@ 0x24
 8002320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002332:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 fddd 	bl	8002ef4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	691a      	ldr	r2, [r3, #16]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002348:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	695a      	ldr	r2, [r3, #20]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002358:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	68da      	ldr	r2, [r3, #12]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002368:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2220      	movs	r2, #32
 8002374:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2220      	movs	r2, #32
 800237c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b08a      	sub	sp, #40	@ 0x28
 8002394:	af02      	add	r7, sp, #8
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	603b      	str	r3, [r7, #0]
 800239c:	4613      	mov	r3, r2
 800239e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b20      	cmp	r3, #32
 80023ae:	d175      	bne.n	800249c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <HAL_UART_Transmit+0x2c>
 80023b6:	88fb      	ldrh	r3, [r7, #6]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e06e      	b.n	800249e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2221      	movs	r2, #33	@ 0x21
 80023ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023ce:	f7fe fd39 	bl	8000e44 <HAL_GetTick>
 80023d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	88fa      	ldrh	r2, [r7, #6]
 80023d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	88fa      	ldrh	r2, [r7, #6]
 80023de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023e8:	d108      	bne.n	80023fc <HAL_UART_Transmit+0x6c>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d104      	bne.n	80023fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	61bb      	str	r3, [r7, #24]
 80023fa:	e003      	b.n	8002404 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002400:	2300      	movs	r3, #0
 8002402:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002404:	e02e      	b.n	8002464 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2200      	movs	r2, #0
 800240e:	2180      	movs	r1, #128	@ 0x80
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f000 fb41 	bl	8002a98 <UART_WaitOnFlagUntilTimeout>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2220      	movs	r2, #32
 8002420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e03a      	b.n	800249e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10b      	bne.n	8002446 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800243c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	3302      	adds	r3, #2
 8002442:	61bb      	str	r3, [r7, #24]
 8002444:	e007      	b.n	8002456 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002446:	69fb      	ldr	r3, [r7, #28]
 8002448:	781a      	ldrb	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	3301      	adds	r3, #1
 8002454:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800245a:	b29b      	uxth	r3, r3
 800245c:	3b01      	subs	r3, #1
 800245e:	b29a      	uxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002468:	b29b      	uxth	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1cb      	bne.n	8002406 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	2200      	movs	r2, #0
 8002476:	2140      	movs	r1, #64	@ 0x40
 8002478:	68f8      	ldr	r0, [r7, #12]
 800247a:	f000 fb0d 	bl	8002a98 <UART_WaitOnFlagUntilTimeout>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d005      	beq.n	8002490 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2220      	movs	r2, #32
 8002488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e006      	b.n	800249e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2220      	movs	r2, #32
 8002494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002498:	2300      	movs	r3, #0
 800249a:	e000      	b.n	800249e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800249c:	2302      	movs	r3, #2
  }
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3720      	adds	r7, #32
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b084      	sub	sp, #16
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	60f8      	str	r0, [r7, #12]
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	4613      	mov	r3, r2
 80024b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	2b20      	cmp	r3, #32
 80024be:	d112      	bne.n	80024e6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d002      	beq.n	80024cc <HAL_UART_Receive_IT+0x26>
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e00b      	b.n	80024e8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80024d6:	88fb      	ldrh	r3, [r7, #6]
 80024d8:	461a      	mov	r2, r3
 80024da:	68b9      	ldr	r1, [r7, #8]
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 fb34 	bl	8002b4a <UART_Start_Receive_IT>
 80024e2:	4603      	mov	r3, r0
 80024e4:	e000      	b.n	80024e8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80024e6:	2302      	movs	r3, #2
  }
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b0ba      	sub	sp, #232	@ 0xe8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002516:	2300      	movs	r3, #0
 8002518:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800251c:	2300      	movs	r3, #0
 800251e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800252e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10f      	bne.n	8002556 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800253a:	f003 0320 	and.w	r3, r3, #32
 800253e:	2b00      	cmp	r3, #0
 8002540:	d009      	beq.n	8002556 <HAL_UART_IRQHandler+0x66>
 8002542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002546:	f003 0320 	and.w	r3, r3, #32
 800254a:	2b00      	cmp	r3, #0
 800254c:	d003      	beq.n	8002556 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 fc11 	bl	8002d76 <UART_Receive_IT>
      return;
 8002554:	e273      	b.n	8002a3e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002556:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 80de 	beq.w	800271c <HAL_UART_IRQHandler+0x22c>
 8002560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b00      	cmp	r3, #0
 800256a:	d106      	bne.n	800257a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800256c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002570:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002574:	2b00      	cmp	r3, #0
 8002576:	f000 80d1 	beq.w	800271c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800257a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00b      	beq.n	800259e <HAL_UART_IRQHandler+0xae>
 8002586:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800258a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800258e:	2b00      	cmp	r3, #0
 8002590:	d005      	beq.n	800259e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002596:	f043 0201 	orr.w	r2, r3, #1
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800259e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00b      	beq.n	80025c2 <HAL_UART_IRQHandler+0xd2>
 80025aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d005      	beq.n	80025c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ba:	f043 0202 	orr.w	r2, r3, #2
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00b      	beq.n	80025e6 <HAL_UART_IRQHandler+0xf6>
 80025ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d005      	beq.n	80025e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025de:	f043 0204 	orr.w	r2, r3, #4
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80025e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025ea:	f003 0308 	and.w	r3, r3, #8
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d011      	beq.n	8002616 <HAL_UART_IRQHandler+0x126>
 80025f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025f6:	f003 0320 	and.w	r3, r3, #32
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d105      	bne.n	800260a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b00      	cmp	r3, #0
 8002608:	d005      	beq.n	8002616 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260e:	f043 0208 	orr.w	r2, r3, #8
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 820a 	beq.w	8002a34 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002624:	f003 0320 	and.w	r3, r3, #32
 8002628:	2b00      	cmp	r3, #0
 800262a:	d008      	beq.n	800263e <HAL_UART_IRQHandler+0x14e>
 800262c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b00      	cmp	r3, #0
 8002636:	d002      	beq.n	800263e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 fb9c 	bl	8002d76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002648:	2b40      	cmp	r3, #64	@ 0x40
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265a:	f003 0308 	and.w	r3, r3, #8
 800265e:	2b00      	cmp	r3, #0
 8002660:	d103      	bne.n	800266a <HAL_UART_IRQHandler+0x17a>
 8002662:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d04f      	beq.n	800270a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 faa7 	bl	8002bbe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800267a:	2b40      	cmp	r3, #64	@ 0x40
 800267c:	d141      	bne.n	8002702 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	3314      	adds	r3, #20
 8002684:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002688:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800268c:	e853 3f00 	ldrex	r3, [r3]
 8002690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002694:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002698:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800269c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	3314      	adds	r3, #20
 80026a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80026aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80026ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80026b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80026ba:	e841 2300 	strex	r3, r2, [r1]
 80026be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80026c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1d9      	bne.n	800267e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d013      	beq.n	80026fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d6:	4a8a      	ldr	r2, [pc, #552]	@ (8002900 <HAL_UART_IRQHandler+0x410>)
 80026d8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fd0e 	bl	8001100 <HAL_DMA_Abort_IT>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d016      	beq.n	8002718 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026f4:	4610      	mov	r0, r2
 80026f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f8:	e00e      	b.n	8002718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f9b6 	bl	8002a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002700:	e00a      	b.n	8002718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f000 f9b2 	bl	8002a6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002708:	e006      	b.n	8002718 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f9ae 	bl	8002a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002716:	e18d      	b.n	8002a34 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002718:	bf00      	nop
    return;
 800271a:	e18b      	b.n	8002a34 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002720:	2b01      	cmp	r3, #1
 8002722:	f040 8167 	bne.w	80029f4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800272a:	f003 0310 	and.w	r3, r3, #16
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 8160 	beq.w	80029f4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002738:	f003 0310 	and.w	r3, r3, #16
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 8159 	beq.w	80029f4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	60bb      	str	r3, [r7, #8]
 8002756:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002762:	2b40      	cmp	r3, #64	@ 0x40
 8002764:	f040 80ce 	bne.w	8002904 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002774:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 80a9 	beq.w	80028d0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002782:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002786:	429a      	cmp	r2, r3
 8002788:	f080 80a2 	bcs.w	80028d0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002792:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800279e:	f000 8088 	beq.w	80028b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	330c      	adds	r3, #12
 80027a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80027b0:	e853 3f00 	ldrex	r3, [r3]
 80027b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80027b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80027bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	330c      	adds	r3, #12
 80027ca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80027ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80027da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80027de:	e841 2300 	strex	r3, r2, [r1]
 80027e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80027e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1d9      	bne.n	80027a2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	3314      	adds	r3, #20
 80027f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027f8:	e853 3f00 	ldrex	r3, [r3]
 80027fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80027fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002800:	f023 0301 	bic.w	r3, r3, #1
 8002804:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	3314      	adds	r3, #20
 800280e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002812:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002816:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002818:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800281a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800281e:	e841 2300 	strex	r3, r2, [r1]
 8002822:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002824:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1e1      	bne.n	80027ee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	3314      	adds	r3, #20
 8002830:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002832:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002834:	e853 3f00 	ldrex	r3, [r3]
 8002838:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800283a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800283c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002840:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	3314      	adds	r3, #20
 800284a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800284e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002850:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002852:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002854:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002856:	e841 2300 	strex	r3, r2, [r1]
 800285a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800285c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1e3      	bne.n	800282a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2220      	movs	r2, #32
 8002866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	330c      	adds	r3, #12
 8002876:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002878:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800287a:	e853 3f00 	ldrex	r3, [r3]
 800287e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002880:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002882:	f023 0310 	bic.w	r3, r3, #16
 8002886:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	330c      	adds	r3, #12
 8002890:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002894:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002896:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002898:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800289a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800289c:	e841 2300 	strex	r3, r2, [r1]
 80028a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80028a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1e3      	bne.n	8002870 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7fe fbb7 	bl	8001020 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2202      	movs	r2, #2
 80028b6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	4619      	mov	r1, r3
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f000 f8d9 	bl	8002a80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80028ce:	e0b3      	b.n	8002a38 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80028d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80028d8:	429a      	cmp	r2, r3
 80028da:	f040 80ad 	bne.w	8002a38 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e2:	69db      	ldr	r3, [r3, #28]
 80028e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028e8:	f040 80a6 	bne.w	8002a38 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2202      	movs	r2, #2
 80028f0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80028f6:	4619      	mov	r1, r3
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 f8c1 	bl	8002a80 <HAL_UARTEx_RxEventCallback>
      return;
 80028fe:	e09b      	b.n	8002a38 <HAL_UART_IRQHandler+0x548>
 8002900:	08002c85 	.word	0x08002c85
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800290c:	b29b      	uxth	r3, r3
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002918:	b29b      	uxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 808e 	beq.w	8002a3c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002920:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 8089 	beq.w	8002a3c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	330c      	adds	r3, #12
 8002930:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002934:	e853 3f00 	ldrex	r3, [r3]
 8002938:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800293a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800293c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002940:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	330c      	adds	r3, #12
 800294a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800294e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002950:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002952:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002954:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002956:	e841 2300 	strex	r3, r2, [r1]
 800295a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800295c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1e3      	bne.n	800292a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	3314      	adds	r3, #20
 8002968:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296c:	e853 3f00 	ldrex	r3, [r3]
 8002970:	623b      	str	r3, [r7, #32]
   return(result);
 8002972:	6a3b      	ldr	r3, [r7, #32]
 8002974:	f023 0301 	bic.w	r3, r3, #1
 8002978:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	3314      	adds	r3, #20
 8002982:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002986:	633a      	str	r2, [r7, #48]	@ 0x30
 8002988:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800298a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800298c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800298e:	e841 2300 	strex	r3, r2, [r1]
 8002992:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1e3      	bne.n	8002962 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2220      	movs	r2, #32
 800299e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	330c      	adds	r3, #12
 80029ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	e853 3f00 	ldrex	r3, [r3]
 80029b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f023 0310 	bic.w	r3, r3, #16
 80029be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	330c      	adds	r3, #12
 80029c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80029cc:	61fa      	str	r2, [r7, #28]
 80029ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d0:	69b9      	ldr	r1, [r7, #24]
 80029d2:	69fa      	ldr	r2, [r7, #28]
 80029d4:	e841 2300 	strex	r3, r2, [r1]
 80029d8:	617b      	str	r3, [r7, #20]
   return(result);
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1e3      	bne.n	80029a8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2202      	movs	r2, #2
 80029e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80029e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80029ea:	4619      	mov	r1, r3
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f847 	bl	8002a80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029f2:	e023      	b.n	8002a3c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d009      	beq.n	8002a14 <HAL_UART_IRQHandler+0x524>
 8002a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d003      	beq.n	8002a14 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 f94a 	bl	8002ca6 <UART_Transmit_IT>
    return;
 8002a12:	e014      	b.n	8002a3e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00e      	beq.n	8002a3e <HAL_UART_IRQHandler+0x54e>
 8002a20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d008      	beq.n	8002a3e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f000 f98a 	bl	8002d46 <UART_EndTransmit_IT>
    return;
 8002a32:	e004      	b.n	8002a3e <HAL_UART_IRQHandler+0x54e>
    return;
 8002a34:	bf00      	nop
 8002a36:	e002      	b.n	8002a3e <HAL_UART_IRQHandler+0x54e>
      return;
 8002a38:	bf00      	nop
 8002a3a:	e000      	b.n	8002a3e <HAL_UART_IRQHandler+0x54e>
      return;
 8002a3c:	bf00      	nop
  }
}
 8002a3e:	37e8      	adds	r7, #232	@ 0xe8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	460b      	mov	r3, r1
 8002a8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aa8:	e03b      	b.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab0:	d037      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab2:	f7fe f9c7 	bl	8000e44 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	6a3a      	ldr	r2, [r7, #32]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d302      	bcc.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ac2:	6a3b      	ldr	r3, [r7, #32]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e03a      	b.n	8002b42 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d023      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2b80      	cmp	r3, #128	@ 0x80
 8002ade:	d020      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	2b40      	cmp	r3, #64	@ 0x40
 8002ae4:	d01d      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0308 	and.w	r3, r3, #8
 8002af0:	2b08      	cmp	r3, #8
 8002af2:	d116      	bne.n	8002b22 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002af4:	2300      	movs	r3, #0
 8002af6:	617b      	str	r3, [r7, #20]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 f857 	bl	8002bbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2208      	movs	r2, #8
 8002b14:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e00f      	b.n	8002b42 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	bf0c      	ite	eq
 8002b32:	2301      	moveq	r3, #1
 8002b34:	2300      	movne	r3, #0
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	461a      	mov	r2, r3
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d0b4      	beq.n	8002aaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b085      	sub	sp, #20
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	60f8      	str	r0, [r7, #12]
 8002b52:	60b9      	str	r1, [r7, #8]
 8002b54:	4613      	mov	r3, r2
 8002b56:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	88fa      	ldrh	r2, [r7, #6]
 8002b62:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	88fa      	ldrh	r2, [r7, #6]
 8002b68:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2222      	movs	r2, #34	@ 0x22
 8002b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	691b      	ldr	r3, [r3, #16]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d007      	beq.n	8002b90 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b8e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 0201 	orr.w	r2, r2, #1
 8002b9e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 0220 	orr.w	r2, r2, #32
 8002bae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3714      	adds	r7, #20
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b095      	sub	sp, #84	@ 0x54
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	330c      	adds	r3, #12
 8002bcc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd0:	e853 3f00 	ldrex	r3, [r3]
 8002bd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	330c      	adds	r3, #12
 8002be4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002be6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bee:	e841 2300 	strex	r3, r2, [r1]
 8002bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1e5      	bne.n	8002bc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	3314      	adds	r3, #20
 8002c00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c02:	6a3b      	ldr	r3, [r7, #32]
 8002c04:	e853 3f00 	ldrex	r3, [r3]
 8002c08:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	f023 0301 	bic.w	r3, r3, #1
 8002c10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	3314      	adds	r3, #20
 8002c18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c22:	e841 2300 	strex	r3, r2, [r1]
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d1e5      	bne.n	8002bfa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d119      	bne.n	8002c6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	330c      	adds	r3, #12
 8002c3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	e853 3f00 	ldrex	r3, [r3]
 8002c44:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	f023 0310 	bic.w	r3, r3, #16
 8002c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	330c      	adds	r3, #12
 8002c54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c56:	61ba      	str	r2, [r7, #24]
 8002c58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5a:	6979      	ldr	r1, [r7, #20]
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	e841 2300 	strex	r3, r2, [r1]
 8002c62:	613b      	str	r3, [r7, #16]
   return(result);
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1e5      	bne.n	8002c36 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2220      	movs	r2, #32
 8002c6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c78:	bf00      	nop
 8002c7a:	3754      	adds	r7, #84	@ 0x54
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f7ff fee7 	bl	8002a6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c9e:	bf00      	nop
 8002ca0:	3710      	adds	r7, #16
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b085      	sub	sp, #20
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b21      	cmp	r3, #33	@ 0x21
 8002cb8:	d13e      	bne.n	8002d38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cc2:	d114      	bne.n	8002cee <UART_Transmit_IT+0x48>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d110      	bne.n	8002cee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ce0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	1c9a      	adds	r2, r3, #2
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	621a      	str	r2, [r3, #32]
 8002cec:	e008      	b.n	8002d00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	1c59      	adds	r1, r3, #1
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6211      	str	r1, [r2, #32]
 8002cf8:	781a      	ldrb	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10f      	bne.n	8002d34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d34:	2300      	movs	r3, #0
 8002d36:	e000      	b.n	8002d3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002d38:	2302      	movs	r3, #2
  }
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b082      	sub	sp, #8
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68da      	ldr	r2, [r3, #12]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d5c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2220      	movs	r2, #32
 8002d62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7ff fe6c 	bl	8002a44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b08c      	sub	sp, #48	@ 0x30
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002d82:	2300      	movs	r3, #0
 8002d84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b22      	cmp	r3, #34	@ 0x22
 8002d90:	f040 80aa 	bne.w	8002ee8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d9c:	d115      	bne.n	8002dca <UART_Receive_IT+0x54>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d111      	bne.n	8002dca <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dbc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc2:	1c9a      	adds	r2, r3, #2
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dc8:	e024      	b.n	8002e14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dd8:	d007      	beq.n	8002dea <UART_Receive_IT+0x74>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10a      	bne.n	8002df8 <UART_Receive_IT+0x82>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d106      	bne.n	8002df8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	b2da      	uxtb	r2, r3
 8002df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df4:	701a      	strb	r2, [r3, #0]
 8002df6:	e008      	b.n	8002e0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	4619      	mov	r1, r3
 8002e22:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d15d      	bne.n	8002ee4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f022 0220 	bic.w	r2, r2, #32
 8002e36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68da      	ldr	r2, [r3, #12]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695a      	ldr	r2, [r3, #20]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0201 	bic.w	r2, r2, #1
 8002e56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d135      	bne.n	8002eda <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	330c      	adds	r3, #12
 8002e7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	e853 3f00 	ldrex	r3, [r3]
 8002e82:	613b      	str	r3, [r7, #16]
   return(result);
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f023 0310 	bic.w	r3, r3, #16
 8002e8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	330c      	adds	r3, #12
 8002e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e94:	623a      	str	r2, [r7, #32]
 8002e96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e98:	69f9      	ldr	r1, [r7, #28]
 8002e9a:	6a3a      	ldr	r2, [r7, #32]
 8002e9c:	e841 2300 	strex	r3, r2, [r1]
 8002ea0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1e5      	bne.n	8002e74 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	2b10      	cmp	r3, #16
 8002eb4:	d10a      	bne.n	8002ecc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	60fb      	str	r3, [r7, #12]
 8002eca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7ff fdd4 	bl	8002a80 <HAL_UARTEx_RxEventCallback>
 8002ed8:	e002      	b.n	8002ee0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f7ff fdbc 	bl	8002a58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e002      	b.n	8002eea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	e000      	b.n	8002eea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002ee8:	2302      	movs	r3, #2
  }
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3730      	adds	r7, #48	@ 0x30
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ef8:	b0c0      	sub	sp, #256	@ 0x100
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f10:	68d9      	ldr	r1, [r3, #12]
 8002f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	ea40 0301 	orr.w	r3, r0, r1
 8002f1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	431a      	orrs	r2, r3
 8002f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f4c:	f021 010c 	bic.w	r1, r1, #12
 8002f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002f5a:	430b      	orrs	r3, r1
 8002f5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6e:	6999      	ldr	r1, [r3, #24]
 8002f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f74:	681a      	ldr	r2, [r3, #0]
 8002f76:	ea40 0301 	orr.w	r3, r0, r1
 8002f7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	4b8f      	ldr	r3, [pc, #572]	@ (80031c0 <UART_SetConfig+0x2cc>)
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d005      	beq.n	8002f94 <UART_SetConfig+0xa0>
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	4b8d      	ldr	r3, [pc, #564]	@ (80031c4 <UART_SetConfig+0x2d0>)
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d104      	bne.n	8002f9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f94:	f7fe fef8 	bl	8001d88 <HAL_RCC_GetPCLK2Freq>
 8002f98:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002f9c:	e003      	b.n	8002fa6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f9e:	f7fe fedf 	bl	8001d60 <HAL_RCC_GetPCLK1Freq>
 8002fa2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002faa:	69db      	ldr	r3, [r3, #28]
 8002fac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fb0:	f040 810c 	bne.w	80031cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002fb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002fbe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002fc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002fc6:	4622      	mov	r2, r4
 8002fc8:	462b      	mov	r3, r5
 8002fca:	1891      	adds	r1, r2, r2
 8002fcc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002fce:	415b      	adcs	r3, r3
 8002fd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002fd6:	4621      	mov	r1, r4
 8002fd8:	eb12 0801 	adds.w	r8, r2, r1
 8002fdc:	4629      	mov	r1, r5
 8002fde:	eb43 0901 	adc.w	r9, r3, r1
 8002fe2:	f04f 0200 	mov.w	r2, #0
 8002fe6:	f04f 0300 	mov.w	r3, #0
 8002fea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ff2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ff6:	4690      	mov	r8, r2
 8002ff8:	4699      	mov	r9, r3
 8002ffa:	4623      	mov	r3, r4
 8002ffc:	eb18 0303 	adds.w	r3, r8, r3
 8003000:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003004:	462b      	mov	r3, r5
 8003006:	eb49 0303 	adc.w	r3, r9, r3
 800300a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800300e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800301a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800301e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003022:	460b      	mov	r3, r1
 8003024:	18db      	adds	r3, r3, r3
 8003026:	653b      	str	r3, [r7, #80]	@ 0x50
 8003028:	4613      	mov	r3, r2
 800302a:	eb42 0303 	adc.w	r3, r2, r3
 800302e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003030:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003034:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003038:	f7fd f92a 	bl	8000290 <__aeabi_uldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4b61      	ldr	r3, [pc, #388]	@ (80031c8 <UART_SetConfig+0x2d4>)
 8003042:	fba3 2302 	umull	r2, r3, r3, r2
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	011c      	lsls	r4, r3, #4
 800304a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800304e:	2200      	movs	r2, #0
 8003050:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003054:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003058:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800305c:	4642      	mov	r2, r8
 800305e:	464b      	mov	r3, r9
 8003060:	1891      	adds	r1, r2, r2
 8003062:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003064:	415b      	adcs	r3, r3
 8003066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003068:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800306c:	4641      	mov	r1, r8
 800306e:	eb12 0a01 	adds.w	sl, r2, r1
 8003072:	4649      	mov	r1, r9
 8003074:	eb43 0b01 	adc.w	fp, r3, r1
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003084:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003088:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800308c:	4692      	mov	sl, r2
 800308e:	469b      	mov	fp, r3
 8003090:	4643      	mov	r3, r8
 8003092:	eb1a 0303 	adds.w	r3, sl, r3
 8003096:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800309a:	464b      	mov	r3, r9
 800309c:	eb4b 0303 	adc.w	r3, fp, r3
 80030a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80030b8:	460b      	mov	r3, r1
 80030ba:	18db      	adds	r3, r3, r3
 80030bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80030be:	4613      	mov	r3, r2
 80030c0:	eb42 0303 	adc.w	r3, r2, r3
 80030c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80030c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80030ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80030ce:	f7fd f8df 	bl	8000290 <__aeabi_uldivmod>
 80030d2:	4602      	mov	r2, r0
 80030d4:	460b      	mov	r3, r1
 80030d6:	4611      	mov	r1, r2
 80030d8:	4b3b      	ldr	r3, [pc, #236]	@ (80031c8 <UART_SetConfig+0x2d4>)
 80030da:	fba3 2301 	umull	r2, r3, r3, r1
 80030de:	095b      	lsrs	r3, r3, #5
 80030e0:	2264      	movs	r2, #100	@ 0x64
 80030e2:	fb02 f303 	mul.w	r3, r2, r3
 80030e6:	1acb      	subs	r3, r1, r3
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80030ee:	4b36      	ldr	r3, [pc, #216]	@ (80031c8 <UART_SetConfig+0x2d4>)
 80030f0:	fba3 2302 	umull	r2, r3, r3, r2
 80030f4:	095b      	lsrs	r3, r3, #5
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80030fc:	441c      	add	r4, r3
 80030fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003102:	2200      	movs	r2, #0
 8003104:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003108:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800310c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003110:	4642      	mov	r2, r8
 8003112:	464b      	mov	r3, r9
 8003114:	1891      	adds	r1, r2, r2
 8003116:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003118:	415b      	adcs	r3, r3
 800311a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800311c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003120:	4641      	mov	r1, r8
 8003122:	1851      	adds	r1, r2, r1
 8003124:	6339      	str	r1, [r7, #48]	@ 0x30
 8003126:	4649      	mov	r1, r9
 8003128:	414b      	adcs	r3, r1
 800312a:	637b      	str	r3, [r7, #52]	@ 0x34
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	f04f 0300 	mov.w	r3, #0
 8003134:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003138:	4659      	mov	r1, fp
 800313a:	00cb      	lsls	r3, r1, #3
 800313c:	4651      	mov	r1, sl
 800313e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003142:	4651      	mov	r1, sl
 8003144:	00ca      	lsls	r2, r1, #3
 8003146:	4610      	mov	r0, r2
 8003148:	4619      	mov	r1, r3
 800314a:	4603      	mov	r3, r0
 800314c:	4642      	mov	r2, r8
 800314e:	189b      	adds	r3, r3, r2
 8003150:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003154:	464b      	mov	r3, r9
 8003156:	460a      	mov	r2, r1
 8003158:	eb42 0303 	adc.w	r3, r2, r3
 800315c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800316c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003170:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003174:	460b      	mov	r3, r1
 8003176:	18db      	adds	r3, r3, r3
 8003178:	62bb      	str	r3, [r7, #40]	@ 0x28
 800317a:	4613      	mov	r3, r2
 800317c:	eb42 0303 	adc.w	r3, r2, r3
 8003180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003182:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003186:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800318a:	f7fd f881 	bl	8000290 <__aeabi_uldivmod>
 800318e:	4602      	mov	r2, r0
 8003190:	460b      	mov	r3, r1
 8003192:	4b0d      	ldr	r3, [pc, #52]	@ (80031c8 <UART_SetConfig+0x2d4>)
 8003194:	fba3 1302 	umull	r1, r3, r3, r2
 8003198:	095b      	lsrs	r3, r3, #5
 800319a:	2164      	movs	r1, #100	@ 0x64
 800319c:	fb01 f303 	mul.w	r3, r1, r3
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	3332      	adds	r3, #50	@ 0x32
 80031a6:	4a08      	ldr	r2, [pc, #32]	@ (80031c8 <UART_SetConfig+0x2d4>)
 80031a8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ac:	095b      	lsrs	r3, r3, #5
 80031ae:	f003 0207 	and.w	r2, r3, #7
 80031b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4422      	add	r2, r4
 80031ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80031bc:	e106      	b.n	80033cc <UART_SetConfig+0x4d8>
 80031be:	bf00      	nop
 80031c0:	40011000 	.word	0x40011000
 80031c4:	40011400 	.word	0x40011400
 80031c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031d0:	2200      	movs	r2, #0
 80031d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80031d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80031da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80031de:	4642      	mov	r2, r8
 80031e0:	464b      	mov	r3, r9
 80031e2:	1891      	adds	r1, r2, r2
 80031e4:	6239      	str	r1, [r7, #32]
 80031e6:	415b      	adcs	r3, r3
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80031ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031ee:	4641      	mov	r1, r8
 80031f0:	1854      	adds	r4, r2, r1
 80031f2:	4649      	mov	r1, r9
 80031f4:	eb43 0501 	adc.w	r5, r3, r1
 80031f8:	f04f 0200 	mov.w	r2, #0
 80031fc:	f04f 0300 	mov.w	r3, #0
 8003200:	00eb      	lsls	r3, r5, #3
 8003202:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003206:	00e2      	lsls	r2, r4, #3
 8003208:	4614      	mov	r4, r2
 800320a:	461d      	mov	r5, r3
 800320c:	4643      	mov	r3, r8
 800320e:	18e3      	adds	r3, r4, r3
 8003210:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003214:	464b      	mov	r3, r9
 8003216:	eb45 0303 	adc.w	r3, r5, r3
 800321a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800321e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800322a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800323a:	4629      	mov	r1, r5
 800323c:	008b      	lsls	r3, r1, #2
 800323e:	4621      	mov	r1, r4
 8003240:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003244:	4621      	mov	r1, r4
 8003246:	008a      	lsls	r2, r1, #2
 8003248:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800324c:	f7fd f820 	bl	8000290 <__aeabi_uldivmod>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4b60      	ldr	r3, [pc, #384]	@ (80033d8 <UART_SetConfig+0x4e4>)
 8003256:	fba3 2302 	umull	r2, r3, r3, r2
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	011c      	lsls	r4, r3, #4
 800325e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003262:	2200      	movs	r2, #0
 8003264:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003268:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800326c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003270:	4642      	mov	r2, r8
 8003272:	464b      	mov	r3, r9
 8003274:	1891      	adds	r1, r2, r2
 8003276:	61b9      	str	r1, [r7, #24]
 8003278:	415b      	adcs	r3, r3
 800327a:	61fb      	str	r3, [r7, #28]
 800327c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003280:	4641      	mov	r1, r8
 8003282:	1851      	adds	r1, r2, r1
 8003284:	6139      	str	r1, [r7, #16]
 8003286:	4649      	mov	r1, r9
 8003288:	414b      	adcs	r3, r1
 800328a:	617b      	str	r3, [r7, #20]
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	f04f 0300 	mov.w	r3, #0
 8003294:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003298:	4659      	mov	r1, fp
 800329a:	00cb      	lsls	r3, r1, #3
 800329c:	4651      	mov	r1, sl
 800329e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032a2:	4651      	mov	r1, sl
 80032a4:	00ca      	lsls	r2, r1, #3
 80032a6:	4610      	mov	r0, r2
 80032a8:	4619      	mov	r1, r3
 80032aa:	4603      	mov	r3, r0
 80032ac:	4642      	mov	r2, r8
 80032ae:	189b      	adds	r3, r3, r2
 80032b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032b4:	464b      	mov	r3, r9
 80032b6:	460a      	mov	r2, r1
 80032b8:	eb42 0303 	adc.w	r3, r2, r3
 80032bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80032ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80032d8:	4649      	mov	r1, r9
 80032da:	008b      	lsls	r3, r1, #2
 80032dc:	4641      	mov	r1, r8
 80032de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032e2:	4641      	mov	r1, r8
 80032e4:	008a      	lsls	r2, r1, #2
 80032e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80032ea:	f7fc ffd1 	bl	8000290 <__aeabi_uldivmod>
 80032ee:	4602      	mov	r2, r0
 80032f0:	460b      	mov	r3, r1
 80032f2:	4611      	mov	r1, r2
 80032f4:	4b38      	ldr	r3, [pc, #224]	@ (80033d8 <UART_SetConfig+0x4e4>)
 80032f6:	fba3 2301 	umull	r2, r3, r3, r1
 80032fa:	095b      	lsrs	r3, r3, #5
 80032fc:	2264      	movs	r2, #100	@ 0x64
 80032fe:	fb02 f303 	mul.w	r3, r2, r3
 8003302:	1acb      	subs	r3, r1, r3
 8003304:	011b      	lsls	r3, r3, #4
 8003306:	3332      	adds	r3, #50	@ 0x32
 8003308:	4a33      	ldr	r2, [pc, #204]	@ (80033d8 <UART_SetConfig+0x4e4>)
 800330a:	fba2 2303 	umull	r2, r3, r2, r3
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003314:	441c      	add	r4, r3
 8003316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800331a:	2200      	movs	r2, #0
 800331c:	673b      	str	r3, [r7, #112]	@ 0x70
 800331e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003320:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003324:	4642      	mov	r2, r8
 8003326:	464b      	mov	r3, r9
 8003328:	1891      	adds	r1, r2, r2
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	415b      	adcs	r3, r3
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003334:	4641      	mov	r1, r8
 8003336:	1851      	adds	r1, r2, r1
 8003338:	6039      	str	r1, [r7, #0]
 800333a:	4649      	mov	r1, r9
 800333c:	414b      	adcs	r3, r1
 800333e:	607b      	str	r3, [r7, #4]
 8003340:	f04f 0200 	mov.w	r2, #0
 8003344:	f04f 0300 	mov.w	r3, #0
 8003348:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800334c:	4659      	mov	r1, fp
 800334e:	00cb      	lsls	r3, r1, #3
 8003350:	4651      	mov	r1, sl
 8003352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003356:	4651      	mov	r1, sl
 8003358:	00ca      	lsls	r2, r1, #3
 800335a:	4610      	mov	r0, r2
 800335c:	4619      	mov	r1, r3
 800335e:	4603      	mov	r3, r0
 8003360:	4642      	mov	r2, r8
 8003362:	189b      	adds	r3, r3, r2
 8003364:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003366:	464b      	mov	r3, r9
 8003368:	460a      	mov	r2, r1
 800336a:	eb42 0303 	adc.w	r3, r2, r3
 800336e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	663b      	str	r3, [r7, #96]	@ 0x60
 800337a:	667a      	str	r2, [r7, #100]	@ 0x64
 800337c:	f04f 0200 	mov.w	r2, #0
 8003380:	f04f 0300 	mov.w	r3, #0
 8003384:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003388:	4649      	mov	r1, r9
 800338a:	008b      	lsls	r3, r1, #2
 800338c:	4641      	mov	r1, r8
 800338e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003392:	4641      	mov	r1, r8
 8003394:	008a      	lsls	r2, r1, #2
 8003396:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800339a:	f7fc ff79 	bl	8000290 <__aeabi_uldivmod>
 800339e:	4602      	mov	r2, r0
 80033a0:	460b      	mov	r3, r1
 80033a2:	4b0d      	ldr	r3, [pc, #52]	@ (80033d8 <UART_SetConfig+0x4e4>)
 80033a4:	fba3 1302 	umull	r1, r3, r3, r2
 80033a8:	095b      	lsrs	r3, r3, #5
 80033aa:	2164      	movs	r1, #100	@ 0x64
 80033ac:	fb01 f303 	mul.w	r3, r1, r3
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	3332      	adds	r3, #50	@ 0x32
 80033b6:	4a08      	ldr	r2, [pc, #32]	@ (80033d8 <UART_SetConfig+0x4e4>)
 80033b8:	fba2 2303 	umull	r2, r3, r2, r3
 80033bc:	095b      	lsrs	r3, r3, #5
 80033be:	f003 020f 	and.w	r2, r3, #15
 80033c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4422      	add	r2, r4
 80033ca:	609a      	str	r2, [r3, #8]
}
 80033cc:	bf00      	nop
 80033ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80033d2:	46bd      	mov	sp, r7
 80033d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033d8:	51eb851f 	.word	0x51eb851f

080033dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f103 0208 	add.w	r2, r3, #8
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f04f 32ff 	mov.w	r2, #4294967295
 80033f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f103 0208 	add.w	r2, r3, #8
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f103 0208 	add.w	r2, r3, #8
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003436:	b480      	push	{r7}
 8003438:	b085      	sub	sp, #20
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	689a      	ldr	r2, [r3, #8]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	1c5a      	adds	r2, r3, #1
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	601a      	str	r2, [r3, #0]
}
 8003472:	bf00      	nop
 8003474:	3714      	adds	r7, #20
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr

0800347e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800347e:	b480      	push	{r7}
 8003480:	b085      	sub	sp, #20
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
 8003486:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003494:	d103      	bne.n	800349e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	e00c      	b.n	80034b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	3308      	adds	r3, #8
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	e002      	b.n	80034ac <vListInsert+0x2e>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d2f6      	bcs.n	80034a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	601a      	str	r2, [r3, #0]
}
 80034e4:	bf00      	nop
 80034e6:	3714      	adds	r7, #20
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6892      	ldr	r2, [r2, #8]
 8003506:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6852      	ldr	r2, [r2, #4]
 8003510:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	429a      	cmp	r2, r3
 800351a:	d103      	bne.n	8003524 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	1e5a      	subs	r2, r3, #1
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
}
 8003538:	4618      	mov	r0, r3
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d10b      	bne.n	8003570 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800355c:	f383 8811 	msr	BASEPRI, r3
 8003560:	f3bf 8f6f 	isb	sy
 8003564:	f3bf 8f4f 	dsb	sy
 8003568:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800356a:	bf00      	nop
 800356c:	bf00      	nop
 800356e:	e7fd      	b.n	800356c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003570:	f001 fbe2 	bl	8004d38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800357c:	68f9      	ldr	r1, [r7, #12]
 800357e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003580:	fb01 f303 	mul.w	r3, r1, r3
 8003584:	441a      	add	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035a0:	3b01      	subs	r3, #1
 80035a2:	68f9      	ldr	r1, [r7, #12]
 80035a4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80035a6:	fb01 f303 	mul.w	r3, r1, r3
 80035aa:	441a      	add	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	22ff      	movs	r2, #255	@ 0xff
 80035b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	22ff      	movs	r2, #255	@ 0xff
 80035bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d114      	bne.n	80035f0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d01a      	beq.n	8003604 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	3310      	adds	r3, #16
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 ffae 	bl	8004534 <xTaskRemoveFromEventList>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d012      	beq.n	8003604 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80035de:	4b0d      	ldr	r3, [pc, #52]	@ (8003614 <xQueueGenericReset+0xd0>)
 80035e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	f3bf 8f6f 	isb	sy
 80035ee:	e009      	b.n	8003604 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	3310      	adds	r3, #16
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff fef1 	bl	80033dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	3324      	adds	r3, #36	@ 0x24
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff feec 	bl	80033dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003604:	f001 fbca 	bl	8004d9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003608:	2301      	movs	r3, #1
}
 800360a:	4618      	mov	r0, r3
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	e000ed04 	.word	0xe000ed04

08003618 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08a      	sub	sp, #40	@ 0x28
 800361c:	af02      	add	r7, sp, #8
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	4613      	mov	r3, r2
 8003624:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d10b      	bne.n	8003644 <xQueueGenericCreate+0x2c>
	__asm volatile
 800362c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003630:	f383 8811 	msr	BASEPRI, r3
 8003634:	f3bf 8f6f 	isb	sy
 8003638:	f3bf 8f4f 	dsb	sy
 800363c:	613b      	str	r3, [r7, #16]
}
 800363e:	bf00      	nop
 8003640:	bf00      	nop
 8003642:	e7fd      	b.n	8003640 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	fb02 f303 	mul.w	r3, r2, r3
 800364c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3348      	adds	r3, #72	@ 0x48
 8003652:	4618      	mov	r0, r3
 8003654:	f001 fc50 	bl	8004ef8 <pvPortMalloc>
 8003658:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d011      	beq.n	8003684 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	3348      	adds	r3, #72	@ 0x48
 8003668:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003672:	79fa      	ldrb	r2, [r7, #7]
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	4613      	mov	r3, r2
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	68b9      	ldr	r1, [r7, #8]
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f805 	bl	800368e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003684:	69bb      	ldr	r3, [r7, #24]
	}
 8003686:	4618      	mov	r0, r3
 8003688:	3720      	adds	r7, #32
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b084      	sub	sp, #16
 8003692:	af00      	add	r7, sp, #0
 8003694:	60f8      	str	r0, [r7, #12]
 8003696:	60b9      	str	r1, [r7, #8]
 8003698:	607a      	str	r2, [r7, #4]
 800369a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d103      	bne.n	80036aa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	e002      	b.n	80036b0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80036bc:	2101      	movs	r1, #1
 80036be:	69b8      	ldr	r0, [r7, #24]
 80036c0:	f7ff ff40 	bl	8003544 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80036c4:	bf00      	nop
 80036c6:	3710      	adds	r7, #16
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08e      	sub	sp, #56	@ 0x38
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
 80036d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80036da:	2300      	movs	r3, #0
 80036dc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80036e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d10b      	bne.n	8003700 <xQueueGenericSend+0x34>
	__asm volatile
 80036e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80036fa:	bf00      	nop
 80036fc:	bf00      	nop
 80036fe:	e7fd      	b.n	80036fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d103      	bne.n	800370e <xQueueGenericSend+0x42>
 8003706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <xQueueGenericSend+0x46>
 800370e:	2301      	movs	r3, #1
 8003710:	e000      	b.n	8003714 <xQueueGenericSend+0x48>
 8003712:	2300      	movs	r3, #0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10b      	bne.n	8003730 <xQueueGenericSend+0x64>
	__asm volatile
 8003718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800372a:	bf00      	nop
 800372c:	bf00      	nop
 800372e:	e7fd      	b.n	800372c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d103      	bne.n	800373e <xQueueGenericSend+0x72>
 8003736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <xQueueGenericSend+0x76>
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <xQueueGenericSend+0x78>
 8003742:	2300      	movs	r3, #0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10b      	bne.n	8003760 <xQueueGenericSend+0x94>
	__asm volatile
 8003748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800374c:	f383 8811 	msr	BASEPRI, r3
 8003750:	f3bf 8f6f 	isb	sy
 8003754:	f3bf 8f4f 	dsb	sy
 8003758:	623b      	str	r3, [r7, #32]
}
 800375a:	bf00      	nop
 800375c:	bf00      	nop
 800375e:	e7fd      	b.n	800375c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003760:	f001 f8ae 	bl	80048c0 <xTaskGetSchedulerState>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d102      	bne.n	8003770 <xQueueGenericSend+0xa4>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d101      	bne.n	8003774 <xQueueGenericSend+0xa8>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <xQueueGenericSend+0xaa>
 8003774:	2300      	movs	r3, #0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10b      	bne.n	8003792 <xQueueGenericSend+0xc6>
	__asm volatile
 800377a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800377e:	f383 8811 	msr	BASEPRI, r3
 8003782:	f3bf 8f6f 	isb	sy
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	61fb      	str	r3, [r7, #28]
}
 800378c:	bf00      	nop
 800378e:	bf00      	nop
 8003790:	e7fd      	b.n	800378e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003792:	f001 fad1 	bl	8004d38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800379a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800379e:	429a      	cmp	r2, r3
 80037a0:	d302      	bcc.n	80037a8 <xQueueGenericSend+0xdc>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d129      	bne.n	80037fc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037ae:	f000 f971 	bl	8003a94 <prvCopyDataToQueue>
 80037b2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80037b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d010      	beq.n	80037de <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80037bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037be:	3324      	adds	r3, #36	@ 0x24
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 feb7 	bl	8004534 <xTaskRemoveFromEventList>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d013      	beq.n	80037f4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80037cc:	4b3f      	ldr	r3, [pc, #252]	@ (80038cc <xQueueGenericSend+0x200>)
 80037ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	f3bf 8f4f 	dsb	sy
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	e00a      	b.n	80037f4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80037de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d007      	beq.n	80037f4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80037e4:	4b39      	ldr	r3, [pc, #228]	@ (80038cc <xQueueGenericSend+0x200>)
 80037e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	f3bf 8f4f 	dsb	sy
 80037f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80037f4:	f001 fad2 	bl	8004d9c <vPortExitCritical>
				return pdPASS;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e063      	b.n	80038c4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d103      	bne.n	800380a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003802:	f001 facb 	bl	8004d9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003806:	2300      	movs	r3, #0
 8003808:	e05c      	b.n	80038c4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800380a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800380c:	2b00      	cmp	r3, #0
 800380e:	d106      	bne.n	800381e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003810:	f107 0314 	add.w	r3, r7, #20
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fef1 	bl	80045fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800381a:	2301      	movs	r3, #1
 800381c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800381e:	f001 fabd 	bl	8004d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003822:	f000 fc97 	bl	8004154 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003826:	f001 fa87 	bl	8004d38 <vPortEnterCritical>
 800382a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003830:	b25b      	sxtb	r3, r3
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003836:	d103      	bne.n	8003840 <xQueueGenericSend+0x174>
 8003838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003842:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003846:	b25b      	sxtb	r3, r3
 8003848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384c:	d103      	bne.n	8003856 <xQueueGenericSend+0x18a>
 800384e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003856:	f001 faa1 	bl	8004d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800385a:	1d3a      	adds	r2, r7, #4
 800385c:	f107 0314 	add.w	r3, r7, #20
 8003860:	4611      	mov	r1, r2
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fee0 	bl	8004628 <xTaskCheckForTimeOut>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d124      	bne.n	80038b8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800386e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003870:	f000 fa08 	bl	8003c84 <prvIsQueueFull>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d018      	beq.n	80038ac <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800387a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800387c:	3310      	adds	r3, #16
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	4611      	mov	r1, r2
 8003882:	4618      	mov	r0, r3
 8003884:	f000 fe30 	bl	80044e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003888:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800388a:	f000 f993 	bl	8003bb4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800388e:	f000 fc6f 	bl	8004170 <xTaskResumeAll>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	f47f af7c 	bne.w	8003792 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800389a:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <xQueueGenericSend+0x200>)
 800389c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	f3bf 8f6f 	isb	sy
 80038aa:	e772      	b.n	8003792 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80038ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038ae:	f000 f981 	bl	8003bb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80038b2:	f000 fc5d 	bl	8004170 <xTaskResumeAll>
 80038b6:	e76c      	b.n	8003792 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80038b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038ba:	f000 f97b 	bl	8003bb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80038be:	f000 fc57 	bl	8004170 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80038c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3738      	adds	r7, #56	@ 0x38
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	e000ed04 	.word	0xe000ed04

080038d0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08c      	sub	sp, #48	@ 0x30
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80038dc:	2300      	movs	r3, #0
 80038de:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80038e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10b      	bne.n	8003902 <xQueueReceive+0x32>
	__asm volatile
 80038ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ee:	f383 8811 	msr	BASEPRI, r3
 80038f2:	f3bf 8f6f 	isb	sy
 80038f6:	f3bf 8f4f 	dsb	sy
 80038fa:	623b      	str	r3, [r7, #32]
}
 80038fc:	bf00      	nop
 80038fe:	bf00      	nop
 8003900:	e7fd      	b.n	80038fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d103      	bne.n	8003910 <xQueueReceive+0x40>
 8003908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <xQueueReceive+0x44>
 8003910:	2301      	movs	r3, #1
 8003912:	e000      	b.n	8003916 <xQueueReceive+0x46>
 8003914:	2300      	movs	r3, #0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10b      	bne.n	8003932 <xQueueReceive+0x62>
	__asm volatile
 800391a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800391e:	f383 8811 	msr	BASEPRI, r3
 8003922:	f3bf 8f6f 	isb	sy
 8003926:	f3bf 8f4f 	dsb	sy
 800392a:	61fb      	str	r3, [r7, #28]
}
 800392c:	bf00      	nop
 800392e:	bf00      	nop
 8003930:	e7fd      	b.n	800392e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003932:	f000 ffc5 	bl	80048c0 <xTaskGetSchedulerState>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d102      	bne.n	8003942 <xQueueReceive+0x72>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <xQueueReceive+0x76>
 8003942:	2301      	movs	r3, #1
 8003944:	e000      	b.n	8003948 <xQueueReceive+0x78>
 8003946:	2300      	movs	r3, #0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10b      	bne.n	8003964 <xQueueReceive+0x94>
	__asm volatile
 800394c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003950:	f383 8811 	msr	BASEPRI, r3
 8003954:	f3bf 8f6f 	isb	sy
 8003958:	f3bf 8f4f 	dsb	sy
 800395c:	61bb      	str	r3, [r7, #24]
}
 800395e:	bf00      	nop
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003964:	f001 f9e8 	bl	8004d38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800396a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800396c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	2b00      	cmp	r3, #0
 8003972:	d01f      	beq.n	80039b4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003978:	f000 f8f6 	bl	8003b68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800397c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397e:	1e5a      	subs	r2, r3, #1
 8003980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003982:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003986:	691b      	ldr	r3, [r3, #16]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00f      	beq.n	80039ac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800398c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800398e:	3310      	adds	r3, #16
 8003990:	4618      	mov	r0, r3
 8003992:	f000 fdcf 	bl	8004534 <xTaskRemoveFromEventList>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d007      	beq.n	80039ac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800399c:	4b3c      	ldr	r3, [pc, #240]	@ (8003a90 <xQueueReceive+0x1c0>)
 800399e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80039ac:	f001 f9f6 	bl	8004d9c <vPortExitCritical>
				return pdPASS;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e069      	b.n	8003a88 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d103      	bne.n	80039c2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80039ba:	f001 f9ef 	bl	8004d9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80039be:	2300      	movs	r3, #0
 80039c0:	e062      	b.n	8003a88 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80039c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d106      	bne.n	80039d6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80039c8:	f107 0310 	add.w	r3, r7, #16
 80039cc:	4618      	mov	r0, r3
 80039ce:	f000 fe15 	bl	80045fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80039d2:	2301      	movs	r3, #1
 80039d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80039d6:	f001 f9e1 	bl	8004d9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80039da:	f000 fbbb 	bl	8004154 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80039de:	f001 f9ab 	bl	8004d38 <vPortEnterCritical>
 80039e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039e8:	b25b      	sxtb	r3, r3
 80039ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ee:	d103      	bne.n	80039f8 <xQueueReceive+0x128>
 80039f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80039fe:	b25b      	sxtb	r3, r3
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a04:	d103      	bne.n	8003a0e <xQueueReceive+0x13e>
 8003a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a0e:	f001 f9c5 	bl	8004d9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a12:	1d3a      	adds	r2, r7, #4
 8003a14:	f107 0310 	add.w	r3, r7, #16
 8003a18:	4611      	mov	r1, r2
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 fe04 	bl	8004628 <xTaskCheckForTimeOut>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d123      	bne.n	8003a6e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003a26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a28:	f000 f916 	bl	8003c58 <prvIsQueueEmpty>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d017      	beq.n	8003a62 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a34:	3324      	adds	r3, #36	@ 0x24
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	4611      	mov	r1, r2
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 fd54 	bl	80044e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003a40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a42:	f000 f8b7 	bl	8003bb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003a46:	f000 fb93 	bl	8004170 <xTaskResumeAll>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d189      	bne.n	8003964 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003a50:	4b0f      	ldr	r3, [pc, #60]	@ (8003a90 <xQueueReceive+0x1c0>)
 8003a52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	f3bf 8f4f 	dsb	sy
 8003a5c:	f3bf 8f6f 	isb	sy
 8003a60:	e780      	b.n	8003964 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003a62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a64:	f000 f8a6 	bl	8003bb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a68:	f000 fb82 	bl	8004170 <xTaskResumeAll>
 8003a6c:	e77a      	b.n	8003964 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003a6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a70:	f000 f8a0 	bl	8003bb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a74:	f000 fb7c 	bl	8004170 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003a78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a7a:	f000 f8ed 	bl	8003c58 <prvIsQueueEmpty>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f43f af6f 	beq.w	8003964 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003a86:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3730      	adds	r7, #48	@ 0x30
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	e000ed04 	.word	0xe000ed04

08003a94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10d      	bne.n	8003ace <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d14d      	bne.n	8003b56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 ff1c 	bl	80048fc <xTaskPriorityDisinherit>
 8003ac4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	e043      	b.n	8003b56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d119      	bne.n	8003b08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6858      	ldr	r0, [r3, #4]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003adc:	461a      	mov	r2, r3
 8003ade:	68b9      	ldr	r1, [r7, #8]
 8003ae0:	f001 fcac 	bl	800543c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aec:	441a      	add	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d32b      	bcc.n	8003b56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	605a      	str	r2, [r3, #4]
 8003b06:	e026      	b.n	8003b56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	68d8      	ldr	r0, [r3, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b10:	461a      	mov	r2, r3
 8003b12:	68b9      	ldr	r1, [r7, #8]
 8003b14:	f001 fc92 	bl	800543c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	68da      	ldr	r2, [r3, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b20:	425b      	negs	r3, r3
 8003b22:	441a      	add	r2, r3
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	68da      	ldr	r2, [r3, #12]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d207      	bcs.n	8003b44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3c:	425b      	negs	r3, r3
 8003b3e:	441a      	add	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d105      	bne.n	8003b56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	3b01      	subs	r3, #1
 8003b54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1c5a      	adds	r2, r3, #1
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003b5e:	697b      	ldr	r3, [r7, #20]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3718      	adds	r7, #24
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d018      	beq.n	8003bac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b82:	441a      	add	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68da      	ldr	r2, [r3, #12]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d303      	bcc.n	8003b9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68d9      	ldr	r1, [r3, #12]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	6838      	ldr	r0, [r7, #0]
 8003ba8:	f001 fc48 	bl	800543c <memcpy>
	}
}
 8003bac:	bf00      	nop
 8003bae:	3708      	adds	r7, #8
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003bbc:	f001 f8bc 	bl	8004d38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bc6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003bc8:	e011      	b.n	8003bee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d012      	beq.n	8003bf8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3324      	adds	r3, #36	@ 0x24
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f000 fcac 	bl	8004534 <xTaskRemoveFromEventList>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003be2:	f000 fd85 	bl	80046f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003be6:	7bfb      	ldrb	r3, [r7, #15]
 8003be8:	3b01      	subs	r3, #1
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003bee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dce9      	bgt.n	8003bca <prvUnlockQueue+0x16>
 8003bf6:	e000      	b.n	8003bfa <prvUnlockQueue+0x46>
					break;
 8003bf8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	22ff      	movs	r2, #255	@ 0xff
 8003bfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003c02:	f001 f8cb 	bl	8004d9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003c06:	f001 f897 	bl	8004d38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003c12:	e011      	b.n	8003c38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d012      	beq.n	8003c42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3310      	adds	r3, #16
 8003c20:	4618      	mov	r0, r3
 8003c22:	f000 fc87 	bl	8004534 <xTaskRemoveFromEventList>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d001      	beq.n	8003c30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003c2c:	f000 fd60 	bl	80046f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003c30:	7bbb      	ldrb	r3, [r7, #14]
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003c38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	dce9      	bgt.n	8003c14 <prvUnlockQueue+0x60>
 8003c40:	e000      	b.n	8003c44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003c42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	22ff      	movs	r2, #255	@ 0xff
 8003c48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003c4c:	f001 f8a6 	bl	8004d9c <vPortExitCritical>
}
 8003c50:	bf00      	nop
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003c60:	f001 f86a 	bl	8004d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d102      	bne.n	8003c72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	e001      	b.n	8003c76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003c76:	f001 f891 	bl	8004d9c <vPortExitCritical>

	return xReturn;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003c8c:	f001 f854 	bl	8004d38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d102      	bne.n	8003ca2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	60fb      	str	r3, [r7, #12]
 8003ca0:	e001      	b.n	8003ca6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ca6:	f001 f879 	bl	8004d9c <vPortExitCritical>

	return xReturn;
 8003caa:	68fb      	ldr	r3, [r7, #12]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b08e      	sub	sp, #56	@ 0x38
 8003cb8:	af04      	add	r7, sp, #16
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
 8003cc0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d10b      	bne.n	8003ce0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ccc:	f383 8811 	msr	BASEPRI, r3
 8003cd0:	f3bf 8f6f 	isb	sy
 8003cd4:	f3bf 8f4f 	dsb	sy
 8003cd8:	623b      	str	r3, [r7, #32]
}
 8003cda:	bf00      	nop
 8003cdc:	bf00      	nop
 8003cde:	e7fd      	b.n	8003cdc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10b      	bne.n	8003cfe <xTaskCreateStatic+0x4a>
	__asm volatile
 8003ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cea:	f383 8811 	msr	BASEPRI, r3
 8003cee:	f3bf 8f6f 	isb	sy
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	61fb      	str	r3, [r7, #28]
}
 8003cf8:	bf00      	nop
 8003cfa:	bf00      	nop
 8003cfc:	e7fd      	b.n	8003cfa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003cfe:	23a0      	movs	r3, #160	@ 0xa0
 8003d00:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	2ba0      	cmp	r3, #160	@ 0xa0
 8003d06:	d00b      	beq.n	8003d20 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d0c:	f383 8811 	msr	BASEPRI, r3
 8003d10:	f3bf 8f6f 	isb	sy
 8003d14:	f3bf 8f4f 	dsb	sy
 8003d18:	61bb      	str	r3, [r7, #24]
}
 8003d1a:	bf00      	nop
 8003d1c:	bf00      	nop
 8003d1e:	e7fd      	b.n	8003d1c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003d20:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d01e      	beq.n	8003d66 <xTaskCreateStatic+0xb2>
 8003d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d01b      	beq.n	8003d66 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d30:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d36:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003d40:	2300      	movs	r3, #0
 8003d42:	9303      	str	r3, [sp, #12]
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	9302      	str	r3, [sp, #8]
 8003d48:	f107 0314 	add.w	r3, r7, #20
 8003d4c:	9301      	str	r3, [sp, #4]
 8003d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	68b9      	ldr	r1, [r7, #8]
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 f851 	bl	8003e00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003d60:	f000 f8ee 	bl	8003f40 <prvAddNewTaskToReadyList>
 8003d64:	e001      	b.n	8003d6a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003d6a:	697b      	ldr	r3, [r7, #20]
	}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3728      	adds	r7, #40	@ 0x28
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08c      	sub	sp, #48	@ 0x30
 8003d78:	af04      	add	r7, sp, #16
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	4613      	mov	r3, r2
 8003d82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003d84:	88fb      	ldrh	r3, [r7, #6]
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f001 f8b5 	bl	8004ef8 <pvPortMalloc>
 8003d8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00e      	beq.n	8003db4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003d96:	20a0      	movs	r0, #160	@ 0xa0
 8003d98:	f001 f8ae 	bl	8004ef8 <pvPortMalloc>
 8003d9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	631a      	str	r2, [r3, #48]	@ 0x30
 8003daa:	e005      	b.n	8003db8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003dac:	6978      	ldr	r0, [r7, #20]
 8003dae:	f001 f971 	bl	8005094 <vPortFree>
 8003db2:	e001      	b.n	8003db8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d017      	beq.n	8003dee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003dc6:	88fa      	ldrh	r2, [r7, #6]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	9303      	str	r3, [sp, #12]
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	9302      	str	r3, [sp, #8]
 8003dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dd2:	9301      	str	r3, [sp, #4]
 8003dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd6:	9300      	str	r3, [sp, #0]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	68b9      	ldr	r1, [r7, #8]
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f80f 	bl	8003e00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003de2:	69f8      	ldr	r0, [r7, #28]
 8003de4:	f000 f8ac 	bl	8003f40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003de8:	2301      	movs	r3, #1
 8003dea:	61bb      	str	r3, [r7, #24]
 8003dec:	e002      	b.n	8003df4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003dee:	f04f 33ff 	mov.w	r3, #4294967295
 8003df2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003df4:	69bb      	ldr	r3, [r7, #24]
	}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3720      	adds	r7, #32
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b088      	sub	sp, #32
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	4413      	add	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	f023 0307 	bic.w	r3, r3, #7
 8003e26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00b      	beq.n	8003e4a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e36:	f383 8811 	msr	BASEPRI, r3
 8003e3a:	f3bf 8f6f 	isb	sy
 8003e3e:	f3bf 8f4f 	dsb	sy
 8003e42:	617b      	str	r3, [r7, #20]
}
 8003e44:	bf00      	nop
 8003e46:	bf00      	nop
 8003e48:	e7fd      	b.n	8003e46 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d01f      	beq.n	8003e90 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e50:	2300      	movs	r3, #0
 8003e52:	61fb      	str	r3, [r7, #28]
 8003e54:	e012      	b.n	8003e7c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	7819      	ldrb	r1, [r3, #0]
 8003e5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	4413      	add	r3, r2
 8003e64:	3334      	adds	r3, #52	@ 0x34
 8003e66:	460a      	mov	r2, r1
 8003e68:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	4413      	add	r3, r2
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d006      	beq.n	8003e84 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	61fb      	str	r3, [r7, #28]
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	2b0f      	cmp	r3, #15
 8003e80:	d9e9      	bls.n	8003e56 <prvInitialiseNewTask+0x56>
 8003e82:	e000      	b.n	8003e86 <prvInitialiseNewTask+0x86>
			{
				break;
 8003e84:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e8e:	e003      	b.n	8003e98 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9a:	2b06      	cmp	r3, #6
 8003e9c:	d901      	bls.n	8003ea2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003e9e:	2306      	movs	r3, #6
 8003ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003eac:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb6:	3304      	adds	r3, #4
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff faaf 	bl	800341c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec0:	3318      	adds	r3, #24
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7ff faaa 	bl	800341c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ecc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed0:	f1c3 0207 	rsb	r2, r3, #7
 8003ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003edc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef0:	334c      	adds	r3, #76	@ 0x4c
 8003ef2:	224c      	movs	r2, #76	@ 0x4c
 8003ef4:	2100      	movs	r1, #0
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f001 fa0e 	bl	8005318 <memset>
 8003efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003efe:	4a0d      	ldr	r2, [pc, #52]	@ (8003f34 <prvInitialiseNewTask+0x134>)
 8003f00:	651a      	str	r2, [r3, #80]	@ 0x50
 8003f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f04:	4a0c      	ldr	r2, [pc, #48]	@ (8003f38 <prvInitialiseNewTask+0x138>)
 8003f06:	655a      	str	r2, [r3, #84]	@ 0x54
 8003f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f3c <prvInitialiseNewTask+0x13c>)
 8003f0c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003f0e:	683a      	ldr	r2, [r7, #0]
 8003f10:	68f9      	ldr	r1, [r7, #12]
 8003f12:	69b8      	ldr	r0, [r7, #24]
 8003f14:	f000 fde0 	bl	8004ad8 <pxPortInitialiseStack>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d002      	beq.n	8003f2a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f2a:	bf00      	nop
 8003f2c:	3720      	adds	r7, #32
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	20004118 	.word	0x20004118
 8003f38:	20004180 	.word	0x20004180
 8003f3c:	200041e8 	.word	0x200041e8

08003f40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003f48:	f000 fef6 	bl	8004d38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ff8 <prvAddNewTaskToReadyList+0xb8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3301      	adds	r3, #1
 8003f52:	4a29      	ldr	r2, [pc, #164]	@ (8003ff8 <prvAddNewTaskToReadyList+0xb8>)
 8003f54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003f56:	4b29      	ldr	r3, [pc, #164]	@ (8003ffc <prvAddNewTaskToReadyList+0xbc>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d109      	bne.n	8003f72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003f5e:	4a27      	ldr	r2, [pc, #156]	@ (8003ffc <prvAddNewTaskToReadyList+0xbc>)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003f64:	4b24      	ldr	r3, [pc, #144]	@ (8003ff8 <prvAddNewTaskToReadyList+0xb8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d110      	bne.n	8003f8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003f6c:	f000 fbe4 	bl	8004738 <prvInitialiseTaskLists>
 8003f70:	e00d      	b.n	8003f8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003f72:	4b23      	ldr	r3, [pc, #140]	@ (8004000 <prvAddNewTaskToReadyList+0xc0>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d109      	bne.n	8003f8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f7a:	4b20      	ldr	r3, [pc, #128]	@ (8003ffc <prvAddNewTaskToReadyList+0xbc>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d802      	bhi.n	8003f8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003f88:	4a1c      	ldr	r2, [pc, #112]	@ (8003ffc <prvAddNewTaskToReadyList+0xbc>)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003f8e:	4b1d      	ldr	r3, [pc, #116]	@ (8004004 <prvAddNewTaskToReadyList+0xc4>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	3301      	adds	r3, #1
 8003f94:	4a1b      	ldr	r2, [pc, #108]	@ (8004004 <prvAddNewTaskToReadyList+0xc4>)
 8003f96:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	409a      	lsls	r2, r3
 8003fa0:	4b19      	ldr	r3, [pc, #100]	@ (8004008 <prvAddNewTaskToReadyList+0xc8>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	4a18      	ldr	r2, [pc, #96]	@ (8004008 <prvAddNewTaskToReadyList+0xc8>)
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fae:	4613      	mov	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	009b      	lsls	r3, r3, #2
 8003fb6:	4a15      	ldr	r2, [pc, #84]	@ (800400c <prvAddNewTaskToReadyList+0xcc>)
 8003fb8:	441a      	add	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4610      	mov	r0, r2
 8003fc2:	f7ff fa38 	bl	8003436 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003fc6:	f000 fee9 	bl	8004d9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003fca:	4b0d      	ldr	r3, [pc, #52]	@ (8004000 <prvAddNewTaskToReadyList+0xc0>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00e      	beq.n	8003ff0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <prvAddNewTaskToReadyList+0xbc>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d207      	bcs.n	8003ff0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8004010 <prvAddNewTaskToReadyList+0xd0>)
 8003fe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	f3bf 8f4f 	dsb	sy
 8003fec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ff0:	bf00      	nop
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	200004c4 	.word	0x200004c4
 8003ffc:	200003c4 	.word	0x200003c4
 8004000:	200004d0 	.word	0x200004d0
 8004004:	200004e0 	.word	0x200004e0
 8004008:	200004cc 	.word	0x200004cc
 800400c:	200003c8 	.word	0x200003c8
 8004010:	e000ed04 	.word	0xe000ed04

08004014 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800401c:	2300      	movs	r3, #0
 800401e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d018      	beq.n	8004058 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004026:	4b14      	ldr	r3, [pc, #80]	@ (8004078 <vTaskDelay+0x64>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00b      	beq.n	8004046 <vTaskDelay+0x32>
	__asm volatile
 800402e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004032:	f383 8811 	msr	BASEPRI, r3
 8004036:	f3bf 8f6f 	isb	sy
 800403a:	f3bf 8f4f 	dsb	sy
 800403e:	60bb      	str	r3, [r7, #8]
}
 8004040:	bf00      	nop
 8004042:	bf00      	nop
 8004044:	e7fd      	b.n	8004042 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004046:	f000 f885 	bl	8004154 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800404a:	2100      	movs	r1, #0
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 fcdd 	bl	8004a0c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004052:	f000 f88d 	bl	8004170 <xTaskResumeAll>
 8004056:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d107      	bne.n	800406e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800405e:	4b07      	ldr	r3, [pc, #28]	@ (800407c <vTaskDelay+0x68>)
 8004060:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004064:	601a      	str	r2, [r3, #0]
 8004066:	f3bf 8f4f 	dsb	sy
 800406a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800406e:	bf00      	nop
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	200004ec 	.word	0x200004ec
 800407c:	e000ed04 	.word	0xe000ed04

08004080 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08a      	sub	sp, #40	@ 0x28
 8004084:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004086:	2300      	movs	r3, #0
 8004088:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800408a:	2300      	movs	r3, #0
 800408c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800408e:	463a      	mov	r2, r7
 8004090:	1d39      	adds	r1, r7, #4
 8004092:	f107 0308 	add.w	r3, r7, #8
 8004096:	4618      	mov	r0, r3
 8004098:	f7fc fa90 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800409c:	6839      	ldr	r1, [r7, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68ba      	ldr	r2, [r7, #8]
 80040a2:	9202      	str	r2, [sp, #8]
 80040a4:	9301      	str	r3, [sp, #4]
 80040a6:	2300      	movs	r3, #0
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	2300      	movs	r3, #0
 80040ac:	460a      	mov	r2, r1
 80040ae:	4921      	ldr	r1, [pc, #132]	@ (8004134 <vTaskStartScheduler+0xb4>)
 80040b0:	4821      	ldr	r0, [pc, #132]	@ (8004138 <vTaskStartScheduler+0xb8>)
 80040b2:	f7ff fdff 	bl	8003cb4 <xTaskCreateStatic>
 80040b6:	4603      	mov	r3, r0
 80040b8:	4a20      	ldr	r2, [pc, #128]	@ (800413c <vTaskStartScheduler+0xbc>)
 80040ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80040bc:	4b1f      	ldr	r3, [pc, #124]	@ (800413c <vTaskStartScheduler+0xbc>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d002      	beq.n	80040ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80040c4:	2301      	movs	r3, #1
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	e001      	b.n	80040ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80040ca:	2300      	movs	r3, #0
 80040cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d11b      	bne.n	800410c <vTaskStartScheduler+0x8c>
	__asm volatile
 80040d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d8:	f383 8811 	msr	BASEPRI, r3
 80040dc:	f3bf 8f6f 	isb	sy
 80040e0:	f3bf 8f4f 	dsb	sy
 80040e4:	613b      	str	r3, [r7, #16]
}
 80040e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040e8:	4b15      	ldr	r3, [pc, #84]	@ (8004140 <vTaskStartScheduler+0xc0>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	334c      	adds	r3, #76	@ 0x4c
 80040ee:	4a15      	ldr	r2, [pc, #84]	@ (8004144 <vTaskStartScheduler+0xc4>)
 80040f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80040f2:	4b15      	ldr	r3, [pc, #84]	@ (8004148 <vTaskStartScheduler+0xc8>)
 80040f4:	f04f 32ff 	mov.w	r2, #4294967295
 80040f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80040fa:	4b14      	ldr	r3, [pc, #80]	@ (800414c <vTaskStartScheduler+0xcc>)
 80040fc:	2201      	movs	r2, #1
 80040fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004100:	4b13      	ldr	r3, [pc, #76]	@ (8004150 <vTaskStartScheduler+0xd0>)
 8004102:	2200      	movs	r2, #0
 8004104:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004106:	f000 fd73 	bl	8004bf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800410a:	e00f      	b.n	800412c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004112:	d10b      	bne.n	800412c <vTaskStartScheduler+0xac>
	__asm volatile
 8004114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004118:	f383 8811 	msr	BASEPRI, r3
 800411c:	f3bf 8f6f 	isb	sy
 8004120:	f3bf 8f4f 	dsb	sy
 8004124:	60fb      	str	r3, [r7, #12]
}
 8004126:	bf00      	nop
 8004128:	bf00      	nop
 800412a:	e7fd      	b.n	8004128 <vTaskStartScheduler+0xa8>
}
 800412c:	bf00      	nop
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	08005ee0 	.word	0x08005ee0
 8004138:	08004709 	.word	0x08004709
 800413c:	200004e8 	.word	0x200004e8
 8004140:	200003c4 	.word	0x200003c4
 8004144:	20000010 	.word	0x20000010
 8004148:	200004e4 	.word	0x200004e4
 800414c:	200004d0 	.word	0x200004d0
 8004150:	200004c8 	.word	0x200004c8

08004154 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004154:	b480      	push	{r7}
 8004156:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004158:	4b04      	ldr	r3, [pc, #16]	@ (800416c <vTaskSuspendAll+0x18>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	3301      	adds	r3, #1
 800415e:	4a03      	ldr	r2, [pc, #12]	@ (800416c <vTaskSuspendAll+0x18>)
 8004160:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004162:	bf00      	nop
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	200004ec 	.word	0x200004ec

08004170 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004176:	2300      	movs	r3, #0
 8004178:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800417a:	2300      	movs	r3, #0
 800417c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800417e:	4b42      	ldr	r3, [pc, #264]	@ (8004288 <xTaskResumeAll+0x118>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10b      	bne.n	800419e <xTaskResumeAll+0x2e>
	__asm volatile
 8004186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800418a:	f383 8811 	msr	BASEPRI, r3
 800418e:	f3bf 8f6f 	isb	sy
 8004192:	f3bf 8f4f 	dsb	sy
 8004196:	603b      	str	r3, [r7, #0]
}
 8004198:	bf00      	nop
 800419a:	bf00      	nop
 800419c:	e7fd      	b.n	800419a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800419e:	f000 fdcb 	bl	8004d38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80041a2:	4b39      	ldr	r3, [pc, #228]	@ (8004288 <xTaskResumeAll+0x118>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	4a37      	ldr	r2, [pc, #220]	@ (8004288 <xTaskResumeAll+0x118>)
 80041aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041ac:	4b36      	ldr	r3, [pc, #216]	@ (8004288 <xTaskResumeAll+0x118>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d161      	bne.n	8004278 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80041b4:	4b35      	ldr	r3, [pc, #212]	@ (800428c <xTaskResumeAll+0x11c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d05d      	beq.n	8004278 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80041bc:	e02e      	b.n	800421c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041be:	4b34      	ldr	r3, [pc, #208]	@ (8004290 <xTaskResumeAll+0x120>)
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	3318      	adds	r3, #24
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7ff f990 	bl	80034f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	3304      	adds	r3, #4
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff f98b 	bl	80034f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041de:	2201      	movs	r2, #1
 80041e0:	409a      	lsls	r2, r3
 80041e2:	4b2c      	ldr	r3, [pc, #176]	@ (8004294 <xTaskResumeAll+0x124>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	4a2a      	ldr	r2, [pc, #168]	@ (8004294 <xTaskResumeAll+0x124>)
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041f0:	4613      	mov	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	4413      	add	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4a27      	ldr	r2, [pc, #156]	@ (8004298 <xTaskResumeAll+0x128>)
 80041fa:	441a      	add	r2, r3
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	3304      	adds	r3, #4
 8004200:	4619      	mov	r1, r3
 8004202:	4610      	mov	r0, r2
 8004204:	f7ff f917 	bl	8003436 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800420c:	4b23      	ldr	r3, [pc, #140]	@ (800429c <xTaskResumeAll+0x12c>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	429a      	cmp	r2, r3
 8004214:	d302      	bcc.n	800421c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004216:	4b22      	ldr	r3, [pc, #136]	@ (80042a0 <xTaskResumeAll+0x130>)
 8004218:	2201      	movs	r2, #1
 800421a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800421c:	4b1c      	ldr	r3, [pc, #112]	@ (8004290 <xTaskResumeAll+0x120>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1cc      	bne.n	80041be <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800422a:	f000 fb29 	bl	8004880 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800422e:	4b1d      	ldr	r3, [pc, #116]	@ (80042a4 <xTaskResumeAll+0x134>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d010      	beq.n	800425c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800423a:	f000 f837 	bl	80042ac <xTaskIncrementTick>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004244:	4b16      	ldr	r3, [pc, #88]	@ (80042a0 <xTaskResumeAll+0x130>)
 8004246:	2201      	movs	r2, #1
 8004248:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3b01      	subs	r3, #1
 800424e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1f1      	bne.n	800423a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004256:	4b13      	ldr	r3, [pc, #76]	@ (80042a4 <xTaskResumeAll+0x134>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800425c:	4b10      	ldr	r3, [pc, #64]	@ (80042a0 <xTaskResumeAll+0x130>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d009      	beq.n	8004278 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004264:	2301      	movs	r3, #1
 8004266:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004268:	4b0f      	ldr	r3, [pc, #60]	@ (80042a8 <xTaskResumeAll+0x138>)
 800426a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004278:	f000 fd90 	bl	8004d9c <vPortExitCritical>

	return xAlreadyYielded;
 800427c:	68bb      	ldr	r3, [r7, #8]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	200004ec 	.word	0x200004ec
 800428c:	200004c4 	.word	0x200004c4
 8004290:	20000484 	.word	0x20000484
 8004294:	200004cc 	.word	0x200004cc
 8004298:	200003c8 	.word	0x200003c8
 800429c:	200003c4 	.word	0x200003c4
 80042a0:	200004d8 	.word	0x200004d8
 80042a4:	200004d4 	.word	0x200004d4
 80042a8:	e000ed04 	.word	0xe000ed04

080042ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042b6:	4b4f      	ldr	r3, [pc, #316]	@ (80043f4 <xTaskIncrementTick+0x148>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f040 808f 	bne.w	80043de <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80042c0:	4b4d      	ldr	r3, [pc, #308]	@ (80043f8 <xTaskIncrementTick+0x14c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	3301      	adds	r3, #1
 80042c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80042c8:	4a4b      	ldr	r2, [pc, #300]	@ (80043f8 <xTaskIncrementTick+0x14c>)
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d121      	bne.n	8004318 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80042d4:	4b49      	ldr	r3, [pc, #292]	@ (80043fc <xTaskIncrementTick+0x150>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00b      	beq.n	80042f6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80042de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e2:	f383 8811 	msr	BASEPRI, r3
 80042e6:	f3bf 8f6f 	isb	sy
 80042ea:	f3bf 8f4f 	dsb	sy
 80042ee:	603b      	str	r3, [r7, #0]
}
 80042f0:	bf00      	nop
 80042f2:	bf00      	nop
 80042f4:	e7fd      	b.n	80042f2 <xTaskIncrementTick+0x46>
 80042f6:	4b41      	ldr	r3, [pc, #260]	@ (80043fc <xTaskIncrementTick+0x150>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	4b40      	ldr	r3, [pc, #256]	@ (8004400 <xTaskIncrementTick+0x154>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a3e      	ldr	r2, [pc, #248]	@ (80043fc <xTaskIncrementTick+0x150>)
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	4a3e      	ldr	r2, [pc, #248]	@ (8004400 <xTaskIncrementTick+0x154>)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	4b3e      	ldr	r3, [pc, #248]	@ (8004404 <xTaskIncrementTick+0x158>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	3301      	adds	r3, #1
 8004310:	4a3c      	ldr	r2, [pc, #240]	@ (8004404 <xTaskIncrementTick+0x158>)
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	f000 fab4 	bl	8004880 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004318:	4b3b      	ldr	r3, [pc, #236]	@ (8004408 <xTaskIncrementTick+0x15c>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	429a      	cmp	r2, r3
 8004320:	d348      	bcc.n	80043b4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004322:	4b36      	ldr	r3, [pc, #216]	@ (80043fc <xTaskIncrementTick+0x150>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d104      	bne.n	8004336 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800432c:	4b36      	ldr	r3, [pc, #216]	@ (8004408 <xTaskIncrementTick+0x15c>)
 800432e:	f04f 32ff 	mov.w	r2, #4294967295
 8004332:	601a      	str	r2, [r3, #0]
					break;
 8004334:	e03e      	b.n	80043b4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004336:	4b31      	ldr	r3, [pc, #196]	@ (80043fc <xTaskIncrementTick+0x150>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	429a      	cmp	r2, r3
 800434c:	d203      	bcs.n	8004356 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800434e:	4a2e      	ldr	r2, [pc, #184]	@ (8004408 <xTaskIncrementTick+0x15c>)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004354:	e02e      	b.n	80043b4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	3304      	adds	r3, #4
 800435a:	4618      	mov	r0, r3
 800435c:	f7ff f8c8 	bl	80034f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004364:	2b00      	cmp	r3, #0
 8004366:	d004      	beq.n	8004372 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	3318      	adds	r3, #24
 800436c:	4618      	mov	r0, r3
 800436e:	f7ff f8bf 	bl	80034f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004376:	2201      	movs	r2, #1
 8004378:	409a      	lsls	r2, r3
 800437a:	4b24      	ldr	r3, [pc, #144]	@ (800440c <xTaskIncrementTick+0x160>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4313      	orrs	r3, r2
 8004380:	4a22      	ldr	r2, [pc, #136]	@ (800440c <xTaskIncrementTick+0x160>)
 8004382:	6013      	str	r3, [r2, #0]
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4a1f      	ldr	r2, [pc, #124]	@ (8004410 <xTaskIncrementTick+0x164>)
 8004392:	441a      	add	r2, r3
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	3304      	adds	r3, #4
 8004398:	4619      	mov	r1, r3
 800439a:	4610      	mov	r0, r2
 800439c:	f7ff f84b 	bl	8003436 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004414 <xTaskIncrementTick+0x168>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d3b9      	bcc.n	8004322 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80043ae:	2301      	movs	r3, #1
 80043b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043b2:	e7b6      	b.n	8004322 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80043b4:	4b17      	ldr	r3, [pc, #92]	@ (8004414 <xTaskIncrementTick+0x168>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043ba:	4915      	ldr	r1, [pc, #84]	@ (8004410 <xTaskIncrementTick+0x164>)
 80043bc:	4613      	mov	r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	4413      	add	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d901      	bls.n	80043d0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80043cc:	2301      	movs	r3, #1
 80043ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80043d0:	4b11      	ldr	r3, [pc, #68]	@ (8004418 <xTaskIncrementTick+0x16c>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d007      	beq.n	80043e8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80043d8:	2301      	movs	r3, #1
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	e004      	b.n	80043e8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80043de:	4b0f      	ldr	r3, [pc, #60]	@ (800441c <xTaskIncrementTick+0x170>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	3301      	adds	r3, #1
 80043e4:	4a0d      	ldr	r2, [pc, #52]	@ (800441c <xTaskIncrementTick+0x170>)
 80043e6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80043e8:	697b      	ldr	r3, [r7, #20]
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3718      	adds	r7, #24
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	200004ec 	.word	0x200004ec
 80043f8:	200004c8 	.word	0x200004c8
 80043fc:	2000047c 	.word	0x2000047c
 8004400:	20000480 	.word	0x20000480
 8004404:	200004dc 	.word	0x200004dc
 8004408:	200004e4 	.word	0x200004e4
 800440c:	200004cc 	.word	0x200004cc
 8004410:	200003c8 	.word	0x200003c8
 8004414:	200003c4 	.word	0x200003c4
 8004418:	200004d8 	.word	0x200004d8
 800441c:	200004d4 	.word	0x200004d4

08004420 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004420:	b480      	push	{r7}
 8004422:	b087      	sub	sp, #28
 8004424:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004426:	4b2a      	ldr	r3, [pc, #168]	@ (80044d0 <vTaskSwitchContext+0xb0>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800442e:	4b29      	ldr	r3, [pc, #164]	@ (80044d4 <vTaskSwitchContext+0xb4>)
 8004430:	2201      	movs	r2, #1
 8004432:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004434:	e045      	b.n	80044c2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004436:	4b27      	ldr	r3, [pc, #156]	@ (80044d4 <vTaskSwitchContext+0xb4>)
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800443c:	4b26      	ldr	r3, [pc, #152]	@ (80044d8 <vTaskSwitchContext+0xb8>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	fab3 f383 	clz	r3, r3
 8004448:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800444a:	7afb      	ldrb	r3, [r7, #11]
 800444c:	f1c3 031f 	rsb	r3, r3, #31
 8004450:	617b      	str	r3, [r7, #20]
 8004452:	4922      	ldr	r1, [pc, #136]	@ (80044dc <vTaskSwitchContext+0xbc>)
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4613      	mov	r3, r2
 8004458:	009b      	lsls	r3, r3, #2
 800445a:	4413      	add	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	440b      	add	r3, r1
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10b      	bne.n	800447e <vTaskSwitchContext+0x5e>
	__asm volatile
 8004466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446a:	f383 8811 	msr	BASEPRI, r3
 800446e:	f3bf 8f6f 	isb	sy
 8004472:	f3bf 8f4f 	dsb	sy
 8004476:	607b      	str	r3, [r7, #4]
}
 8004478:	bf00      	nop
 800447a:	bf00      	nop
 800447c:	e7fd      	b.n	800447a <vTaskSwitchContext+0x5a>
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	4613      	mov	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4a14      	ldr	r2, [pc, #80]	@ (80044dc <vTaskSwitchContext+0xbc>)
 800448a:	4413      	add	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	605a      	str	r2, [r3, #4]
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	3308      	adds	r3, #8
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d104      	bne.n	80044ae <vTaskSwitchContext+0x8e>
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	605a      	str	r2, [r3, #4]
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	4a0a      	ldr	r2, [pc, #40]	@ (80044e0 <vTaskSwitchContext+0xc0>)
 80044b6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80044b8:	4b09      	ldr	r3, [pc, #36]	@ (80044e0 <vTaskSwitchContext+0xc0>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	334c      	adds	r3, #76	@ 0x4c
 80044be:	4a09      	ldr	r2, [pc, #36]	@ (80044e4 <vTaskSwitchContext+0xc4>)
 80044c0:	6013      	str	r3, [r2, #0]
}
 80044c2:	bf00      	nop
 80044c4:	371c      	adds	r7, #28
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	200004ec 	.word	0x200004ec
 80044d4:	200004d8 	.word	0x200004d8
 80044d8:	200004cc 	.word	0x200004cc
 80044dc:	200003c8 	.word	0x200003c8
 80044e0:	200003c4 	.word	0x200003c4
 80044e4:	20000010 	.word	0x20000010

080044e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10b      	bne.n	8004510 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80044f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fc:	f383 8811 	msr	BASEPRI, r3
 8004500:	f3bf 8f6f 	isb	sy
 8004504:	f3bf 8f4f 	dsb	sy
 8004508:	60fb      	str	r3, [r7, #12]
}
 800450a:	bf00      	nop
 800450c:	bf00      	nop
 800450e:	e7fd      	b.n	800450c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004510:	4b07      	ldr	r3, [pc, #28]	@ (8004530 <vTaskPlaceOnEventList+0x48>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	3318      	adds	r3, #24
 8004516:	4619      	mov	r1, r3
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f7fe ffb0 	bl	800347e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800451e:	2101      	movs	r1, #1
 8004520:	6838      	ldr	r0, [r7, #0]
 8004522:	f000 fa73 	bl	8004a0c <prvAddCurrentTaskToDelayedList>
}
 8004526:	bf00      	nop
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	200003c4 	.word	0x200003c4

08004534 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10b      	bne.n	8004562 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800454a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454e:	f383 8811 	msr	BASEPRI, r3
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	f3bf 8f4f 	dsb	sy
 800455a:	60fb      	str	r3, [r7, #12]
}
 800455c:	bf00      	nop
 800455e:	bf00      	nop
 8004560:	e7fd      	b.n	800455e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	3318      	adds	r3, #24
 8004566:	4618      	mov	r0, r3
 8004568:	f7fe ffc2 	bl	80034f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800456c:	4b1d      	ldr	r3, [pc, #116]	@ (80045e4 <xTaskRemoveFromEventList+0xb0>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d11c      	bne.n	80045ae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	3304      	adds	r3, #4
 8004578:	4618      	mov	r0, r3
 800457a:	f7fe ffb9 	bl	80034f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004582:	2201      	movs	r2, #1
 8004584:	409a      	lsls	r2, r3
 8004586:	4b18      	ldr	r3, [pc, #96]	@ (80045e8 <xTaskRemoveFromEventList+0xb4>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4313      	orrs	r3, r2
 800458c:	4a16      	ldr	r2, [pc, #88]	@ (80045e8 <xTaskRemoveFromEventList+0xb4>)
 800458e:	6013      	str	r3, [r2, #0]
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004594:	4613      	mov	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4a13      	ldr	r2, [pc, #76]	@ (80045ec <xTaskRemoveFromEventList+0xb8>)
 800459e:	441a      	add	r2, r3
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	3304      	adds	r3, #4
 80045a4:	4619      	mov	r1, r3
 80045a6:	4610      	mov	r0, r2
 80045a8:	f7fe ff45 	bl	8003436 <vListInsertEnd>
 80045ac:	e005      	b.n	80045ba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	3318      	adds	r3, #24
 80045b2:	4619      	mov	r1, r3
 80045b4:	480e      	ldr	r0, [pc, #56]	@ (80045f0 <xTaskRemoveFromEventList+0xbc>)
 80045b6:	f7fe ff3e 	bl	8003436 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045be:	4b0d      	ldr	r3, [pc, #52]	@ (80045f4 <xTaskRemoveFromEventList+0xc0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d905      	bls.n	80045d4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80045c8:	2301      	movs	r3, #1
 80045ca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80045cc:	4b0a      	ldr	r3, [pc, #40]	@ (80045f8 <xTaskRemoveFromEventList+0xc4>)
 80045ce:	2201      	movs	r2, #1
 80045d0:	601a      	str	r2, [r3, #0]
 80045d2:	e001      	b.n	80045d8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80045d4:	2300      	movs	r3, #0
 80045d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80045d8:	697b      	ldr	r3, [r7, #20]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3718      	adds	r7, #24
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	200004ec 	.word	0x200004ec
 80045e8:	200004cc 	.word	0x200004cc
 80045ec:	200003c8 	.word	0x200003c8
 80045f0:	20000484 	.word	0x20000484
 80045f4:	200003c4 	.word	0x200003c4
 80045f8:	200004d8 	.word	0x200004d8

080045fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004604:	4b06      	ldr	r3, [pc, #24]	@ (8004620 <vTaskInternalSetTimeOutState+0x24>)
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800460c:	4b05      	ldr	r3, [pc, #20]	@ (8004624 <vTaskInternalSetTimeOutState+0x28>)
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	605a      	str	r2, [r3, #4]
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr
 8004620:	200004dc 	.word	0x200004dc
 8004624:	200004c8 	.word	0x200004c8

08004628 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10b      	bne.n	8004650 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	613b      	str	r3, [r7, #16]
}
 800464a:	bf00      	nop
 800464c:	bf00      	nop
 800464e:	e7fd      	b.n	800464c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10b      	bne.n	800466e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800465a:	f383 8811 	msr	BASEPRI, r3
 800465e:	f3bf 8f6f 	isb	sy
 8004662:	f3bf 8f4f 	dsb	sy
 8004666:	60fb      	str	r3, [r7, #12]
}
 8004668:	bf00      	nop
 800466a:	bf00      	nop
 800466c:	e7fd      	b.n	800466a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800466e:	f000 fb63 	bl	8004d38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004672:	4b1d      	ldr	r3, [pc, #116]	@ (80046e8 <xTaskCheckForTimeOut+0xc0>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	69ba      	ldr	r2, [r7, #24]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468a:	d102      	bne.n	8004692 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800468c:	2300      	movs	r3, #0
 800468e:	61fb      	str	r3, [r7, #28]
 8004690:	e023      	b.n	80046da <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	4b15      	ldr	r3, [pc, #84]	@ (80046ec <xTaskCheckForTimeOut+0xc4>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d007      	beq.n	80046ae <xTaskCheckForTimeOut+0x86>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	69ba      	ldr	r2, [r7, #24]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d302      	bcc.n	80046ae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80046a8:	2301      	movs	r3, #1
 80046aa:	61fb      	str	r3, [r7, #28]
 80046ac:	e015      	b.n	80046da <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d20b      	bcs.n	80046d0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	1ad2      	subs	r2, r2, r3
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f7ff ff99 	bl	80045fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80046ca:	2300      	movs	r3, #0
 80046cc:	61fb      	str	r3, [r7, #28]
 80046ce:	e004      	b.n	80046da <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80046d6:	2301      	movs	r3, #1
 80046d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80046da:	f000 fb5f 	bl	8004d9c <vPortExitCritical>

	return xReturn;
 80046de:	69fb      	ldr	r3, [r7, #28]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3720      	adds	r7, #32
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	200004c8 	.word	0x200004c8
 80046ec:	200004dc 	.word	0x200004dc

080046f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80046f4:	4b03      	ldr	r3, [pc, #12]	@ (8004704 <vTaskMissedYield+0x14>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	601a      	str	r2, [r3, #0]
}
 80046fa:	bf00      	nop
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr
 8004704:	200004d8 	.word	0x200004d8

08004708 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004710:	f000 f852 	bl	80047b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004714:	4b06      	ldr	r3, [pc, #24]	@ (8004730 <prvIdleTask+0x28>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d9f9      	bls.n	8004710 <prvIdleTask+0x8>
			{
				taskYIELD();
 800471c:	4b05      	ldr	r3, [pc, #20]	@ (8004734 <prvIdleTask+0x2c>)
 800471e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	f3bf 8f4f 	dsb	sy
 8004728:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800472c:	e7f0      	b.n	8004710 <prvIdleTask+0x8>
 800472e:	bf00      	nop
 8004730:	200003c8 	.word	0x200003c8
 8004734:	e000ed04 	.word	0xe000ed04

08004738 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800473e:	2300      	movs	r3, #0
 8004740:	607b      	str	r3, [r7, #4]
 8004742:	e00c      	b.n	800475e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	4613      	mov	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	4413      	add	r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	4a12      	ldr	r2, [pc, #72]	@ (8004798 <prvInitialiseTaskLists+0x60>)
 8004750:	4413      	add	r3, r2
 8004752:	4618      	mov	r0, r3
 8004754:	f7fe fe42 	bl	80033dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3301      	adds	r3, #1
 800475c:	607b      	str	r3, [r7, #4]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b06      	cmp	r3, #6
 8004762:	d9ef      	bls.n	8004744 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004764:	480d      	ldr	r0, [pc, #52]	@ (800479c <prvInitialiseTaskLists+0x64>)
 8004766:	f7fe fe39 	bl	80033dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800476a:	480d      	ldr	r0, [pc, #52]	@ (80047a0 <prvInitialiseTaskLists+0x68>)
 800476c:	f7fe fe36 	bl	80033dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004770:	480c      	ldr	r0, [pc, #48]	@ (80047a4 <prvInitialiseTaskLists+0x6c>)
 8004772:	f7fe fe33 	bl	80033dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004776:	480c      	ldr	r0, [pc, #48]	@ (80047a8 <prvInitialiseTaskLists+0x70>)
 8004778:	f7fe fe30 	bl	80033dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800477c:	480b      	ldr	r0, [pc, #44]	@ (80047ac <prvInitialiseTaskLists+0x74>)
 800477e:	f7fe fe2d 	bl	80033dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004782:	4b0b      	ldr	r3, [pc, #44]	@ (80047b0 <prvInitialiseTaskLists+0x78>)
 8004784:	4a05      	ldr	r2, [pc, #20]	@ (800479c <prvInitialiseTaskLists+0x64>)
 8004786:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004788:	4b0a      	ldr	r3, [pc, #40]	@ (80047b4 <prvInitialiseTaskLists+0x7c>)
 800478a:	4a05      	ldr	r2, [pc, #20]	@ (80047a0 <prvInitialiseTaskLists+0x68>)
 800478c:	601a      	str	r2, [r3, #0]
}
 800478e:	bf00      	nop
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	200003c8 	.word	0x200003c8
 800479c:	20000454 	.word	0x20000454
 80047a0:	20000468 	.word	0x20000468
 80047a4:	20000484 	.word	0x20000484
 80047a8:	20000498 	.word	0x20000498
 80047ac:	200004b0 	.word	0x200004b0
 80047b0:	2000047c 	.word	0x2000047c
 80047b4:	20000480 	.word	0x20000480

080047b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047be:	e019      	b.n	80047f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80047c0:	f000 faba 	bl	8004d38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047c4:	4b10      	ldr	r3, [pc, #64]	@ (8004808 <prvCheckTasksWaitingTermination+0x50>)
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	3304      	adds	r3, #4
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7fe fe8d 	bl	80034f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80047d6:	4b0d      	ldr	r3, [pc, #52]	@ (800480c <prvCheckTasksWaitingTermination+0x54>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	3b01      	subs	r3, #1
 80047dc:	4a0b      	ldr	r2, [pc, #44]	@ (800480c <prvCheckTasksWaitingTermination+0x54>)
 80047de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80047e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004810 <prvCheckTasksWaitingTermination+0x58>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3b01      	subs	r3, #1
 80047e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004810 <prvCheckTasksWaitingTermination+0x58>)
 80047e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80047ea:	f000 fad7 	bl	8004d9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 f810 	bl	8004814 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047f4:	4b06      	ldr	r3, [pc, #24]	@ (8004810 <prvCheckTasksWaitingTermination+0x58>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1e1      	bne.n	80047c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80047fc:	bf00      	nop
 80047fe:	bf00      	nop
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	20000498 	.word	0x20000498
 800480c:	200004c4 	.word	0x200004c4
 8004810:	200004ac 	.word	0x200004ac

08004814 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	334c      	adds	r3, #76	@ 0x4c
 8004820:	4618      	mov	r0, r3
 8004822:	f000 fd81 	bl	8005328 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800482c:	2b00      	cmp	r3, #0
 800482e:	d108      	bne.n	8004842 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004834:	4618      	mov	r0, r3
 8004836:	f000 fc2d 	bl	8005094 <vPortFree>
				vPortFree( pxTCB );
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 fc2a 	bl	8005094 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004840:	e019      	b.n	8004876 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004848:	2b01      	cmp	r3, #1
 800484a:	d103      	bne.n	8004854 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 fc21 	bl	8005094 <vPortFree>
	}
 8004852:	e010      	b.n	8004876 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800485a:	2b02      	cmp	r3, #2
 800485c:	d00b      	beq.n	8004876 <prvDeleteTCB+0x62>
	__asm volatile
 800485e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004862:	f383 8811 	msr	BASEPRI, r3
 8004866:	f3bf 8f6f 	isb	sy
 800486a:	f3bf 8f4f 	dsb	sy
 800486e:	60fb      	str	r3, [r7, #12]
}
 8004870:	bf00      	nop
 8004872:	bf00      	nop
 8004874:	e7fd      	b.n	8004872 <prvDeleteTCB+0x5e>
	}
 8004876:	bf00      	nop
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
	...

08004880 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004886:	4b0c      	ldr	r3, [pc, #48]	@ (80048b8 <prvResetNextTaskUnblockTime+0x38>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d104      	bne.n	800489a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004890:	4b0a      	ldr	r3, [pc, #40]	@ (80048bc <prvResetNextTaskUnblockTime+0x3c>)
 8004892:	f04f 32ff 	mov.w	r2, #4294967295
 8004896:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004898:	e008      	b.n	80048ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800489a:	4b07      	ldr	r3, [pc, #28]	@ (80048b8 <prvResetNextTaskUnblockTime+0x38>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4a04      	ldr	r2, [pc, #16]	@ (80048bc <prvResetNextTaskUnblockTime+0x3c>)
 80048aa:	6013      	str	r3, [r2, #0]
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr
 80048b8:	2000047c 	.word	0x2000047c
 80048bc:	200004e4 	.word	0x200004e4

080048c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80048c6:	4b0b      	ldr	r3, [pc, #44]	@ (80048f4 <xTaskGetSchedulerState+0x34>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d102      	bne.n	80048d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80048ce:	2301      	movs	r3, #1
 80048d0:	607b      	str	r3, [r7, #4]
 80048d2:	e008      	b.n	80048e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048d4:	4b08      	ldr	r3, [pc, #32]	@ (80048f8 <xTaskGetSchedulerState+0x38>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d102      	bne.n	80048e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80048dc:	2302      	movs	r3, #2
 80048de:	607b      	str	r3, [r7, #4]
 80048e0:	e001      	b.n	80048e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80048e2:	2300      	movs	r3, #0
 80048e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80048e6:	687b      	ldr	r3, [r7, #4]
	}
 80048e8:	4618      	mov	r0, r3
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr
 80048f4:	200004d0 	.word	0x200004d0
 80048f8:	200004ec 	.word	0x200004ec

080048fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004908:	2300      	movs	r3, #0
 800490a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d070      	beq.n	80049f4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004912:	4b3b      	ldr	r3, [pc, #236]	@ (8004a00 <xTaskPriorityDisinherit+0x104>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	429a      	cmp	r2, r3
 800491a:	d00b      	beq.n	8004934 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800491c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	60fb      	str	r3, [r7, #12]
}
 800492e:	bf00      	nop
 8004930:	bf00      	nop
 8004932:	e7fd      	b.n	8004930 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004938:	2b00      	cmp	r3, #0
 800493a:	d10b      	bne.n	8004954 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800493c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	60bb      	str	r3, [r7, #8]
}
 800494e:	bf00      	nop
 8004950:	bf00      	nop
 8004952:	e7fd      	b.n	8004950 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004958:	1e5a      	subs	r2, r3, #1
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004966:	429a      	cmp	r2, r3
 8004968:	d044      	beq.n	80049f4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800496e:	2b00      	cmp	r3, #0
 8004970:	d140      	bne.n	80049f4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	3304      	adds	r3, #4
 8004976:	4618      	mov	r0, r3
 8004978:	f7fe fdba 	bl	80034f0 <uxListRemove>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d115      	bne.n	80049ae <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004986:	491f      	ldr	r1, [pc, #124]	@ (8004a04 <xTaskPriorityDisinherit+0x108>)
 8004988:	4613      	mov	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	4413      	add	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	440b      	add	r3, r1
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10a      	bne.n	80049ae <xTaskPriorityDisinherit+0xb2>
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499c:	2201      	movs	r2, #1
 800499e:	fa02 f303 	lsl.w	r3, r2, r3
 80049a2:	43da      	mvns	r2, r3
 80049a4:	4b18      	ldr	r3, [pc, #96]	@ (8004a08 <xTaskPriorityDisinherit+0x10c>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4013      	ands	r3, r2
 80049aa:	4a17      	ldr	r2, [pc, #92]	@ (8004a08 <xTaskPriorityDisinherit+0x10c>)
 80049ac:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ba:	f1c3 0207 	rsb	r2, r3, #7
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c6:	2201      	movs	r2, #1
 80049c8:	409a      	lsls	r2, r3
 80049ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004a08 <xTaskPriorityDisinherit+0x10c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004a08 <xTaskPriorityDisinherit+0x10c>)
 80049d2:	6013      	str	r3, [r2, #0]
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049d8:	4613      	mov	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4413      	add	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4a08      	ldr	r2, [pc, #32]	@ (8004a04 <xTaskPriorityDisinherit+0x108>)
 80049e2:	441a      	add	r2, r3
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	3304      	adds	r3, #4
 80049e8:	4619      	mov	r1, r3
 80049ea:	4610      	mov	r0, r2
 80049ec:	f7fe fd23 	bl	8003436 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80049f0:	2301      	movs	r3, #1
 80049f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80049f4:	697b      	ldr	r3, [r7, #20]
	}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3718      	adds	r7, #24
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	200003c4 	.word	0x200003c4
 8004a04:	200003c8 	.word	0x200003c8
 8004a08:	200004cc 	.word	0x200004cc

08004a0c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004a16:	4b29      	ldr	r3, [pc, #164]	@ (8004abc <prvAddCurrentTaskToDelayedList+0xb0>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a1c:	4b28      	ldr	r3, [pc, #160]	@ (8004ac0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3304      	adds	r3, #4
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7fe fd64 	bl	80034f0 <uxListRemove>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10b      	bne.n	8004a46 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004a2e:	4b24      	ldr	r3, [pc, #144]	@ (8004ac0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a34:	2201      	movs	r2, #1
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	43da      	mvns	r2, r3
 8004a3c:	4b21      	ldr	r3, [pc, #132]	@ (8004ac4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4013      	ands	r3, r2
 8004a42:	4a20      	ldr	r2, [pc, #128]	@ (8004ac4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004a44:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a4c:	d10a      	bne.n	8004a64 <prvAddCurrentTaskToDelayedList+0x58>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d007      	beq.n	8004a64 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a54:	4b1a      	ldr	r3, [pc, #104]	@ (8004ac0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	3304      	adds	r3, #4
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	481a      	ldr	r0, [pc, #104]	@ (8004ac8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004a5e:	f7fe fcea 	bl	8003436 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004a62:	e026      	b.n	8004ab2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4413      	add	r3, r2
 8004a6a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004a6c:	4b14      	ldr	r3, [pc, #80]	@ (8004ac0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004a74:	68ba      	ldr	r2, [r7, #8]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d209      	bcs.n	8004a90 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a7c:	4b13      	ldr	r3, [pc, #76]	@ (8004acc <prvAddCurrentTaskToDelayedList+0xc0>)
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	3304      	adds	r3, #4
 8004a86:	4619      	mov	r1, r3
 8004a88:	4610      	mov	r0, r2
 8004a8a:	f7fe fcf8 	bl	800347e <vListInsert>
}
 8004a8e:	e010      	b.n	8004ab2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a90:	4b0f      	ldr	r3, [pc, #60]	@ (8004ad0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3304      	adds	r3, #4
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	f7fe fcee 	bl	800347e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d202      	bcs.n	8004ab2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004aac:	4a09      	ldr	r2, [pc, #36]	@ (8004ad4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	6013      	str	r3, [r2, #0]
}
 8004ab2:	bf00      	nop
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	200004c8 	.word	0x200004c8
 8004ac0:	200003c4 	.word	0x200003c4
 8004ac4:	200004cc 	.word	0x200004cc
 8004ac8:	200004b0 	.word	0x200004b0
 8004acc:	20000480 	.word	0x20000480
 8004ad0:	2000047c 	.word	0x2000047c
 8004ad4:	200004e4 	.word	0x200004e4

08004ad8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	3b04      	subs	r3, #4
 8004ae8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004af0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3b04      	subs	r3, #4
 8004af6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	f023 0201 	bic.w	r2, r3, #1
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	3b04      	subs	r3, #4
 8004b06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b08:	4a0c      	ldr	r2, [pc, #48]	@ (8004b3c <pxPortInitialiseStack+0x64>)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	3b14      	subs	r3, #20
 8004b12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	3b04      	subs	r3, #4
 8004b1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f06f 0202 	mvn.w	r2, #2
 8004b26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	3b20      	subs	r3, #32
 8004b2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	08004b41 	.word	0x08004b41

08004b40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b46:	2300      	movs	r3, #0
 8004b48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b4a:	4b13      	ldr	r3, [pc, #76]	@ (8004b98 <prvTaskExitError+0x58>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b52:	d00b      	beq.n	8004b6c <prvTaskExitError+0x2c>
	__asm volatile
 8004b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b58:	f383 8811 	msr	BASEPRI, r3
 8004b5c:	f3bf 8f6f 	isb	sy
 8004b60:	f3bf 8f4f 	dsb	sy
 8004b64:	60fb      	str	r3, [r7, #12]
}
 8004b66:	bf00      	nop
 8004b68:	bf00      	nop
 8004b6a:	e7fd      	b.n	8004b68 <prvTaskExitError+0x28>
	__asm volatile
 8004b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b70:	f383 8811 	msr	BASEPRI, r3
 8004b74:	f3bf 8f6f 	isb	sy
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	60bb      	str	r3, [r7, #8]
}
 8004b7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b80:	bf00      	nop
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d0fc      	beq.n	8004b82 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b88:	bf00      	nop
 8004b8a:	bf00      	nop
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	2000000c 	.word	0x2000000c
 8004b9c:	00000000 	.word	0x00000000

08004ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ba0:	4b07      	ldr	r3, [pc, #28]	@ (8004bc0 <pxCurrentTCBConst2>)
 8004ba2:	6819      	ldr	r1, [r3, #0]
 8004ba4:	6808      	ldr	r0, [r1, #0]
 8004ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004baa:	f380 8809 	msr	PSP, r0
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f04f 0000 	mov.w	r0, #0
 8004bb6:	f380 8811 	msr	BASEPRI, r0
 8004bba:	4770      	bx	lr
 8004bbc:	f3af 8000 	nop.w

08004bc0 <pxCurrentTCBConst2>:
 8004bc0:	200003c4 	.word	0x200003c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop

08004bc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004bc8:	4808      	ldr	r0, [pc, #32]	@ (8004bec <prvPortStartFirstTask+0x24>)
 8004bca:	6800      	ldr	r0, [r0, #0]
 8004bcc:	6800      	ldr	r0, [r0, #0]
 8004bce:	f380 8808 	msr	MSP, r0
 8004bd2:	f04f 0000 	mov.w	r0, #0
 8004bd6:	f380 8814 	msr	CONTROL, r0
 8004bda:	b662      	cpsie	i
 8004bdc:	b661      	cpsie	f
 8004bde:	f3bf 8f4f 	dsb	sy
 8004be2:	f3bf 8f6f 	isb	sy
 8004be6:	df00      	svc	0
 8004be8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004bea:	bf00      	nop
 8004bec:	e000ed08 	.word	0xe000ed08

08004bf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004bf6:	4b47      	ldr	r3, [pc, #284]	@ (8004d14 <xPortStartScheduler+0x124>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a47      	ldr	r2, [pc, #284]	@ (8004d18 <xPortStartScheduler+0x128>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d10b      	bne.n	8004c18 <xPortStartScheduler+0x28>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	60fb      	str	r3, [r7, #12]
}
 8004c12:	bf00      	nop
 8004c14:	bf00      	nop
 8004c16:	e7fd      	b.n	8004c14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004c18:	4b3e      	ldr	r3, [pc, #248]	@ (8004d14 <xPortStartScheduler+0x124>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a3f      	ldr	r2, [pc, #252]	@ (8004d1c <xPortStartScheduler+0x12c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d10b      	bne.n	8004c3a <xPortStartScheduler+0x4a>
	__asm volatile
 8004c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	613b      	str	r3, [r7, #16]
}
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop
 8004c38:	e7fd      	b.n	8004c36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c3a:	4b39      	ldr	r3, [pc, #228]	@ (8004d20 <xPortStartScheduler+0x130>)
 8004c3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	22ff      	movs	r2, #255	@ 0xff
 8004c4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c54:	78fb      	ldrb	r3, [r7, #3]
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	4b31      	ldr	r3, [pc, #196]	@ (8004d24 <xPortStartScheduler+0x134>)
 8004c60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c62:	4b31      	ldr	r3, [pc, #196]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004c64:	2207      	movs	r2, #7
 8004c66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c68:	e009      	b.n	8004c7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	4a2d      	ldr	r2, [pc, #180]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004c72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c74:	78fb      	ldrb	r3, [r7, #3]
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c7e:	78fb      	ldrb	r3, [r7, #3]
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c86:	2b80      	cmp	r3, #128	@ 0x80
 8004c88:	d0ef      	beq.n	8004c6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c8a:	4b27      	ldr	r3, [pc, #156]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f1c3 0307 	rsb	r3, r3, #7
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d00b      	beq.n	8004cae <xPortStartScheduler+0xbe>
	__asm volatile
 8004c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	60bb      	str	r3, [r7, #8]
}
 8004ca8:	bf00      	nop
 8004caa:	bf00      	nop
 8004cac:	e7fd      	b.n	8004caa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004cae:	4b1e      	ldr	r3, [pc, #120]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	021b      	lsls	r3, r3, #8
 8004cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004cb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004cc0:	4a19      	ldr	r2, [pc, #100]	@ (8004d28 <xPortStartScheduler+0x138>)
 8004cc2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	b2da      	uxtb	r2, r3
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ccc:	4b17      	ldr	r3, [pc, #92]	@ (8004d2c <xPortStartScheduler+0x13c>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a16      	ldr	r2, [pc, #88]	@ (8004d2c <xPortStartScheduler+0x13c>)
 8004cd2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004cd6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004cd8:	4b14      	ldr	r3, [pc, #80]	@ (8004d2c <xPortStartScheduler+0x13c>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a13      	ldr	r2, [pc, #76]	@ (8004d2c <xPortStartScheduler+0x13c>)
 8004cde:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ce2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ce4:	f000 f8da 	bl	8004e9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ce8:	4b11      	ldr	r3, [pc, #68]	@ (8004d30 <xPortStartScheduler+0x140>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004cee:	f000 f8f9 	bl	8004ee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004cf2:	4b10      	ldr	r3, [pc, #64]	@ (8004d34 <xPortStartScheduler+0x144>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a0f      	ldr	r2, [pc, #60]	@ (8004d34 <xPortStartScheduler+0x144>)
 8004cf8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004cfc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004cfe:	f7ff ff63 	bl	8004bc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004d02:	f7ff fb8d 	bl	8004420 <vTaskSwitchContext>
	prvTaskExitError();
 8004d06:	f7ff ff1b 	bl	8004b40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3718      	adds	r7, #24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	e000ed00 	.word	0xe000ed00
 8004d18:	410fc271 	.word	0x410fc271
 8004d1c:	410fc270 	.word	0x410fc270
 8004d20:	e000e400 	.word	0xe000e400
 8004d24:	200004f0 	.word	0x200004f0
 8004d28:	200004f4 	.word	0x200004f4
 8004d2c:	e000ed20 	.word	0xe000ed20
 8004d30:	2000000c 	.word	0x2000000c
 8004d34:	e000ef34 	.word	0xe000ef34

08004d38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d42:	f383 8811 	msr	BASEPRI, r3
 8004d46:	f3bf 8f6f 	isb	sy
 8004d4a:	f3bf 8f4f 	dsb	sy
 8004d4e:	607b      	str	r3, [r7, #4]
}
 8004d50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d52:	4b10      	ldr	r3, [pc, #64]	@ (8004d94 <vPortEnterCritical+0x5c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	3301      	adds	r3, #1
 8004d58:	4a0e      	ldr	r2, [pc, #56]	@ (8004d94 <vPortEnterCritical+0x5c>)
 8004d5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d94 <vPortEnterCritical+0x5c>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d110      	bne.n	8004d86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d64:	4b0c      	ldr	r3, [pc, #48]	@ (8004d98 <vPortEnterCritical+0x60>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00b      	beq.n	8004d86 <vPortEnterCritical+0x4e>
	__asm volatile
 8004d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d72:	f383 8811 	msr	BASEPRI, r3
 8004d76:	f3bf 8f6f 	isb	sy
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	603b      	str	r3, [r7, #0]
}
 8004d80:	bf00      	nop
 8004d82:	bf00      	nop
 8004d84:	e7fd      	b.n	8004d82 <vPortEnterCritical+0x4a>
	}
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	2000000c 	.word	0x2000000c
 8004d98:	e000ed04 	.word	0xe000ed04

08004d9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004da2:	4b12      	ldr	r3, [pc, #72]	@ (8004dec <vPortExitCritical+0x50>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10b      	bne.n	8004dc2 <vPortExitCritical+0x26>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	607b      	str	r3, [r7, #4]
}
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
 8004dc0:	e7fd      	b.n	8004dbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8004dec <vPortExitCritical+0x50>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	4a08      	ldr	r2, [pc, #32]	@ (8004dec <vPortExitCritical+0x50>)
 8004dca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004dcc:	4b07      	ldr	r3, [pc, #28]	@ (8004dec <vPortExitCritical+0x50>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d105      	bne.n	8004de0 <vPortExitCritical+0x44>
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004dde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr
 8004dec:	2000000c 	.word	0x2000000c

08004df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004df0:	f3ef 8009 	mrs	r0, PSP
 8004df4:	f3bf 8f6f 	isb	sy
 8004df8:	4b15      	ldr	r3, [pc, #84]	@ (8004e50 <pxCurrentTCBConst>)
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	f01e 0f10 	tst.w	lr, #16
 8004e00:	bf08      	it	eq
 8004e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e0a:	6010      	str	r0, [r2, #0]
 8004e0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004e10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004e14:	f380 8811 	msr	BASEPRI, r0
 8004e18:	f3bf 8f4f 	dsb	sy
 8004e1c:	f3bf 8f6f 	isb	sy
 8004e20:	f7ff fafe 	bl	8004420 <vTaskSwitchContext>
 8004e24:	f04f 0000 	mov.w	r0, #0
 8004e28:	f380 8811 	msr	BASEPRI, r0
 8004e2c:	bc09      	pop	{r0, r3}
 8004e2e:	6819      	ldr	r1, [r3, #0]
 8004e30:	6808      	ldr	r0, [r1, #0]
 8004e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e36:	f01e 0f10 	tst.w	lr, #16
 8004e3a:	bf08      	it	eq
 8004e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e40:	f380 8809 	msr	PSP, r0
 8004e44:	f3bf 8f6f 	isb	sy
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	f3af 8000 	nop.w

08004e50 <pxCurrentTCBConst>:
 8004e50:	200003c4 	.word	0x200003c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004e54:	bf00      	nop
 8004e56:	bf00      	nop

08004e58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e62:	f383 8811 	msr	BASEPRI, r3
 8004e66:	f3bf 8f6f 	isb	sy
 8004e6a:	f3bf 8f4f 	dsb	sy
 8004e6e:	607b      	str	r3, [r7, #4]
}
 8004e70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e72:	f7ff fa1b 	bl	80042ac <xTaskIncrementTick>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d003      	beq.n	8004e84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e7c:	4b06      	ldr	r3, [pc, #24]	@ (8004e98 <SysTick_Handler+0x40>)
 8004e7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	2300      	movs	r3, #0
 8004e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	f383 8811 	msr	BASEPRI, r3
}
 8004e8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e90:	bf00      	nop
 8004e92:	3708      	adds	r7, #8
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	e000ed04 	.word	0xe000ed04

08004e9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed0 <vPortSetupTimerInterrupt+0x34>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed4 <vPortSetupTimerInterrupt+0x38>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004eac:	4b0a      	ldr	r3, [pc, #40]	@ (8004ed8 <vPortSetupTimerInterrupt+0x3c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004edc <vPortSetupTimerInterrupt+0x40>)
 8004eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb6:	099b      	lsrs	r3, r3, #6
 8004eb8:	4a09      	ldr	r2, [pc, #36]	@ (8004ee0 <vPortSetupTimerInterrupt+0x44>)
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004ebe:	4b04      	ldr	r3, [pc, #16]	@ (8004ed0 <vPortSetupTimerInterrupt+0x34>)
 8004ec0:	2207      	movs	r2, #7
 8004ec2:	601a      	str	r2, [r3, #0]
}
 8004ec4:	bf00      	nop
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	e000e010 	.word	0xe000e010
 8004ed4:	e000e018 	.word	0xe000e018
 8004ed8:	20000000 	.word	0x20000000
 8004edc:	10624dd3 	.word	0x10624dd3
 8004ee0:	e000e014 	.word	0xe000e014

08004ee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ee4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004ef4 <vPortEnableVFP+0x10>
 8004ee8:	6801      	ldr	r1, [r0, #0]
 8004eea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004eee:	6001      	str	r1, [r0, #0]
 8004ef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ef2:	bf00      	nop
 8004ef4:	e000ed88 	.word	0xe000ed88

08004ef8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b08a      	sub	sp, #40	@ 0x28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f00:	2300      	movs	r3, #0
 8004f02:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f04:	f7ff f926 	bl	8004154 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f08:	4b5c      	ldr	r3, [pc, #368]	@ (800507c <pvPortMalloc+0x184>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f10:	f000 f924 	bl	800515c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f14:	4b5a      	ldr	r3, [pc, #360]	@ (8005080 <pvPortMalloc+0x188>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f040 8095 	bne.w	800504c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d01e      	beq.n	8004f66 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004f28:	2208      	movs	r2, #8
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d015      	beq.n	8004f66 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f023 0307 	bic.w	r3, r3, #7
 8004f40:	3308      	adds	r3, #8
 8004f42:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f003 0307 	and.w	r3, r3, #7
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00b      	beq.n	8004f66 <pvPortMalloc+0x6e>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	617b      	str	r3, [r7, #20]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d06f      	beq.n	800504c <pvPortMalloc+0x154>
 8004f6c:	4b45      	ldr	r3, [pc, #276]	@ (8005084 <pvPortMalloc+0x18c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d86a      	bhi.n	800504c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f76:	4b44      	ldr	r3, [pc, #272]	@ (8005088 <pvPortMalloc+0x190>)
 8004f78:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f7a:	4b43      	ldr	r3, [pc, #268]	@ (8005088 <pvPortMalloc+0x190>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f80:	e004      	b.n	8004f8c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d903      	bls.n	8004f9e <pvPortMalloc+0xa6>
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1f1      	bne.n	8004f82 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f9e:	4b37      	ldr	r3, [pc, #220]	@ (800507c <pvPortMalloc+0x184>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d051      	beq.n	800504c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004fa8:	6a3b      	ldr	r3, [r7, #32]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2208      	movs	r2, #8
 8004fae:	4413      	add	r3, r2
 8004fb0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	1ad2      	subs	r2, r2, r3
 8004fc2:	2308      	movs	r3, #8
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d920      	bls.n	800500c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004fca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4413      	add	r3, r2
 8004fd0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	f003 0307 	and.w	r3, r3, #7
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00b      	beq.n	8004ff4 <pvPortMalloc+0xfc>
	__asm volatile
 8004fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe0:	f383 8811 	msr	BASEPRI, r3
 8004fe4:	f3bf 8f6f 	isb	sy
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	613b      	str	r3, [r7, #16]
}
 8004fee:	bf00      	nop
 8004ff0:	bf00      	nop
 8004ff2:	e7fd      	b.n	8004ff0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	1ad2      	subs	r2, r2, r3
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005006:	69b8      	ldr	r0, [r7, #24]
 8005008:	f000 f90a 	bl	8005220 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800500c:	4b1d      	ldr	r3, [pc, #116]	@ (8005084 <pvPortMalloc+0x18c>)
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	4a1b      	ldr	r2, [pc, #108]	@ (8005084 <pvPortMalloc+0x18c>)
 8005018:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800501a:	4b1a      	ldr	r3, [pc, #104]	@ (8005084 <pvPortMalloc+0x18c>)
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	4b1b      	ldr	r3, [pc, #108]	@ (800508c <pvPortMalloc+0x194>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	429a      	cmp	r2, r3
 8005024:	d203      	bcs.n	800502e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005026:	4b17      	ldr	r3, [pc, #92]	@ (8005084 <pvPortMalloc+0x18c>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a18      	ldr	r2, [pc, #96]	@ (800508c <pvPortMalloc+0x194>)
 800502c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	4b13      	ldr	r3, [pc, #76]	@ (8005080 <pvPortMalloc+0x188>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	431a      	orrs	r2, r3
 8005038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800503c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503e:	2200      	movs	r2, #0
 8005040:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005042:	4b13      	ldr	r3, [pc, #76]	@ (8005090 <pvPortMalloc+0x198>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	3301      	adds	r3, #1
 8005048:	4a11      	ldr	r2, [pc, #68]	@ (8005090 <pvPortMalloc+0x198>)
 800504a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800504c:	f7ff f890 	bl	8004170 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00b      	beq.n	8005072 <pvPortMalloc+0x17a>
	__asm volatile
 800505a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505e:	f383 8811 	msr	BASEPRI, r3
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	60fb      	str	r3, [r7, #12]
}
 800506c:	bf00      	nop
 800506e:	bf00      	nop
 8005070:	e7fd      	b.n	800506e <pvPortMalloc+0x176>
	return pvReturn;
 8005072:	69fb      	ldr	r3, [r7, #28]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3728      	adds	r7, #40	@ 0x28
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	20004100 	.word	0x20004100
 8005080:	20004114 	.word	0x20004114
 8005084:	20004104 	.word	0x20004104
 8005088:	200040f8 	.word	0x200040f8
 800508c:	20004108 	.word	0x20004108
 8005090:	2000410c 	.word	0x2000410c

08005094 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d04f      	beq.n	8005146 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80050a6:	2308      	movs	r3, #8
 80050a8:	425b      	negs	r3, r3
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	4413      	add	r3, r2
 80050ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	4b25      	ldr	r3, [pc, #148]	@ (8005150 <vPortFree+0xbc>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4013      	ands	r3, r2
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10b      	bne.n	80050da <vPortFree+0x46>
	__asm volatile
 80050c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c6:	f383 8811 	msr	BASEPRI, r3
 80050ca:	f3bf 8f6f 	isb	sy
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	60fb      	str	r3, [r7, #12]
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	e7fd      	b.n	80050d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00b      	beq.n	80050fa <vPortFree+0x66>
	__asm volatile
 80050e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e6:	f383 8811 	msr	BASEPRI, r3
 80050ea:	f3bf 8f6f 	isb	sy
 80050ee:	f3bf 8f4f 	dsb	sy
 80050f2:	60bb      	str	r3, [r7, #8]
}
 80050f4:	bf00      	nop
 80050f6:	bf00      	nop
 80050f8:	e7fd      	b.n	80050f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	4b14      	ldr	r3, [pc, #80]	@ (8005150 <vPortFree+0xbc>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4013      	ands	r3, r2
 8005104:	2b00      	cmp	r3, #0
 8005106:	d01e      	beq.n	8005146 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d11a      	bne.n	8005146 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	4b0e      	ldr	r3, [pc, #56]	@ (8005150 <vPortFree+0xbc>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	43db      	mvns	r3, r3
 800511a:	401a      	ands	r2, r3
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005120:	f7ff f818 	bl	8004154 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	4b0a      	ldr	r3, [pc, #40]	@ (8005154 <vPortFree+0xc0>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4413      	add	r3, r2
 800512e:	4a09      	ldr	r2, [pc, #36]	@ (8005154 <vPortFree+0xc0>)
 8005130:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005132:	6938      	ldr	r0, [r7, #16]
 8005134:	f000 f874 	bl	8005220 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005138:	4b07      	ldr	r3, [pc, #28]	@ (8005158 <vPortFree+0xc4>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3301      	adds	r3, #1
 800513e:	4a06      	ldr	r2, [pc, #24]	@ (8005158 <vPortFree+0xc4>)
 8005140:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005142:	f7ff f815 	bl	8004170 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005146:	bf00      	nop
 8005148:	3718      	adds	r7, #24
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	20004114 	.word	0x20004114
 8005154:	20004104 	.word	0x20004104
 8005158:	20004110 	.word	0x20004110

0800515c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800515c:	b480      	push	{r7}
 800515e:	b085      	sub	sp, #20
 8005160:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005162:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005166:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005168:	4b27      	ldr	r3, [pc, #156]	@ (8005208 <prvHeapInit+0xac>)
 800516a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f003 0307 	and.w	r3, r3, #7
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00c      	beq.n	8005190 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	3307      	adds	r3, #7
 800517a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0307 	bic.w	r3, r3, #7
 8005182:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	4a1f      	ldr	r2, [pc, #124]	@ (8005208 <prvHeapInit+0xac>)
 800518c:	4413      	add	r3, r2
 800518e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005194:	4a1d      	ldr	r2, [pc, #116]	@ (800520c <prvHeapInit+0xb0>)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800519a:	4b1c      	ldr	r3, [pc, #112]	@ (800520c <prvHeapInit+0xb0>)
 800519c:	2200      	movs	r2, #0
 800519e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68ba      	ldr	r2, [r7, #8]
 80051a4:	4413      	add	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051a8:	2208      	movs	r2, #8
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1a9b      	subs	r3, r3, r2
 80051ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f023 0307 	bic.w	r3, r3, #7
 80051b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	4a15      	ldr	r2, [pc, #84]	@ (8005210 <prvHeapInit+0xb4>)
 80051bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051be:	4b14      	ldr	r3, [pc, #80]	@ (8005210 <prvHeapInit+0xb4>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2200      	movs	r2, #0
 80051c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051c6:	4b12      	ldr	r3, [pc, #72]	@ (8005210 <prvHeapInit+0xb4>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2200      	movs	r2, #0
 80051cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	1ad2      	subs	r2, r2, r3
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005210 <prvHeapInit+0xb4>)
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005214 <prvHeapInit+0xb8>)
 80051ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	4a09      	ldr	r2, [pc, #36]	@ (8005218 <prvHeapInit+0xbc>)
 80051f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051f4:	4b09      	ldr	r3, [pc, #36]	@ (800521c <prvHeapInit+0xc0>)
 80051f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80051fa:	601a      	str	r2, [r3, #0]
}
 80051fc:	bf00      	nop
 80051fe:	3714      	adds	r7, #20
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr
 8005208:	200004f8 	.word	0x200004f8
 800520c:	200040f8 	.word	0x200040f8
 8005210:	20004100 	.word	0x20004100
 8005214:	20004108 	.word	0x20004108
 8005218:	20004104 	.word	0x20004104
 800521c:	20004114 	.word	0x20004114

08005220 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005228:	4b28      	ldr	r3, [pc, #160]	@ (80052cc <prvInsertBlockIntoFreeList+0xac>)
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	e002      	b.n	8005234 <prvInsertBlockIntoFreeList+0x14>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	60fb      	str	r3, [r7, #12]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	429a      	cmp	r2, r3
 800523c:	d8f7      	bhi.n	800522e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	68ba      	ldr	r2, [r7, #8]
 8005248:	4413      	add	r3, r2
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	429a      	cmp	r2, r3
 800524e:	d108      	bne.n	8005262 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	441a      	add	r2, r3
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	441a      	add	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	429a      	cmp	r2, r3
 8005274:	d118      	bne.n	80052a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	4b15      	ldr	r3, [pc, #84]	@ (80052d0 <prvInsertBlockIntoFreeList+0xb0>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	429a      	cmp	r2, r3
 8005280:	d00d      	beq.n	800529e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	441a      	add	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	e008      	b.n	80052b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800529e:	4b0c      	ldr	r3, [pc, #48]	@ (80052d0 <prvInsertBlockIntoFreeList+0xb0>)
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	e003      	b.n	80052b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d002      	beq.n	80052be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052be:	bf00      	nop
 80052c0:	3714      	adds	r7, #20
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	200040f8 	.word	0x200040f8
 80052d0:	20004100 	.word	0x20004100

080052d4 <siprintf>:
 80052d4:	b40e      	push	{r1, r2, r3}
 80052d6:	b510      	push	{r4, lr}
 80052d8:	b09d      	sub	sp, #116	@ 0x74
 80052da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80052dc:	9002      	str	r0, [sp, #8]
 80052de:	9006      	str	r0, [sp, #24]
 80052e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80052e4:	480a      	ldr	r0, [pc, #40]	@ (8005310 <siprintf+0x3c>)
 80052e6:	9107      	str	r1, [sp, #28]
 80052e8:	9104      	str	r1, [sp, #16]
 80052ea:	490a      	ldr	r1, [pc, #40]	@ (8005314 <siprintf+0x40>)
 80052ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80052f0:	9105      	str	r1, [sp, #20]
 80052f2:	2400      	movs	r4, #0
 80052f4:	a902      	add	r1, sp, #8
 80052f6:	6800      	ldr	r0, [r0, #0]
 80052f8:	9301      	str	r3, [sp, #4]
 80052fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80052fc:	f000 fa00 	bl	8005700 <_svfiprintf_r>
 8005300:	9b02      	ldr	r3, [sp, #8]
 8005302:	701c      	strb	r4, [r3, #0]
 8005304:	b01d      	add	sp, #116	@ 0x74
 8005306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800530a:	b003      	add	sp, #12
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop
 8005310:	20000010 	.word	0x20000010
 8005314:	ffff0208 	.word	0xffff0208

08005318 <memset>:
 8005318:	4402      	add	r2, r0
 800531a:	4603      	mov	r3, r0
 800531c:	4293      	cmp	r3, r2
 800531e:	d100      	bne.n	8005322 <memset+0xa>
 8005320:	4770      	bx	lr
 8005322:	f803 1b01 	strb.w	r1, [r3], #1
 8005326:	e7f9      	b.n	800531c <memset+0x4>

08005328 <_reclaim_reent>:
 8005328:	4b2d      	ldr	r3, [pc, #180]	@ (80053e0 <_reclaim_reent+0xb8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4283      	cmp	r3, r0
 800532e:	b570      	push	{r4, r5, r6, lr}
 8005330:	4604      	mov	r4, r0
 8005332:	d053      	beq.n	80053dc <_reclaim_reent+0xb4>
 8005334:	69c3      	ldr	r3, [r0, #28]
 8005336:	b31b      	cbz	r3, 8005380 <_reclaim_reent+0x58>
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	b163      	cbz	r3, 8005356 <_reclaim_reent+0x2e>
 800533c:	2500      	movs	r5, #0
 800533e:	69e3      	ldr	r3, [r4, #28]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	5959      	ldr	r1, [r3, r5]
 8005344:	b9b1      	cbnz	r1, 8005374 <_reclaim_reent+0x4c>
 8005346:	3504      	adds	r5, #4
 8005348:	2d80      	cmp	r5, #128	@ 0x80
 800534a:	d1f8      	bne.n	800533e <_reclaim_reent+0x16>
 800534c:	69e3      	ldr	r3, [r4, #28]
 800534e:	4620      	mov	r0, r4
 8005350:	68d9      	ldr	r1, [r3, #12]
 8005352:	f000 f881 	bl	8005458 <_free_r>
 8005356:	69e3      	ldr	r3, [r4, #28]
 8005358:	6819      	ldr	r1, [r3, #0]
 800535a:	b111      	cbz	r1, 8005362 <_reclaim_reent+0x3a>
 800535c:	4620      	mov	r0, r4
 800535e:	f000 f87b 	bl	8005458 <_free_r>
 8005362:	69e3      	ldr	r3, [r4, #28]
 8005364:	689d      	ldr	r5, [r3, #8]
 8005366:	b15d      	cbz	r5, 8005380 <_reclaim_reent+0x58>
 8005368:	4629      	mov	r1, r5
 800536a:	4620      	mov	r0, r4
 800536c:	682d      	ldr	r5, [r5, #0]
 800536e:	f000 f873 	bl	8005458 <_free_r>
 8005372:	e7f8      	b.n	8005366 <_reclaim_reent+0x3e>
 8005374:	680e      	ldr	r6, [r1, #0]
 8005376:	4620      	mov	r0, r4
 8005378:	f000 f86e 	bl	8005458 <_free_r>
 800537c:	4631      	mov	r1, r6
 800537e:	e7e1      	b.n	8005344 <_reclaim_reent+0x1c>
 8005380:	6961      	ldr	r1, [r4, #20]
 8005382:	b111      	cbz	r1, 800538a <_reclaim_reent+0x62>
 8005384:	4620      	mov	r0, r4
 8005386:	f000 f867 	bl	8005458 <_free_r>
 800538a:	69e1      	ldr	r1, [r4, #28]
 800538c:	b111      	cbz	r1, 8005394 <_reclaim_reent+0x6c>
 800538e:	4620      	mov	r0, r4
 8005390:	f000 f862 	bl	8005458 <_free_r>
 8005394:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005396:	b111      	cbz	r1, 800539e <_reclaim_reent+0x76>
 8005398:	4620      	mov	r0, r4
 800539a:	f000 f85d 	bl	8005458 <_free_r>
 800539e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053a0:	b111      	cbz	r1, 80053a8 <_reclaim_reent+0x80>
 80053a2:	4620      	mov	r0, r4
 80053a4:	f000 f858 	bl	8005458 <_free_r>
 80053a8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80053aa:	b111      	cbz	r1, 80053b2 <_reclaim_reent+0x8a>
 80053ac:	4620      	mov	r0, r4
 80053ae:	f000 f853 	bl	8005458 <_free_r>
 80053b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80053b4:	b111      	cbz	r1, 80053bc <_reclaim_reent+0x94>
 80053b6:	4620      	mov	r0, r4
 80053b8:	f000 f84e 	bl	8005458 <_free_r>
 80053bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80053be:	b111      	cbz	r1, 80053c6 <_reclaim_reent+0x9e>
 80053c0:	4620      	mov	r0, r4
 80053c2:	f000 f849 	bl	8005458 <_free_r>
 80053c6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80053c8:	b111      	cbz	r1, 80053d0 <_reclaim_reent+0xa8>
 80053ca:	4620      	mov	r0, r4
 80053cc:	f000 f844 	bl	8005458 <_free_r>
 80053d0:	6a23      	ldr	r3, [r4, #32]
 80053d2:	b11b      	cbz	r3, 80053dc <_reclaim_reent+0xb4>
 80053d4:	4620      	mov	r0, r4
 80053d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80053da:	4718      	bx	r3
 80053dc:	bd70      	pop	{r4, r5, r6, pc}
 80053de:	bf00      	nop
 80053e0:	20000010 	.word	0x20000010

080053e4 <__errno>:
 80053e4:	4b01      	ldr	r3, [pc, #4]	@ (80053ec <__errno+0x8>)
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	20000010 	.word	0x20000010

080053f0 <__libc_init_array>:
 80053f0:	b570      	push	{r4, r5, r6, lr}
 80053f2:	4d0d      	ldr	r5, [pc, #52]	@ (8005428 <__libc_init_array+0x38>)
 80053f4:	4c0d      	ldr	r4, [pc, #52]	@ (800542c <__libc_init_array+0x3c>)
 80053f6:	1b64      	subs	r4, r4, r5
 80053f8:	10a4      	asrs	r4, r4, #2
 80053fa:	2600      	movs	r6, #0
 80053fc:	42a6      	cmp	r6, r4
 80053fe:	d109      	bne.n	8005414 <__libc_init_array+0x24>
 8005400:	4d0b      	ldr	r5, [pc, #44]	@ (8005430 <__libc_init_array+0x40>)
 8005402:	4c0c      	ldr	r4, [pc, #48]	@ (8005434 <__libc_init_array+0x44>)
 8005404:	f000 fc64 	bl	8005cd0 <_init>
 8005408:	1b64      	subs	r4, r4, r5
 800540a:	10a4      	asrs	r4, r4, #2
 800540c:	2600      	movs	r6, #0
 800540e:	42a6      	cmp	r6, r4
 8005410:	d105      	bne.n	800541e <__libc_init_array+0x2e>
 8005412:	bd70      	pop	{r4, r5, r6, pc}
 8005414:	f855 3b04 	ldr.w	r3, [r5], #4
 8005418:	4798      	blx	r3
 800541a:	3601      	adds	r6, #1
 800541c:	e7ee      	b.n	80053fc <__libc_init_array+0xc>
 800541e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005422:	4798      	blx	r3
 8005424:	3601      	adds	r6, #1
 8005426:	e7f2      	b.n	800540e <__libc_init_array+0x1e>
 8005428:	08005f3c 	.word	0x08005f3c
 800542c:	08005f3c 	.word	0x08005f3c
 8005430:	08005f3c 	.word	0x08005f3c
 8005434:	08005f40 	.word	0x08005f40

08005438 <__retarget_lock_acquire_recursive>:
 8005438:	4770      	bx	lr

0800543a <__retarget_lock_release_recursive>:
 800543a:	4770      	bx	lr

0800543c <memcpy>:
 800543c:	440a      	add	r2, r1
 800543e:	4291      	cmp	r1, r2
 8005440:	f100 33ff 	add.w	r3, r0, #4294967295
 8005444:	d100      	bne.n	8005448 <memcpy+0xc>
 8005446:	4770      	bx	lr
 8005448:	b510      	push	{r4, lr}
 800544a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800544e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005452:	4291      	cmp	r1, r2
 8005454:	d1f9      	bne.n	800544a <memcpy+0xe>
 8005456:	bd10      	pop	{r4, pc}

08005458 <_free_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	4605      	mov	r5, r0
 800545c:	2900      	cmp	r1, #0
 800545e:	d041      	beq.n	80054e4 <_free_r+0x8c>
 8005460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005464:	1f0c      	subs	r4, r1, #4
 8005466:	2b00      	cmp	r3, #0
 8005468:	bfb8      	it	lt
 800546a:	18e4      	addlt	r4, r4, r3
 800546c:	f000 f8e0 	bl	8005630 <__malloc_lock>
 8005470:	4a1d      	ldr	r2, [pc, #116]	@ (80054e8 <_free_r+0x90>)
 8005472:	6813      	ldr	r3, [r2, #0]
 8005474:	b933      	cbnz	r3, 8005484 <_free_r+0x2c>
 8005476:	6063      	str	r3, [r4, #4]
 8005478:	6014      	str	r4, [r2, #0]
 800547a:	4628      	mov	r0, r5
 800547c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005480:	f000 b8dc 	b.w	800563c <__malloc_unlock>
 8005484:	42a3      	cmp	r3, r4
 8005486:	d908      	bls.n	800549a <_free_r+0x42>
 8005488:	6820      	ldr	r0, [r4, #0]
 800548a:	1821      	adds	r1, r4, r0
 800548c:	428b      	cmp	r3, r1
 800548e:	bf01      	itttt	eq
 8005490:	6819      	ldreq	r1, [r3, #0]
 8005492:	685b      	ldreq	r3, [r3, #4]
 8005494:	1809      	addeq	r1, r1, r0
 8005496:	6021      	streq	r1, [r4, #0]
 8005498:	e7ed      	b.n	8005476 <_free_r+0x1e>
 800549a:	461a      	mov	r2, r3
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	b10b      	cbz	r3, 80054a4 <_free_r+0x4c>
 80054a0:	42a3      	cmp	r3, r4
 80054a2:	d9fa      	bls.n	800549a <_free_r+0x42>
 80054a4:	6811      	ldr	r1, [r2, #0]
 80054a6:	1850      	adds	r0, r2, r1
 80054a8:	42a0      	cmp	r0, r4
 80054aa:	d10b      	bne.n	80054c4 <_free_r+0x6c>
 80054ac:	6820      	ldr	r0, [r4, #0]
 80054ae:	4401      	add	r1, r0
 80054b0:	1850      	adds	r0, r2, r1
 80054b2:	4283      	cmp	r3, r0
 80054b4:	6011      	str	r1, [r2, #0]
 80054b6:	d1e0      	bne.n	800547a <_free_r+0x22>
 80054b8:	6818      	ldr	r0, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	6053      	str	r3, [r2, #4]
 80054be:	4408      	add	r0, r1
 80054c0:	6010      	str	r0, [r2, #0]
 80054c2:	e7da      	b.n	800547a <_free_r+0x22>
 80054c4:	d902      	bls.n	80054cc <_free_r+0x74>
 80054c6:	230c      	movs	r3, #12
 80054c8:	602b      	str	r3, [r5, #0]
 80054ca:	e7d6      	b.n	800547a <_free_r+0x22>
 80054cc:	6820      	ldr	r0, [r4, #0]
 80054ce:	1821      	adds	r1, r4, r0
 80054d0:	428b      	cmp	r3, r1
 80054d2:	bf04      	itt	eq
 80054d4:	6819      	ldreq	r1, [r3, #0]
 80054d6:	685b      	ldreq	r3, [r3, #4]
 80054d8:	6063      	str	r3, [r4, #4]
 80054da:	bf04      	itt	eq
 80054dc:	1809      	addeq	r1, r1, r0
 80054de:	6021      	streq	r1, [r4, #0]
 80054e0:	6054      	str	r4, [r2, #4]
 80054e2:	e7ca      	b.n	800547a <_free_r+0x22>
 80054e4:	bd38      	pop	{r3, r4, r5, pc}
 80054e6:	bf00      	nop
 80054e8:	2000425c 	.word	0x2000425c

080054ec <sbrk_aligned>:
 80054ec:	b570      	push	{r4, r5, r6, lr}
 80054ee:	4e0f      	ldr	r6, [pc, #60]	@ (800552c <sbrk_aligned+0x40>)
 80054f0:	460c      	mov	r4, r1
 80054f2:	6831      	ldr	r1, [r6, #0]
 80054f4:	4605      	mov	r5, r0
 80054f6:	b911      	cbnz	r1, 80054fe <sbrk_aligned+0x12>
 80054f8:	f000 fba4 	bl	8005c44 <_sbrk_r>
 80054fc:	6030      	str	r0, [r6, #0]
 80054fe:	4621      	mov	r1, r4
 8005500:	4628      	mov	r0, r5
 8005502:	f000 fb9f 	bl	8005c44 <_sbrk_r>
 8005506:	1c43      	adds	r3, r0, #1
 8005508:	d103      	bne.n	8005512 <sbrk_aligned+0x26>
 800550a:	f04f 34ff 	mov.w	r4, #4294967295
 800550e:	4620      	mov	r0, r4
 8005510:	bd70      	pop	{r4, r5, r6, pc}
 8005512:	1cc4      	adds	r4, r0, #3
 8005514:	f024 0403 	bic.w	r4, r4, #3
 8005518:	42a0      	cmp	r0, r4
 800551a:	d0f8      	beq.n	800550e <sbrk_aligned+0x22>
 800551c:	1a21      	subs	r1, r4, r0
 800551e:	4628      	mov	r0, r5
 8005520:	f000 fb90 	bl	8005c44 <_sbrk_r>
 8005524:	3001      	adds	r0, #1
 8005526:	d1f2      	bne.n	800550e <sbrk_aligned+0x22>
 8005528:	e7ef      	b.n	800550a <sbrk_aligned+0x1e>
 800552a:	bf00      	nop
 800552c:	20004258 	.word	0x20004258

08005530 <_malloc_r>:
 8005530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005534:	1ccd      	adds	r5, r1, #3
 8005536:	f025 0503 	bic.w	r5, r5, #3
 800553a:	3508      	adds	r5, #8
 800553c:	2d0c      	cmp	r5, #12
 800553e:	bf38      	it	cc
 8005540:	250c      	movcc	r5, #12
 8005542:	2d00      	cmp	r5, #0
 8005544:	4606      	mov	r6, r0
 8005546:	db01      	blt.n	800554c <_malloc_r+0x1c>
 8005548:	42a9      	cmp	r1, r5
 800554a:	d904      	bls.n	8005556 <_malloc_r+0x26>
 800554c:	230c      	movs	r3, #12
 800554e:	6033      	str	r3, [r6, #0]
 8005550:	2000      	movs	r0, #0
 8005552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005556:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800562c <_malloc_r+0xfc>
 800555a:	f000 f869 	bl	8005630 <__malloc_lock>
 800555e:	f8d8 3000 	ldr.w	r3, [r8]
 8005562:	461c      	mov	r4, r3
 8005564:	bb44      	cbnz	r4, 80055b8 <_malloc_r+0x88>
 8005566:	4629      	mov	r1, r5
 8005568:	4630      	mov	r0, r6
 800556a:	f7ff ffbf 	bl	80054ec <sbrk_aligned>
 800556e:	1c43      	adds	r3, r0, #1
 8005570:	4604      	mov	r4, r0
 8005572:	d158      	bne.n	8005626 <_malloc_r+0xf6>
 8005574:	f8d8 4000 	ldr.w	r4, [r8]
 8005578:	4627      	mov	r7, r4
 800557a:	2f00      	cmp	r7, #0
 800557c:	d143      	bne.n	8005606 <_malloc_r+0xd6>
 800557e:	2c00      	cmp	r4, #0
 8005580:	d04b      	beq.n	800561a <_malloc_r+0xea>
 8005582:	6823      	ldr	r3, [r4, #0]
 8005584:	4639      	mov	r1, r7
 8005586:	4630      	mov	r0, r6
 8005588:	eb04 0903 	add.w	r9, r4, r3
 800558c:	f000 fb5a 	bl	8005c44 <_sbrk_r>
 8005590:	4581      	cmp	r9, r0
 8005592:	d142      	bne.n	800561a <_malloc_r+0xea>
 8005594:	6821      	ldr	r1, [r4, #0]
 8005596:	1a6d      	subs	r5, r5, r1
 8005598:	4629      	mov	r1, r5
 800559a:	4630      	mov	r0, r6
 800559c:	f7ff ffa6 	bl	80054ec <sbrk_aligned>
 80055a0:	3001      	adds	r0, #1
 80055a2:	d03a      	beq.n	800561a <_malloc_r+0xea>
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	442b      	add	r3, r5
 80055a8:	6023      	str	r3, [r4, #0]
 80055aa:	f8d8 3000 	ldr.w	r3, [r8]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	bb62      	cbnz	r2, 800560c <_malloc_r+0xdc>
 80055b2:	f8c8 7000 	str.w	r7, [r8]
 80055b6:	e00f      	b.n	80055d8 <_malloc_r+0xa8>
 80055b8:	6822      	ldr	r2, [r4, #0]
 80055ba:	1b52      	subs	r2, r2, r5
 80055bc:	d420      	bmi.n	8005600 <_malloc_r+0xd0>
 80055be:	2a0b      	cmp	r2, #11
 80055c0:	d917      	bls.n	80055f2 <_malloc_r+0xc2>
 80055c2:	1961      	adds	r1, r4, r5
 80055c4:	42a3      	cmp	r3, r4
 80055c6:	6025      	str	r5, [r4, #0]
 80055c8:	bf18      	it	ne
 80055ca:	6059      	strne	r1, [r3, #4]
 80055cc:	6863      	ldr	r3, [r4, #4]
 80055ce:	bf08      	it	eq
 80055d0:	f8c8 1000 	streq.w	r1, [r8]
 80055d4:	5162      	str	r2, [r4, r5]
 80055d6:	604b      	str	r3, [r1, #4]
 80055d8:	4630      	mov	r0, r6
 80055da:	f000 f82f 	bl	800563c <__malloc_unlock>
 80055de:	f104 000b 	add.w	r0, r4, #11
 80055e2:	1d23      	adds	r3, r4, #4
 80055e4:	f020 0007 	bic.w	r0, r0, #7
 80055e8:	1ac2      	subs	r2, r0, r3
 80055ea:	bf1c      	itt	ne
 80055ec:	1a1b      	subne	r3, r3, r0
 80055ee:	50a3      	strne	r3, [r4, r2]
 80055f0:	e7af      	b.n	8005552 <_malloc_r+0x22>
 80055f2:	6862      	ldr	r2, [r4, #4]
 80055f4:	42a3      	cmp	r3, r4
 80055f6:	bf0c      	ite	eq
 80055f8:	f8c8 2000 	streq.w	r2, [r8]
 80055fc:	605a      	strne	r2, [r3, #4]
 80055fe:	e7eb      	b.n	80055d8 <_malloc_r+0xa8>
 8005600:	4623      	mov	r3, r4
 8005602:	6864      	ldr	r4, [r4, #4]
 8005604:	e7ae      	b.n	8005564 <_malloc_r+0x34>
 8005606:	463c      	mov	r4, r7
 8005608:	687f      	ldr	r7, [r7, #4]
 800560a:	e7b6      	b.n	800557a <_malloc_r+0x4a>
 800560c:	461a      	mov	r2, r3
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	42a3      	cmp	r3, r4
 8005612:	d1fb      	bne.n	800560c <_malloc_r+0xdc>
 8005614:	2300      	movs	r3, #0
 8005616:	6053      	str	r3, [r2, #4]
 8005618:	e7de      	b.n	80055d8 <_malloc_r+0xa8>
 800561a:	230c      	movs	r3, #12
 800561c:	6033      	str	r3, [r6, #0]
 800561e:	4630      	mov	r0, r6
 8005620:	f000 f80c 	bl	800563c <__malloc_unlock>
 8005624:	e794      	b.n	8005550 <_malloc_r+0x20>
 8005626:	6005      	str	r5, [r0, #0]
 8005628:	e7d6      	b.n	80055d8 <_malloc_r+0xa8>
 800562a:	bf00      	nop
 800562c:	2000425c 	.word	0x2000425c

08005630 <__malloc_lock>:
 8005630:	4801      	ldr	r0, [pc, #4]	@ (8005638 <__malloc_lock+0x8>)
 8005632:	f7ff bf01 	b.w	8005438 <__retarget_lock_acquire_recursive>
 8005636:	bf00      	nop
 8005638:	20004254 	.word	0x20004254

0800563c <__malloc_unlock>:
 800563c:	4801      	ldr	r0, [pc, #4]	@ (8005644 <__malloc_unlock+0x8>)
 800563e:	f7ff befc 	b.w	800543a <__retarget_lock_release_recursive>
 8005642:	bf00      	nop
 8005644:	20004254 	.word	0x20004254

08005648 <__ssputs_r>:
 8005648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800564c:	688e      	ldr	r6, [r1, #8]
 800564e:	461f      	mov	r7, r3
 8005650:	42be      	cmp	r6, r7
 8005652:	680b      	ldr	r3, [r1, #0]
 8005654:	4682      	mov	sl, r0
 8005656:	460c      	mov	r4, r1
 8005658:	4690      	mov	r8, r2
 800565a:	d82d      	bhi.n	80056b8 <__ssputs_r+0x70>
 800565c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005660:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005664:	d026      	beq.n	80056b4 <__ssputs_r+0x6c>
 8005666:	6965      	ldr	r5, [r4, #20]
 8005668:	6909      	ldr	r1, [r1, #16]
 800566a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800566e:	eba3 0901 	sub.w	r9, r3, r1
 8005672:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005676:	1c7b      	adds	r3, r7, #1
 8005678:	444b      	add	r3, r9
 800567a:	106d      	asrs	r5, r5, #1
 800567c:	429d      	cmp	r5, r3
 800567e:	bf38      	it	cc
 8005680:	461d      	movcc	r5, r3
 8005682:	0553      	lsls	r3, r2, #21
 8005684:	d527      	bpl.n	80056d6 <__ssputs_r+0x8e>
 8005686:	4629      	mov	r1, r5
 8005688:	f7ff ff52 	bl	8005530 <_malloc_r>
 800568c:	4606      	mov	r6, r0
 800568e:	b360      	cbz	r0, 80056ea <__ssputs_r+0xa2>
 8005690:	6921      	ldr	r1, [r4, #16]
 8005692:	464a      	mov	r2, r9
 8005694:	f7ff fed2 	bl	800543c <memcpy>
 8005698:	89a3      	ldrh	r3, [r4, #12]
 800569a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800569e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056a2:	81a3      	strh	r3, [r4, #12]
 80056a4:	6126      	str	r6, [r4, #16]
 80056a6:	6165      	str	r5, [r4, #20]
 80056a8:	444e      	add	r6, r9
 80056aa:	eba5 0509 	sub.w	r5, r5, r9
 80056ae:	6026      	str	r6, [r4, #0]
 80056b0:	60a5      	str	r5, [r4, #8]
 80056b2:	463e      	mov	r6, r7
 80056b4:	42be      	cmp	r6, r7
 80056b6:	d900      	bls.n	80056ba <__ssputs_r+0x72>
 80056b8:	463e      	mov	r6, r7
 80056ba:	6820      	ldr	r0, [r4, #0]
 80056bc:	4632      	mov	r2, r6
 80056be:	4641      	mov	r1, r8
 80056c0:	f000 faa6 	bl	8005c10 <memmove>
 80056c4:	68a3      	ldr	r3, [r4, #8]
 80056c6:	1b9b      	subs	r3, r3, r6
 80056c8:	60a3      	str	r3, [r4, #8]
 80056ca:	6823      	ldr	r3, [r4, #0]
 80056cc:	4433      	add	r3, r6
 80056ce:	6023      	str	r3, [r4, #0]
 80056d0:	2000      	movs	r0, #0
 80056d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d6:	462a      	mov	r2, r5
 80056d8:	f000 fac4 	bl	8005c64 <_realloc_r>
 80056dc:	4606      	mov	r6, r0
 80056de:	2800      	cmp	r0, #0
 80056e0:	d1e0      	bne.n	80056a4 <__ssputs_r+0x5c>
 80056e2:	6921      	ldr	r1, [r4, #16]
 80056e4:	4650      	mov	r0, sl
 80056e6:	f7ff feb7 	bl	8005458 <_free_r>
 80056ea:	230c      	movs	r3, #12
 80056ec:	f8ca 3000 	str.w	r3, [sl]
 80056f0:	89a3      	ldrh	r3, [r4, #12]
 80056f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056f6:	81a3      	strh	r3, [r4, #12]
 80056f8:	f04f 30ff 	mov.w	r0, #4294967295
 80056fc:	e7e9      	b.n	80056d2 <__ssputs_r+0x8a>
	...

08005700 <_svfiprintf_r>:
 8005700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005704:	4698      	mov	r8, r3
 8005706:	898b      	ldrh	r3, [r1, #12]
 8005708:	061b      	lsls	r3, r3, #24
 800570a:	b09d      	sub	sp, #116	@ 0x74
 800570c:	4607      	mov	r7, r0
 800570e:	460d      	mov	r5, r1
 8005710:	4614      	mov	r4, r2
 8005712:	d510      	bpl.n	8005736 <_svfiprintf_r+0x36>
 8005714:	690b      	ldr	r3, [r1, #16]
 8005716:	b973      	cbnz	r3, 8005736 <_svfiprintf_r+0x36>
 8005718:	2140      	movs	r1, #64	@ 0x40
 800571a:	f7ff ff09 	bl	8005530 <_malloc_r>
 800571e:	6028      	str	r0, [r5, #0]
 8005720:	6128      	str	r0, [r5, #16]
 8005722:	b930      	cbnz	r0, 8005732 <_svfiprintf_r+0x32>
 8005724:	230c      	movs	r3, #12
 8005726:	603b      	str	r3, [r7, #0]
 8005728:	f04f 30ff 	mov.w	r0, #4294967295
 800572c:	b01d      	add	sp, #116	@ 0x74
 800572e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005732:	2340      	movs	r3, #64	@ 0x40
 8005734:	616b      	str	r3, [r5, #20]
 8005736:	2300      	movs	r3, #0
 8005738:	9309      	str	r3, [sp, #36]	@ 0x24
 800573a:	2320      	movs	r3, #32
 800573c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005740:	f8cd 800c 	str.w	r8, [sp, #12]
 8005744:	2330      	movs	r3, #48	@ 0x30
 8005746:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80058e4 <_svfiprintf_r+0x1e4>
 800574a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800574e:	f04f 0901 	mov.w	r9, #1
 8005752:	4623      	mov	r3, r4
 8005754:	469a      	mov	sl, r3
 8005756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800575a:	b10a      	cbz	r2, 8005760 <_svfiprintf_r+0x60>
 800575c:	2a25      	cmp	r2, #37	@ 0x25
 800575e:	d1f9      	bne.n	8005754 <_svfiprintf_r+0x54>
 8005760:	ebba 0b04 	subs.w	fp, sl, r4
 8005764:	d00b      	beq.n	800577e <_svfiprintf_r+0x7e>
 8005766:	465b      	mov	r3, fp
 8005768:	4622      	mov	r2, r4
 800576a:	4629      	mov	r1, r5
 800576c:	4638      	mov	r0, r7
 800576e:	f7ff ff6b 	bl	8005648 <__ssputs_r>
 8005772:	3001      	adds	r0, #1
 8005774:	f000 80a7 	beq.w	80058c6 <_svfiprintf_r+0x1c6>
 8005778:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800577a:	445a      	add	r2, fp
 800577c:	9209      	str	r2, [sp, #36]	@ 0x24
 800577e:	f89a 3000 	ldrb.w	r3, [sl]
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 809f 	beq.w	80058c6 <_svfiprintf_r+0x1c6>
 8005788:	2300      	movs	r3, #0
 800578a:	f04f 32ff 	mov.w	r2, #4294967295
 800578e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005792:	f10a 0a01 	add.w	sl, sl, #1
 8005796:	9304      	str	r3, [sp, #16]
 8005798:	9307      	str	r3, [sp, #28]
 800579a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800579e:	931a      	str	r3, [sp, #104]	@ 0x68
 80057a0:	4654      	mov	r4, sl
 80057a2:	2205      	movs	r2, #5
 80057a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057a8:	484e      	ldr	r0, [pc, #312]	@ (80058e4 <_svfiprintf_r+0x1e4>)
 80057aa:	f7fa fd21 	bl	80001f0 <memchr>
 80057ae:	9a04      	ldr	r2, [sp, #16]
 80057b0:	b9d8      	cbnz	r0, 80057ea <_svfiprintf_r+0xea>
 80057b2:	06d0      	lsls	r0, r2, #27
 80057b4:	bf44      	itt	mi
 80057b6:	2320      	movmi	r3, #32
 80057b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057bc:	0711      	lsls	r1, r2, #28
 80057be:	bf44      	itt	mi
 80057c0:	232b      	movmi	r3, #43	@ 0x2b
 80057c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057c6:	f89a 3000 	ldrb.w	r3, [sl]
 80057ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80057cc:	d015      	beq.n	80057fa <_svfiprintf_r+0xfa>
 80057ce:	9a07      	ldr	r2, [sp, #28]
 80057d0:	4654      	mov	r4, sl
 80057d2:	2000      	movs	r0, #0
 80057d4:	f04f 0c0a 	mov.w	ip, #10
 80057d8:	4621      	mov	r1, r4
 80057da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057de:	3b30      	subs	r3, #48	@ 0x30
 80057e0:	2b09      	cmp	r3, #9
 80057e2:	d94b      	bls.n	800587c <_svfiprintf_r+0x17c>
 80057e4:	b1b0      	cbz	r0, 8005814 <_svfiprintf_r+0x114>
 80057e6:	9207      	str	r2, [sp, #28]
 80057e8:	e014      	b.n	8005814 <_svfiprintf_r+0x114>
 80057ea:	eba0 0308 	sub.w	r3, r0, r8
 80057ee:	fa09 f303 	lsl.w	r3, r9, r3
 80057f2:	4313      	orrs	r3, r2
 80057f4:	9304      	str	r3, [sp, #16]
 80057f6:	46a2      	mov	sl, r4
 80057f8:	e7d2      	b.n	80057a0 <_svfiprintf_r+0xa0>
 80057fa:	9b03      	ldr	r3, [sp, #12]
 80057fc:	1d19      	adds	r1, r3, #4
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	9103      	str	r1, [sp, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	bfbb      	ittet	lt
 8005806:	425b      	neglt	r3, r3
 8005808:	f042 0202 	orrlt.w	r2, r2, #2
 800580c:	9307      	strge	r3, [sp, #28]
 800580e:	9307      	strlt	r3, [sp, #28]
 8005810:	bfb8      	it	lt
 8005812:	9204      	strlt	r2, [sp, #16]
 8005814:	7823      	ldrb	r3, [r4, #0]
 8005816:	2b2e      	cmp	r3, #46	@ 0x2e
 8005818:	d10a      	bne.n	8005830 <_svfiprintf_r+0x130>
 800581a:	7863      	ldrb	r3, [r4, #1]
 800581c:	2b2a      	cmp	r3, #42	@ 0x2a
 800581e:	d132      	bne.n	8005886 <_svfiprintf_r+0x186>
 8005820:	9b03      	ldr	r3, [sp, #12]
 8005822:	1d1a      	adds	r2, r3, #4
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	9203      	str	r2, [sp, #12]
 8005828:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800582c:	3402      	adds	r4, #2
 800582e:	9305      	str	r3, [sp, #20]
 8005830:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80058f4 <_svfiprintf_r+0x1f4>
 8005834:	7821      	ldrb	r1, [r4, #0]
 8005836:	2203      	movs	r2, #3
 8005838:	4650      	mov	r0, sl
 800583a:	f7fa fcd9 	bl	80001f0 <memchr>
 800583e:	b138      	cbz	r0, 8005850 <_svfiprintf_r+0x150>
 8005840:	9b04      	ldr	r3, [sp, #16]
 8005842:	eba0 000a 	sub.w	r0, r0, sl
 8005846:	2240      	movs	r2, #64	@ 0x40
 8005848:	4082      	lsls	r2, r0
 800584a:	4313      	orrs	r3, r2
 800584c:	3401      	adds	r4, #1
 800584e:	9304      	str	r3, [sp, #16]
 8005850:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005854:	4824      	ldr	r0, [pc, #144]	@ (80058e8 <_svfiprintf_r+0x1e8>)
 8005856:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800585a:	2206      	movs	r2, #6
 800585c:	f7fa fcc8 	bl	80001f0 <memchr>
 8005860:	2800      	cmp	r0, #0
 8005862:	d036      	beq.n	80058d2 <_svfiprintf_r+0x1d2>
 8005864:	4b21      	ldr	r3, [pc, #132]	@ (80058ec <_svfiprintf_r+0x1ec>)
 8005866:	bb1b      	cbnz	r3, 80058b0 <_svfiprintf_r+0x1b0>
 8005868:	9b03      	ldr	r3, [sp, #12]
 800586a:	3307      	adds	r3, #7
 800586c:	f023 0307 	bic.w	r3, r3, #7
 8005870:	3308      	adds	r3, #8
 8005872:	9303      	str	r3, [sp, #12]
 8005874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005876:	4433      	add	r3, r6
 8005878:	9309      	str	r3, [sp, #36]	@ 0x24
 800587a:	e76a      	b.n	8005752 <_svfiprintf_r+0x52>
 800587c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005880:	460c      	mov	r4, r1
 8005882:	2001      	movs	r0, #1
 8005884:	e7a8      	b.n	80057d8 <_svfiprintf_r+0xd8>
 8005886:	2300      	movs	r3, #0
 8005888:	3401      	adds	r4, #1
 800588a:	9305      	str	r3, [sp, #20]
 800588c:	4619      	mov	r1, r3
 800588e:	f04f 0c0a 	mov.w	ip, #10
 8005892:	4620      	mov	r0, r4
 8005894:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005898:	3a30      	subs	r2, #48	@ 0x30
 800589a:	2a09      	cmp	r2, #9
 800589c:	d903      	bls.n	80058a6 <_svfiprintf_r+0x1a6>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d0c6      	beq.n	8005830 <_svfiprintf_r+0x130>
 80058a2:	9105      	str	r1, [sp, #20]
 80058a4:	e7c4      	b.n	8005830 <_svfiprintf_r+0x130>
 80058a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80058aa:	4604      	mov	r4, r0
 80058ac:	2301      	movs	r3, #1
 80058ae:	e7f0      	b.n	8005892 <_svfiprintf_r+0x192>
 80058b0:	ab03      	add	r3, sp, #12
 80058b2:	9300      	str	r3, [sp, #0]
 80058b4:	462a      	mov	r2, r5
 80058b6:	4b0e      	ldr	r3, [pc, #56]	@ (80058f0 <_svfiprintf_r+0x1f0>)
 80058b8:	a904      	add	r1, sp, #16
 80058ba:	4638      	mov	r0, r7
 80058bc:	f3af 8000 	nop.w
 80058c0:	1c42      	adds	r2, r0, #1
 80058c2:	4606      	mov	r6, r0
 80058c4:	d1d6      	bne.n	8005874 <_svfiprintf_r+0x174>
 80058c6:	89ab      	ldrh	r3, [r5, #12]
 80058c8:	065b      	lsls	r3, r3, #25
 80058ca:	f53f af2d 	bmi.w	8005728 <_svfiprintf_r+0x28>
 80058ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80058d0:	e72c      	b.n	800572c <_svfiprintf_r+0x2c>
 80058d2:	ab03      	add	r3, sp, #12
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	462a      	mov	r2, r5
 80058d8:	4b05      	ldr	r3, [pc, #20]	@ (80058f0 <_svfiprintf_r+0x1f0>)
 80058da:	a904      	add	r1, sp, #16
 80058dc:	4638      	mov	r0, r7
 80058de:	f000 f879 	bl	80059d4 <_printf_i>
 80058e2:	e7ed      	b.n	80058c0 <_svfiprintf_r+0x1c0>
 80058e4:	08005f00 	.word	0x08005f00
 80058e8:	08005f0a 	.word	0x08005f0a
 80058ec:	00000000 	.word	0x00000000
 80058f0:	08005649 	.word	0x08005649
 80058f4:	08005f06 	.word	0x08005f06

080058f8 <_printf_common>:
 80058f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058fc:	4616      	mov	r6, r2
 80058fe:	4698      	mov	r8, r3
 8005900:	688a      	ldr	r2, [r1, #8]
 8005902:	690b      	ldr	r3, [r1, #16]
 8005904:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005908:	4293      	cmp	r3, r2
 800590a:	bfb8      	it	lt
 800590c:	4613      	movlt	r3, r2
 800590e:	6033      	str	r3, [r6, #0]
 8005910:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005914:	4607      	mov	r7, r0
 8005916:	460c      	mov	r4, r1
 8005918:	b10a      	cbz	r2, 800591e <_printf_common+0x26>
 800591a:	3301      	adds	r3, #1
 800591c:	6033      	str	r3, [r6, #0]
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	0699      	lsls	r1, r3, #26
 8005922:	bf42      	ittt	mi
 8005924:	6833      	ldrmi	r3, [r6, #0]
 8005926:	3302      	addmi	r3, #2
 8005928:	6033      	strmi	r3, [r6, #0]
 800592a:	6825      	ldr	r5, [r4, #0]
 800592c:	f015 0506 	ands.w	r5, r5, #6
 8005930:	d106      	bne.n	8005940 <_printf_common+0x48>
 8005932:	f104 0a19 	add.w	sl, r4, #25
 8005936:	68e3      	ldr	r3, [r4, #12]
 8005938:	6832      	ldr	r2, [r6, #0]
 800593a:	1a9b      	subs	r3, r3, r2
 800593c:	42ab      	cmp	r3, r5
 800593e:	dc26      	bgt.n	800598e <_printf_common+0x96>
 8005940:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005944:	6822      	ldr	r2, [r4, #0]
 8005946:	3b00      	subs	r3, #0
 8005948:	bf18      	it	ne
 800594a:	2301      	movne	r3, #1
 800594c:	0692      	lsls	r2, r2, #26
 800594e:	d42b      	bmi.n	80059a8 <_printf_common+0xb0>
 8005950:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005954:	4641      	mov	r1, r8
 8005956:	4638      	mov	r0, r7
 8005958:	47c8      	blx	r9
 800595a:	3001      	adds	r0, #1
 800595c:	d01e      	beq.n	800599c <_printf_common+0xa4>
 800595e:	6823      	ldr	r3, [r4, #0]
 8005960:	6922      	ldr	r2, [r4, #16]
 8005962:	f003 0306 	and.w	r3, r3, #6
 8005966:	2b04      	cmp	r3, #4
 8005968:	bf02      	ittt	eq
 800596a:	68e5      	ldreq	r5, [r4, #12]
 800596c:	6833      	ldreq	r3, [r6, #0]
 800596e:	1aed      	subeq	r5, r5, r3
 8005970:	68a3      	ldr	r3, [r4, #8]
 8005972:	bf0c      	ite	eq
 8005974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005978:	2500      	movne	r5, #0
 800597a:	4293      	cmp	r3, r2
 800597c:	bfc4      	itt	gt
 800597e:	1a9b      	subgt	r3, r3, r2
 8005980:	18ed      	addgt	r5, r5, r3
 8005982:	2600      	movs	r6, #0
 8005984:	341a      	adds	r4, #26
 8005986:	42b5      	cmp	r5, r6
 8005988:	d11a      	bne.n	80059c0 <_printf_common+0xc8>
 800598a:	2000      	movs	r0, #0
 800598c:	e008      	b.n	80059a0 <_printf_common+0xa8>
 800598e:	2301      	movs	r3, #1
 8005990:	4652      	mov	r2, sl
 8005992:	4641      	mov	r1, r8
 8005994:	4638      	mov	r0, r7
 8005996:	47c8      	blx	r9
 8005998:	3001      	adds	r0, #1
 800599a:	d103      	bne.n	80059a4 <_printf_common+0xac>
 800599c:	f04f 30ff 	mov.w	r0, #4294967295
 80059a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a4:	3501      	adds	r5, #1
 80059a6:	e7c6      	b.n	8005936 <_printf_common+0x3e>
 80059a8:	18e1      	adds	r1, r4, r3
 80059aa:	1c5a      	adds	r2, r3, #1
 80059ac:	2030      	movs	r0, #48	@ 0x30
 80059ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059b2:	4422      	add	r2, r4
 80059b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059bc:	3302      	adds	r3, #2
 80059be:	e7c7      	b.n	8005950 <_printf_common+0x58>
 80059c0:	2301      	movs	r3, #1
 80059c2:	4622      	mov	r2, r4
 80059c4:	4641      	mov	r1, r8
 80059c6:	4638      	mov	r0, r7
 80059c8:	47c8      	blx	r9
 80059ca:	3001      	adds	r0, #1
 80059cc:	d0e6      	beq.n	800599c <_printf_common+0xa4>
 80059ce:	3601      	adds	r6, #1
 80059d0:	e7d9      	b.n	8005986 <_printf_common+0x8e>
	...

080059d4 <_printf_i>:
 80059d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059d8:	7e0f      	ldrb	r7, [r1, #24]
 80059da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059dc:	2f78      	cmp	r7, #120	@ 0x78
 80059de:	4691      	mov	r9, r2
 80059e0:	4680      	mov	r8, r0
 80059e2:	460c      	mov	r4, r1
 80059e4:	469a      	mov	sl, r3
 80059e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80059ea:	d807      	bhi.n	80059fc <_printf_i+0x28>
 80059ec:	2f62      	cmp	r7, #98	@ 0x62
 80059ee:	d80a      	bhi.n	8005a06 <_printf_i+0x32>
 80059f0:	2f00      	cmp	r7, #0
 80059f2:	f000 80d1 	beq.w	8005b98 <_printf_i+0x1c4>
 80059f6:	2f58      	cmp	r7, #88	@ 0x58
 80059f8:	f000 80b8 	beq.w	8005b6c <_printf_i+0x198>
 80059fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a04:	e03a      	b.n	8005a7c <_printf_i+0xa8>
 8005a06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a0a:	2b15      	cmp	r3, #21
 8005a0c:	d8f6      	bhi.n	80059fc <_printf_i+0x28>
 8005a0e:	a101      	add	r1, pc, #4	@ (adr r1, 8005a14 <_printf_i+0x40>)
 8005a10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a14:	08005a6d 	.word	0x08005a6d
 8005a18:	08005a81 	.word	0x08005a81
 8005a1c:	080059fd 	.word	0x080059fd
 8005a20:	080059fd 	.word	0x080059fd
 8005a24:	080059fd 	.word	0x080059fd
 8005a28:	080059fd 	.word	0x080059fd
 8005a2c:	08005a81 	.word	0x08005a81
 8005a30:	080059fd 	.word	0x080059fd
 8005a34:	080059fd 	.word	0x080059fd
 8005a38:	080059fd 	.word	0x080059fd
 8005a3c:	080059fd 	.word	0x080059fd
 8005a40:	08005b7f 	.word	0x08005b7f
 8005a44:	08005aab 	.word	0x08005aab
 8005a48:	08005b39 	.word	0x08005b39
 8005a4c:	080059fd 	.word	0x080059fd
 8005a50:	080059fd 	.word	0x080059fd
 8005a54:	08005ba1 	.word	0x08005ba1
 8005a58:	080059fd 	.word	0x080059fd
 8005a5c:	08005aab 	.word	0x08005aab
 8005a60:	080059fd 	.word	0x080059fd
 8005a64:	080059fd 	.word	0x080059fd
 8005a68:	08005b41 	.word	0x08005b41
 8005a6c:	6833      	ldr	r3, [r6, #0]
 8005a6e:	1d1a      	adds	r2, r3, #4
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	6032      	str	r2, [r6, #0]
 8005a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e09c      	b.n	8005bba <_printf_i+0x1e6>
 8005a80:	6833      	ldr	r3, [r6, #0]
 8005a82:	6820      	ldr	r0, [r4, #0]
 8005a84:	1d19      	adds	r1, r3, #4
 8005a86:	6031      	str	r1, [r6, #0]
 8005a88:	0606      	lsls	r6, r0, #24
 8005a8a:	d501      	bpl.n	8005a90 <_printf_i+0xbc>
 8005a8c:	681d      	ldr	r5, [r3, #0]
 8005a8e:	e003      	b.n	8005a98 <_printf_i+0xc4>
 8005a90:	0645      	lsls	r5, r0, #25
 8005a92:	d5fb      	bpl.n	8005a8c <_printf_i+0xb8>
 8005a94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a98:	2d00      	cmp	r5, #0
 8005a9a:	da03      	bge.n	8005aa4 <_printf_i+0xd0>
 8005a9c:	232d      	movs	r3, #45	@ 0x2d
 8005a9e:	426d      	negs	r5, r5
 8005aa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005aa4:	4858      	ldr	r0, [pc, #352]	@ (8005c08 <_printf_i+0x234>)
 8005aa6:	230a      	movs	r3, #10
 8005aa8:	e011      	b.n	8005ace <_printf_i+0xfa>
 8005aaa:	6821      	ldr	r1, [r4, #0]
 8005aac:	6833      	ldr	r3, [r6, #0]
 8005aae:	0608      	lsls	r0, r1, #24
 8005ab0:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ab4:	d402      	bmi.n	8005abc <_printf_i+0xe8>
 8005ab6:	0649      	lsls	r1, r1, #25
 8005ab8:	bf48      	it	mi
 8005aba:	b2ad      	uxthmi	r5, r5
 8005abc:	2f6f      	cmp	r7, #111	@ 0x6f
 8005abe:	4852      	ldr	r0, [pc, #328]	@ (8005c08 <_printf_i+0x234>)
 8005ac0:	6033      	str	r3, [r6, #0]
 8005ac2:	bf14      	ite	ne
 8005ac4:	230a      	movne	r3, #10
 8005ac6:	2308      	moveq	r3, #8
 8005ac8:	2100      	movs	r1, #0
 8005aca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ace:	6866      	ldr	r6, [r4, #4]
 8005ad0:	60a6      	str	r6, [r4, #8]
 8005ad2:	2e00      	cmp	r6, #0
 8005ad4:	db05      	blt.n	8005ae2 <_printf_i+0x10e>
 8005ad6:	6821      	ldr	r1, [r4, #0]
 8005ad8:	432e      	orrs	r6, r5
 8005ada:	f021 0104 	bic.w	r1, r1, #4
 8005ade:	6021      	str	r1, [r4, #0]
 8005ae0:	d04b      	beq.n	8005b7a <_printf_i+0x1a6>
 8005ae2:	4616      	mov	r6, r2
 8005ae4:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ae8:	fb03 5711 	mls	r7, r3, r1, r5
 8005aec:	5dc7      	ldrb	r7, [r0, r7]
 8005aee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005af2:	462f      	mov	r7, r5
 8005af4:	42bb      	cmp	r3, r7
 8005af6:	460d      	mov	r5, r1
 8005af8:	d9f4      	bls.n	8005ae4 <_printf_i+0x110>
 8005afa:	2b08      	cmp	r3, #8
 8005afc:	d10b      	bne.n	8005b16 <_printf_i+0x142>
 8005afe:	6823      	ldr	r3, [r4, #0]
 8005b00:	07df      	lsls	r7, r3, #31
 8005b02:	d508      	bpl.n	8005b16 <_printf_i+0x142>
 8005b04:	6923      	ldr	r3, [r4, #16]
 8005b06:	6861      	ldr	r1, [r4, #4]
 8005b08:	4299      	cmp	r1, r3
 8005b0a:	bfde      	ittt	le
 8005b0c:	2330      	movle	r3, #48	@ 0x30
 8005b0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b16:	1b92      	subs	r2, r2, r6
 8005b18:	6122      	str	r2, [r4, #16]
 8005b1a:	f8cd a000 	str.w	sl, [sp]
 8005b1e:	464b      	mov	r3, r9
 8005b20:	aa03      	add	r2, sp, #12
 8005b22:	4621      	mov	r1, r4
 8005b24:	4640      	mov	r0, r8
 8005b26:	f7ff fee7 	bl	80058f8 <_printf_common>
 8005b2a:	3001      	adds	r0, #1
 8005b2c:	d14a      	bne.n	8005bc4 <_printf_i+0x1f0>
 8005b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b32:	b004      	add	sp, #16
 8005b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	f043 0320 	orr.w	r3, r3, #32
 8005b3e:	6023      	str	r3, [r4, #0]
 8005b40:	4832      	ldr	r0, [pc, #200]	@ (8005c0c <_printf_i+0x238>)
 8005b42:	2778      	movs	r7, #120	@ 0x78
 8005b44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	6831      	ldr	r1, [r6, #0]
 8005b4c:	061f      	lsls	r7, r3, #24
 8005b4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b52:	d402      	bmi.n	8005b5a <_printf_i+0x186>
 8005b54:	065f      	lsls	r7, r3, #25
 8005b56:	bf48      	it	mi
 8005b58:	b2ad      	uxthmi	r5, r5
 8005b5a:	6031      	str	r1, [r6, #0]
 8005b5c:	07d9      	lsls	r1, r3, #31
 8005b5e:	bf44      	itt	mi
 8005b60:	f043 0320 	orrmi.w	r3, r3, #32
 8005b64:	6023      	strmi	r3, [r4, #0]
 8005b66:	b11d      	cbz	r5, 8005b70 <_printf_i+0x19c>
 8005b68:	2310      	movs	r3, #16
 8005b6a:	e7ad      	b.n	8005ac8 <_printf_i+0xf4>
 8005b6c:	4826      	ldr	r0, [pc, #152]	@ (8005c08 <_printf_i+0x234>)
 8005b6e:	e7e9      	b.n	8005b44 <_printf_i+0x170>
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	f023 0320 	bic.w	r3, r3, #32
 8005b76:	6023      	str	r3, [r4, #0]
 8005b78:	e7f6      	b.n	8005b68 <_printf_i+0x194>
 8005b7a:	4616      	mov	r6, r2
 8005b7c:	e7bd      	b.n	8005afa <_printf_i+0x126>
 8005b7e:	6833      	ldr	r3, [r6, #0]
 8005b80:	6825      	ldr	r5, [r4, #0]
 8005b82:	6961      	ldr	r1, [r4, #20]
 8005b84:	1d18      	adds	r0, r3, #4
 8005b86:	6030      	str	r0, [r6, #0]
 8005b88:	062e      	lsls	r6, r5, #24
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	d501      	bpl.n	8005b92 <_printf_i+0x1be>
 8005b8e:	6019      	str	r1, [r3, #0]
 8005b90:	e002      	b.n	8005b98 <_printf_i+0x1c4>
 8005b92:	0668      	lsls	r0, r5, #25
 8005b94:	d5fb      	bpl.n	8005b8e <_printf_i+0x1ba>
 8005b96:	8019      	strh	r1, [r3, #0]
 8005b98:	2300      	movs	r3, #0
 8005b9a:	6123      	str	r3, [r4, #16]
 8005b9c:	4616      	mov	r6, r2
 8005b9e:	e7bc      	b.n	8005b1a <_printf_i+0x146>
 8005ba0:	6833      	ldr	r3, [r6, #0]
 8005ba2:	1d1a      	adds	r2, r3, #4
 8005ba4:	6032      	str	r2, [r6, #0]
 8005ba6:	681e      	ldr	r6, [r3, #0]
 8005ba8:	6862      	ldr	r2, [r4, #4]
 8005baa:	2100      	movs	r1, #0
 8005bac:	4630      	mov	r0, r6
 8005bae:	f7fa fb1f 	bl	80001f0 <memchr>
 8005bb2:	b108      	cbz	r0, 8005bb8 <_printf_i+0x1e4>
 8005bb4:	1b80      	subs	r0, r0, r6
 8005bb6:	6060      	str	r0, [r4, #4]
 8005bb8:	6863      	ldr	r3, [r4, #4]
 8005bba:	6123      	str	r3, [r4, #16]
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bc2:	e7aa      	b.n	8005b1a <_printf_i+0x146>
 8005bc4:	6923      	ldr	r3, [r4, #16]
 8005bc6:	4632      	mov	r2, r6
 8005bc8:	4649      	mov	r1, r9
 8005bca:	4640      	mov	r0, r8
 8005bcc:	47d0      	blx	sl
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d0ad      	beq.n	8005b2e <_printf_i+0x15a>
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	079b      	lsls	r3, r3, #30
 8005bd6:	d413      	bmi.n	8005c00 <_printf_i+0x22c>
 8005bd8:	68e0      	ldr	r0, [r4, #12]
 8005bda:	9b03      	ldr	r3, [sp, #12]
 8005bdc:	4298      	cmp	r0, r3
 8005bde:	bfb8      	it	lt
 8005be0:	4618      	movlt	r0, r3
 8005be2:	e7a6      	b.n	8005b32 <_printf_i+0x15e>
 8005be4:	2301      	movs	r3, #1
 8005be6:	4632      	mov	r2, r6
 8005be8:	4649      	mov	r1, r9
 8005bea:	4640      	mov	r0, r8
 8005bec:	47d0      	blx	sl
 8005bee:	3001      	adds	r0, #1
 8005bf0:	d09d      	beq.n	8005b2e <_printf_i+0x15a>
 8005bf2:	3501      	adds	r5, #1
 8005bf4:	68e3      	ldr	r3, [r4, #12]
 8005bf6:	9903      	ldr	r1, [sp, #12]
 8005bf8:	1a5b      	subs	r3, r3, r1
 8005bfa:	42ab      	cmp	r3, r5
 8005bfc:	dcf2      	bgt.n	8005be4 <_printf_i+0x210>
 8005bfe:	e7eb      	b.n	8005bd8 <_printf_i+0x204>
 8005c00:	2500      	movs	r5, #0
 8005c02:	f104 0619 	add.w	r6, r4, #25
 8005c06:	e7f5      	b.n	8005bf4 <_printf_i+0x220>
 8005c08:	08005f11 	.word	0x08005f11
 8005c0c:	08005f22 	.word	0x08005f22

08005c10 <memmove>:
 8005c10:	4288      	cmp	r0, r1
 8005c12:	b510      	push	{r4, lr}
 8005c14:	eb01 0402 	add.w	r4, r1, r2
 8005c18:	d902      	bls.n	8005c20 <memmove+0x10>
 8005c1a:	4284      	cmp	r4, r0
 8005c1c:	4623      	mov	r3, r4
 8005c1e:	d807      	bhi.n	8005c30 <memmove+0x20>
 8005c20:	1e43      	subs	r3, r0, #1
 8005c22:	42a1      	cmp	r1, r4
 8005c24:	d008      	beq.n	8005c38 <memmove+0x28>
 8005c26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c2e:	e7f8      	b.n	8005c22 <memmove+0x12>
 8005c30:	4402      	add	r2, r0
 8005c32:	4601      	mov	r1, r0
 8005c34:	428a      	cmp	r2, r1
 8005c36:	d100      	bne.n	8005c3a <memmove+0x2a>
 8005c38:	bd10      	pop	{r4, pc}
 8005c3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c42:	e7f7      	b.n	8005c34 <memmove+0x24>

08005c44 <_sbrk_r>:
 8005c44:	b538      	push	{r3, r4, r5, lr}
 8005c46:	4d06      	ldr	r5, [pc, #24]	@ (8005c60 <_sbrk_r+0x1c>)
 8005c48:	2300      	movs	r3, #0
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	4608      	mov	r0, r1
 8005c4e:	602b      	str	r3, [r5, #0]
 8005c50:	f7fb f850 	bl	8000cf4 <_sbrk>
 8005c54:	1c43      	adds	r3, r0, #1
 8005c56:	d102      	bne.n	8005c5e <_sbrk_r+0x1a>
 8005c58:	682b      	ldr	r3, [r5, #0]
 8005c5a:	b103      	cbz	r3, 8005c5e <_sbrk_r+0x1a>
 8005c5c:	6023      	str	r3, [r4, #0]
 8005c5e:	bd38      	pop	{r3, r4, r5, pc}
 8005c60:	20004250 	.word	0x20004250

08005c64 <_realloc_r>:
 8005c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c68:	4607      	mov	r7, r0
 8005c6a:	4614      	mov	r4, r2
 8005c6c:	460d      	mov	r5, r1
 8005c6e:	b921      	cbnz	r1, 8005c7a <_realloc_r+0x16>
 8005c70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c74:	4611      	mov	r1, r2
 8005c76:	f7ff bc5b 	b.w	8005530 <_malloc_r>
 8005c7a:	b92a      	cbnz	r2, 8005c88 <_realloc_r+0x24>
 8005c7c:	f7ff fbec 	bl	8005458 <_free_r>
 8005c80:	4625      	mov	r5, r4
 8005c82:	4628      	mov	r0, r5
 8005c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c88:	f000 f81a 	bl	8005cc0 <_malloc_usable_size_r>
 8005c8c:	4284      	cmp	r4, r0
 8005c8e:	4606      	mov	r6, r0
 8005c90:	d802      	bhi.n	8005c98 <_realloc_r+0x34>
 8005c92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c96:	d8f4      	bhi.n	8005c82 <_realloc_r+0x1e>
 8005c98:	4621      	mov	r1, r4
 8005c9a:	4638      	mov	r0, r7
 8005c9c:	f7ff fc48 	bl	8005530 <_malloc_r>
 8005ca0:	4680      	mov	r8, r0
 8005ca2:	b908      	cbnz	r0, 8005ca8 <_realloc_r+0x44>
 8005ca4:	4645      	mov	r5, r8
 8005ca6:	e7ec      	b.n	8005c82 <_realloc_r+0x1e>
 8005ca8:	42b4      	cmp	r4, r6
 8005caa:	4622      	mov	r2, r4
 8005cac:	4629      	mov	r1, r5
 8005cae:	bf28      	it	cs
 8005cb0:	4632      	movcs	r2, r6
 8005cb2:	f7ff fbc3 	bl	800543c <memcpy>
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	4638      	mov	r0, r7
 8005cba:	f7ff fbcd 	bl	8005458 <_free_r>
 8005cbe:	e7f1      	b.n	8005ca4 <_realloc_r+0x40>

08005cc0 <_malloc_usable_size_r>:
 8005cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cc4:	1f18      	subs	r0, r3, #4
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	bfbc      	itt	lt
 8005cca:	580b      	ldrlt	r3, [r1, r0]
 8005ccc:	18c0      	addlt	r0, r0, r3
 8005cce:	4770      	bx	lr

08005cd0 <_init>:
 8005cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd2:	bf00      	nop
 8005cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cd6:	bc08      	pop	{r3}
 8005cd8:	469e      	mov	lr, r3
 8005cda:	4770      	bx	lr

08005cdc <_fini>:
 8005cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cde:	bf00      	nop
 8005ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ce2:	bc08      	pop	{r3}
 8005ce4:	469e      	mov	lr, r3
 8005ce6:	4770      	bx	lr
