Execute         source -notrace -encoding utf-8 /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute           source -encoding utf-8 /tools/software/xilinx/2025.1.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls opened at Mon Feb 23 00:28:20 EST 2026
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute         write_component -config /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
Execute           send_msg_by_id INFO @200-2176@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/vitis-comp.json
Execute         write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute           send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Command       open_solution done; 0.29 sec.
Command     open_component done; 0.3 sec.
Execute     set_top top_kernel 
INFO: [HLS 200-1510] Running: set_top top_kernel 
Execute     add_files top.cpp 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
Execute     add_files -tb host.cpp 
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
Execute     config_unroll -tripcount_threshold 0 
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
Execute     config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute     set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
Execute       create_platform xczu3eg-sbva484-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx//2025.1.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx//2025.1.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
Command       create_platform done; 7.07 sec.
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.18 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.44 sec.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.69 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.18 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector top.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.6 seconds. CPU system time: 0.17 seconds. Elapsed time: 8.55 seconds; current allocated memory: 690.203 MB.
Execute         set_directive_top top_kernel -name=top_kernel 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command         ap_part_info done; 0.14 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/.systemc_flag -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.87 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  -directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/all.directive.json -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.14 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/software/xilinx/2025.1.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 6.5 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (top.cpp:610:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command         ap_part_info done; 0.16 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot -I /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.83 seconds. CPU system time: 21.94 seconds. Elapsed time: 36.33 seconds; current allocated memory: 692.121 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc -args  "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.g.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.68 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 4.87 sec.
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_kernel -reflow-float-conversion -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.34 sec.
Execute         run_link_or_opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/2025.1.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_kernel -mllvm -hls-db-dir -mllvm /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx//2025.1.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sbva484-1-e 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,673 Compile/Link (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,673 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 18,430 Unroll/Inline (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 18,430 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,920 Unroll/Inline (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,920 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,740 Unroll/Inline (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,740 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,560 Unroll/Inline (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,560 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,911 Array/Struct (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,911 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,771 Array/Struct (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,771 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,774 Array/Struct (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,774 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,777 Array/Struct (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,777 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,781 Array/Struct (step 5) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,781 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,959 Performance (step 1) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 7,959 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,639 Performance (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,639 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,729 Performance (step 3) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,729 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,129 Performance (step 4) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,164 HW Transforms (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,164 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,445 HW Transforms (step 2) (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,445 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_557_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:557:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_613_1' (top.cpp:613:23) in function 'top_kernel' completely with a factor of 30 (top.cpp:601:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_557_2' (top.cpp:557:27) in function 'stencil_stage' completely with a factor of 3 (top.cpp:538:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buf': Complete partitioning on dimension 1. (top.cpp:540:12)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'inter_strm': Complete partitioning on dimension 1. (top.cpp:606:22)
INFO: [HLS 214-241] Aggregating maxi variable 'A_out' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_in' with compact=none mode in 32-bits
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.9)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.10)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.11)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.12)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.13)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.14)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.15)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.16)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.17)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.18)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.19)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.20)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.21)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.22)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.23)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.24)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.25)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.26)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.27)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.28)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.29)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.30)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.31)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.32)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.33)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.34)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.35)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.36)' (top.cpp:586:32)
INFO: [HLS 214-364] Automatically inlining function 'compute_stencil(ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [3])' to improve effectiveness of pipeline pragma in function 'stencil_stage(hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, hls::stream<ap_fixed<24, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&) (.37)' (top.cpp:586:32)
INFO: [HLS 214-449] Automatically partitioning array 'window' dimension 1 completely based on constant index. (top.cpp:542:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'window_0' due to pipeline pragma (top.cpp:542:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'window_1' due to pipeline pragma (top.cpp:542:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'window_2' due to pipeline pragma (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'window_0': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'window_1': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-248] Applying array_partition to 'window_2': Complete partitioning on dimension 1. (top.cpp:542:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 32 in loop 'VITIS_LOOP_531_1'(top.cpp:531:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:531:23)
INFO: [HLS 214-115] Multiple burst writes of length 65536 and bit width 32 in loop 'VITIS_LOOP_594_1'(top.cpp:594:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:594:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.18 seconds. CPU system time: 3.62 seconds. Elapsed time: 22.16 seconds; current allocated memory: 710.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 710.117 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.0.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 713.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.2.prechk.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 719.191 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.g.1.bc to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'top_kernel' (top.cpp:601:1), detected/extracted 33 process function(s): 
	 'entry_proc'
	 'read_input'
	 'stencil_stage.1'
	 'stencil_stage.2'
	 'stencil_stage.3'
	 'stencil_stage.4'
	 'stencil_stage.5'
	 'stencil_stage.6'
	 'stencil_stage.7'
	 'stencil_stage.8'
	 'stencil_stage.9'
	 'stencil_stage.10'
	 'stencil_stage.11'
	 'stencil_stage.12'
	 'stencil_stage.13'
	 'stencil_stage.14'
	 'stencil_stage.15'
	 'stencil_stage.16'
	 'stencil_stage.17'
	 'stencil_stage.18'
	 'stencil_stage.19'
	 'stencil_stage.20'
	 'stencil_stage.21'
	 'stencil_stage.22'
	 'stencil_stage.23'
	 'stencil_stage.24'
	 'stencil_stage.25'
	 'stencil_stage.26'
	 'stencil_stage.27'
	 'stencil_stage.28'
	 'stencil_stage.29'
	 'stencil_stage'
	 'write_output'.
Command           transform done; 1.3 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.1.tmp.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.69 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.99 seconds; current allocated memory: 746.895 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.2.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 1.42 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.3.bc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.75 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.85 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.047 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.95 sec.
Command       elaborate done; 63.45 sec.
Execute       ap_eval exec zip -j /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.11 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
Execute         ap_set_top_model top_kernel 
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.1' to 'stencil_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.2' to 'stencil_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.3' to 'stencil_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.4' to 'stencil_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.5' to 'stencil_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.6' to 'stencil_stage_6'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.7' to 'stencil_stage_7'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.8' to 'stencil_stage_8'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.9' to 'stencil_stage_9'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.10' to 'stencil_stage_10'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.11' to 'stencil_stage_11'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.12' to 'stencil_stage_12'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.13' to 'stencil_stage_13'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.14' to 'stencil_stage_14'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.15' to 'stencil_stage_15'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.16' to 'stencil_stage_16'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.17' to 'stencil_stage_17'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.18' to 'stencil_stage_18'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.19' to 'stencil_stage_19'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.20' to 'stencil_stage_20'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.21' to 'stencil_stage_21'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.22' to 'stencil_stage_22'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.23' to 'stencil_stage_23'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.24' to 'stencil_stage_24'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.25' to 'stencil_stage_25'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.26' to 'stencil_stage_26'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.27' to 'stencil_stage_27'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.28' to 'stencil_stage_28'.
WARNING: [SYN 201-103] Legalizing function name 'stencil_stage.29' to 'stencil_stage_29'.
Execute         get_model_list top_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top_kernel 
Execute         preproc_iomode -model write_output 
Execute         preproc_iomode -model stencil_stage 
Execute         preproc_iomode -model stencil_stage.29 
Execute         preproc_iomode -model stencil_stage.28 
Execute         preproc_iomode -model stencil_stage.27 
Execute         preproc_iomode -model stencil_stage.26 
Execute         preproc_iomode -model stencil_stage.25 
Execute         preproc_iomode -model stencil_stage.24 
Execute         preproc_iomode -model stencil_stage.23 
Execute         preproc_iomode -model stencil_stage.22 
Execute         preproc_iomode -model stencil_stage.21 
Execute         preproc_iomode -model stencil_stage.20 
Execute         preproc_iomode -model stencil_stage.19 
Execute         preproc_iomode -model stencil_stage.18 
Execute         preproc_iomode -model stencil_stage.17 
Execute         preproc_iomode -model stencil_stage.16 
Execute         preproc_iomode -model stencil_stage.15 
Execute         preproc_iomode -model stencil_stage.14 
Execute         preproc_iomode -model stencil_stage.13 
Execute         preproc_iomode -model stencil_stage.12 
Execute         preproc_iomode -model stencil_stage.11 
Execute         preproc_iomode -model stencil_stage.10 
Execute         preproc_iomode -model stencil_stage.9 
Execute         preproc_iomode -model stencil_stage.8 
Execute         preproc_iomode -model stencil_stage.7 
Execute         preproc_iomode -model stencil_stage.6 
Execute         preproc_iomode -model stencil_stage.5 
Execute         preproc_iomode -model stencil_stage.4 
Execute         preproc_iomode -model stencil_stage.3 
Execute         preproc_iomode -model stencil_stage.2 
Execute         preproc_iomode -model stencil_stage.1 
Execute         preproc_iomode -model read_input 
Execute         preproc_iomode -model entry_proc 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_input stencil_stage.1 stencil_stage.2 stencil_stage.3 stencil_stage.4 stencil_stage.5 stencil_stage.6 stencil_stage.7 stencil_stage.8 stencil_stage.9 stencil_stage.10 stencil_stage.11 stencil_stage.12 stencil_stage.13 stencil_stage.14 stencil_stage.15 stencil_stage.16 stencil_stage.17 stencil_stage.18 stencil_stage.19 stencil_stage.20 stencil_stage.21 stencil_stage.22 stencil_stage.23 stencil_stage.24 stencil_stage.25 stencil_stage.26 stencil_stage.27 stencil_stage.28 stencil_stage.29 stencil_stage write_output top_kernel
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_input ...
Execute         set_default_model read_input 
Execute         apply_spec_resource_limit read_input 
INFO-FLOW: Configuring Module : stencil_stage.1 ...
Execute         set_default_model stencil_stage.1 
Execute         apply_spec_resource_limit stencil_stage.1 
INFO-FLOW: Configuring Module : stencil_stage.2 ...
Execute         set_default_model stencil_stage.2 
Execute         apply_spec_resource_limit stencil_stage.2 
INFO-FLOW: Configuring Module : stencil_stage.3 ...
Execute         set_default_model stencil_stage.3 
Execute         apply_spec_resource_limit stencil_stage.3 
INFO-FLOW: Configuring Module : stencil_stage.4 ...
Execute         set_default_model stencil_stage.4 
Execute         apply_spec_resource_limit stencil_stage.4 
INFO-FLOW: Configuring Module : stencil_stage.5 ...
Execute         set_default_model stencil_stage.5 
Execute         apply_spec_resource_limit stencil_stage.5 
INFO-FLOW: Configuring Module : stencil_stage.6 ...
Execute         set_default_model stencil_stage.6 
Execute         apply_spec_resource_limit stencil_stage.6 
INFO-FLOW: Configuring Module : stencil_stage.7 ...
Execute         set_default_model stencil_stage.7 
Execute         apply_spec_resource_limit stencil_stage.7 
INFO-FLOW: Configuring Module : stencil_stage.8 ...
Execute         set_default_model stencil_stage.8 
Execute         apply_spec_resource_limit stencil_stage.8 
INFO-FLOW: Configuring Module : stencil_stage.9 ...
Execute         set_default_model stencil_stage.9 
Execute         apply_spec_resource_limit stencil_stage.9 
INFO-FLOW: Configuring Module : stencil_stage.10 ...
Execute         set_default_model stencil_stage.10 
Execute         apply_spec_resource_limit stencil_stage.10 
INFO-FLOW: Configuring Module : stencil_stage.11 ...
Execute         set_default_model stencil_stage.11 
Execute         apply_spec_resource_limit stencil_stage.11 
INFO-FLOW: Configuring Module : stencil_stage.12 ...
Execute         set_default_model stencil_stage.12 
Execute         apply_spec_resource_limit stencil_stage.12 
INFO-FLOW: Configuring Module : stencil_stage.13 ...
Execute         set_default_model stencil_stage.13 
Execute         apply_spec_resource_limit stencil_stage.13 
INFO-FLOW: Configuring Module : stencil_stage.14 ...
Execute         set_default_model stencil_stage.14 
Execute         apply_spec_resource_limit stencil_stage.14 
INFO-FLOW: Configuring Module : stencil_stage.15 ...
Execute         set_default_model stencil_stage.15 
Execute         apply_spec_resource_limit stencil_stage.15 
INFO-FLOW: Configuring Module : stencil_stage.16 ...
Execute         set_default_model stencil_stage.16 
Execute         apply_spec_resource_limit stencil_stage.16 
INFO-FLOW: Configuring Module : stencil_stage.17 ...
Execute         set_default_model stencil_stage.17 
Execute         apply_spec_resource_limit stencil_stage.17 
INFO-FLOW: Configuring Module : stencil_stage.18 ...
Execute         set_default_model stencil_stage.18 
Execute         apply_spec_resource_limit stencil_stage.18 
INFO-FLOW: Configuring Module : stencil_stage.19 ...
Execute         set_default_model stencil_stage.19 
Execute         apply_spec_resource_limit stencil_stage.19 
INFO-FLOW: Configuring Module : stencil_stage.20 ...
Execute         set_default_model stencil_stage.20 
Execute         apply_spec_resource_limit stencil_stage.20 
INFO-FLOW: Configuring Module : stencil_stage.21 ...
Execute         set_default_model stencil_stage.21 
Execute         apply_spec_resource_limit stencil_stage.21 
INFO-FLOW: Configuring Module : stencil_stage.22 ...
Execute         set_default_model stencil_stage.22 
Execute         apply_spec_resource_limit stencil_stage.22 
INFO-FLOW: Configuring Module : stencil_stage.23 ...
Execute         set_default_model stencil_stage.23 
Execute         apply_spec_resource_limit stencil_stage.23 
INFO-FLOW: Configuring Module : stencil_stage.24 ...
Execute         set_default_model stencil_stage.24 
Execute         apply_spec_resource_limit stencil_stage.24 
INFO-FLOW: Configuring Module : stencil_stage.25 ...
Execute         set_default_model stencil_stage.25 
Execute         apply_spec_resource_limit stencil_stage.25 
INFO-FLOW: Configuring Module : stencil_stage.26 ...
Execute         set_default_model stencil_stage.26 
Execute         apply_spec_resource_limit stencil_stage.26 
INFO-FLOW: Configuring Module : stencil_stage.27 ...
Execute         set_default_model stencil_stage.27 
Execute         apply_spec_resource_limit stencil_stage.27 
INFO-FLOW: Configuring Module : stencil_stage.28 ...
Execute         set_default_model stencil_stage.28 
Execute         apply_spec_resource_limit stencil_stage.28 
INFO-FLOW: Configuring Module : stencil_stage.29 ...
Execute         set_default_model stencil_stage.29 
Execute         apply_spec_resource_limit stencil_stage.29 
INFO-FLOW: Configuring Module : stencil_stage ...
Execute         set_default_model stencil_stage 
Execute         apply_spec_resource_limit stencil_stage 
INFO-FLOW: Configuring Module : write_output ...
Execute         set_default_model write_output 
Execute         apply_spec_resource_limit write_output 
INFO-FLOW: Configuring Module : top_kernel ...
Execute         set_default_model top_kernel 
Execute         apply_spec_resource_limit top_kernel 
INFO-FLOW: Model list for preprocess: entry_proc read_input stencil_stage.1 stencil_stage.2 stencil_stage.3 stencil_stage.4 stencil_stage.5 stencil_stage.6 stencil_stage.7 stencil_stage.8 stencil_stage.9 stencil_stage.10 stencil_stage.11 stencil_stage.12 stencil_stage.13 stencil_stage.14 stencil_stage.15 stencil_stage.16 stencil_stage.17 stencil_stage.18 stencil_stage.19 stencil_stage.20 stencil_stage.21 stencil_stage.22 stencil_stage.23 stencil_stage.24 stencil_stage.25 stencil_stage.26 stencil_stage.27 stencil_stage.28 stencil_stage.29 stencil_stage write_output top_kernel
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_input ...
Execute         set_default_model read_input 
Execute         cdfg_preprocess -model read_input 
Execute         rtl_gen_preprocess read_input 
INFO-FLOW: Preprocessing Module: stencil_stage.1 ...
Execute         set_default_model stencil_stage.1 
Execute         cdfg_preprocess -model stencil_stage.1 
Execute         rtl_gen_preprocess stencil_stage.1 
INFO-FLOW: Preprocessing Module: stencil_stage.2 ...
Execute         set_default_model stencil_stage.2 
Execute         cdfg_preprocess -model stencil_stage.2 
Execute         rtl_gen_preprocess stencil_stage.2 
INFO-FLOW: Preprocessing Module: stencil_stage.3 ...
Execute         set_default_model stencil_stage.3 
Execute         cdfg_preprocess -model stencil_stage.3 
Execute         rtl_gen_preprocess stencil_stage.3 
INFO-FLOW: Preprocessing Module: stencil_stage.4 ...
Execute         set_default_model stencil_stage.4 
Execute         cdfg_preprocess -model stencil_stage.4 
Execute         rtl_gen_preprocess stencil_stage.4 
INFO-FLOW: Preprocessing Module: stencil_stage.5 ...
Execute         set_default_model stencil_stage.5 
Execute         cdfg_preprocess -model stencil_stage.5 
Execute         rtl_gen_preprocess stencil_stage.5 
INFO-FLOW: Preprocessing Module: stencil_stage.6 ...
Execute         set_default_model stencil_stage.6 
Execute         cdfg_preprocess -model stencil_stage.6 
Execute         rtl_gen_preprocess stencil_stage.6 
INFO-FLOW: Preprocessing Module: stencil_stage.7 ...
Execute         set_default_model stencil_stage.7 
Execute         cdfg_preprocess -model stencil_stage.7 
Execute         rtl_gen_preprocess stencil_stage.7 
INFO-FLOW: Preprocessing Module: stencil_stage.8 ...
Execute         set_default_model stencil_stage.8 
Execute         cdfg_preprocess -model stencil_stage.8 
Execute         rtl_gen_preprocess stencil_stage.8 
INFO-FLOW: Preprocessing Module: stencil_stage.9 ...
Execute         set_default_model stencil_stage.9 
Execute         cdfg_preprocess -model stencil_stage.9 
Execute         rtl_gen_preprocess stencil_stage.9 
INFO-FLOW: Preprocessing Module: stencil_stage.10 ...
Execute         set_default_model stencil_stage.10 
Execute         cdfg_preprocess -model stencil_stage.10 
Execute         rtl_gen_preprocess stencil_stage.10 
INFO-FLOW: Preprocessing Module: stencil_stage.11 ...
Execute         set_default_model stencil_stage.11 
Execute         cdfg_preprocess -model stencil_stage.11 
Execute         rtl_gen_preprocess stencil_stage.11 
INFO-FLOW: Preprocessing Module: stencil_stage.12 ...
Execute         set_default_model stencil_stage.12 
Execute         cdfg_preprocess -model stencil_stage.12 
Execute         rtl_gen_preprocess stencil_stage.12 
INFO-FLOW: Preprocessing Module: stencil_stage.13 ...
Execute         set_default_model stencil_stage.13 
Execute         cdfg_preprocess -model stencil_stage.13 
Execute         rtl_gen_preprocess stencil_stage.13 
INFO-FLOW: Preprocessing Module: stencil_stage.14 ...
Execute         set_default_model stencil_stage.14 
Execute         cdfg_preprocess -model stencil_stage.14 
Execute         rtl_gen_preprocess stencil_stage.14 
INFO-FLOW: Preprocessing Module: stencil_stage.15 ...
Execute         set_default_model stencil_stage.15 
Execute         cdfg_preprocess -model stencil_stage.15 
Execute         rtl_gen_preprocess stencil_stage.15 
INFO-FLOW: Preprocessing Module: stencil_stage.16 ...
Execute         set_default_model stencil_stage.16 
Execute         cdfg_preprocess -model stencil_stage.16 
Execute         rtl_gen_preprocess stencil_stage.16 
INFO-FLOW: Preprocessing Module: stencil_stage.17 ...
Execute         set_default_model stencil_stage.17 
Execute         cdfg_preprocess -model stencil_stage.17 
Execute         rtl_gen_preprocess stencil_stage.17 
INFO-FLOW: Preprocessing Module: stencil_stage.18 ...
Execute         set_default_model stencil_stage.18 
Execute         cdfg_preprocess -model stencil_stage.18 
Execute         rtl_gen_preprocess stencil_stage.18 
INFO-FLOW: Preprocessing Module: stencil_stage.19 ...
Execute         set_default_model stencil_stage.19 
Execute         cdfg_preprocess -model stencil_stage.19 
Execute         rtl_gen_preprocess stencil_stage.19 
INFO-FLOW: Preprocessing Module: stencil_stage.20 ...
Execute         set_default_model stencil_stage.20 
Execute         cdfg_preprocess -model stencil_stage.20 
Execute         rtl_gen_preprocess stencil_stage.20 
INFO-FLOW: Preprocessing Module: stencil_stage.21 ...
Execute         set_default_model stencil_stage.21 
Execute         cdfg_preprocess -model stencil_stage.21 
Execute         rtl_gen_preprocess stencil_stage.21 
INFO-FLOW: Preprocessing Module: stencil_stage.22 ...
Execute         set_default_model stencil_stage.22 
Execute         cdfg_preprocess -model stencil_stage.22 
Execute         rtl_gen_preprocess stencil_stage.22 
INFO-FLOW: Preprocessing Module: stencil_stage.23 ...
Execute         set_default_model stencil_stage.23 
Execute         cdfg_preprocess -model stencil_stage.23 
Execute         rtl_gen_preprocess stencil_stage.23 
INFO-FLOW: Preprocessing Module: stencil_stage.24 ...
Execute         set_default_model stencil_stage.24 
Execute         cdfg_preprocess -model stencil_stage.24 
Execute         rtl_gen_preprocess stencil_stage.24 
INFO-FLOW: Preprocessing Module: stencil_stage.25 ...
Execute         set_default_model stencil_stage.25 
Execute         cdfg_preprocess -model stencil_stage.25 
Execute         rtl_gen_preprocess stencil_stage.25 
INFO-FLOW: Preprocessing Module: stencil_stage.26 ...
Execute         set_default_model stencil_stage.26 
Execute         cdfg_preprocess -model stencil_stage.26 
Execute         rtl_gen_preprocess stencil_stage.26 
INFO-FLOW: Preprocessing Module: stencil_stage.27 ...
Execute         set_default_model stencil_stage.27 
Execute         cdfg_preprocess -model stencil_stage.27 
Execute         rtl_gen_preprocess stencil_stage.27 
INFO-FLOW: Preprocessing Module: stencil_stage.28 ...
Execute         set_default_model stencil_stage.28 
Execute         cdfg_preprocess -model stencil_stage.28 
Execute         rtl_gen_preprocess stencil_stage.28 
INFO-FLOW: Preprocessing Module: stencil_stage.29 ...
Execute         set_default_model stencil_stage.29 
Execute         cdfg_preprocess -model stencil_stage.29 
Execute         rtl_gen_preprocess stencil_stage.29 
INFO-FLOW: Preprocessing Module: stencil_stage ...
Execute         set_default_model stencil_stage 
Execute         cdfg_preprocess -model stencil_stage 
Execute         rtl_gen_preprocess stencil_stage 
INFO-FLOW: Preprocessing Module: write_output ...
Execute         set_default_model write_output 
Execute         cdfg_preprocess -model write_output 
Execute         rtl_gen_preprocess write_output 
INFO-FLOW: Preprocessing Module: top_kernel ...
Execute         set_default_model top_kernel 
Execute         cdfg_preprocess -model top_kernel 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for synthesis: entry_proc read_input stencil_stage.1 stencil_stage.2 stencil_stage.3 stencil_stage.4 stencil_stage.5 stencil_stage.6 stencil_stage.7 stencil_stage.8 stencil_stage.9 stencil_stage.10 stencil_stage.11 stencil_stage.12 stencil_stage.13 stencil_stage.14 stencil_stage.15 stencil_stage.16 stencil_stage.17 stencil_stage.18 stencil_stage.19 stencil_stage.20 stencil_stage.21 stencil_stage.22 stencil_stage.23 stencil_stage.24 stencil_stage.25 stencil_stage.26 stencil_stage.27 stencil_stage.28 stencil_stage.29 stencil_stage write_output top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.047 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_input 
Execute         schedule -model read_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_531_1'.
INFO: [HLS 200-876] Unable to schedule the whole 8 cycles bus request operation ('empty', top.cpp:531) on port 'gmem0' (top.cpp:531) within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_531_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.048 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.sched.adb -f 
INFO-FLOW: Finish scheduling read_input.
Execute         set_default_model read_input 
Execute         bind -model read_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.048 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.bind.adb -f 
INFO-FLOW: Finish binding read_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.1 
Execute         schedule -model stencil_stage.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.050 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.1.
Execute         set_default_model stencil_stage.1 
Execute         bind -model stencil_stage.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.2 
Execute         schedule -model stencil_stage.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.051 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.2.
Execute         set_default_model stencil_stage.2 
Execute         bind -model stencil_stage.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.051 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.3 
Execute         schedule -model stencil_stage.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.052 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.3.
Execute         set_default_model stencil_stage.3 
Execute         bind -model stencil_stage.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.052 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.4 
Execute         schedule -model stencil_stage.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.053 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.4.
Execute         set_default_model stencil_stage.4 
Execute         bind -model stencil_stage.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.053 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.5 
Execute         schedule -model stencil_stage.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.054 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.5.
Execute         set_default_model stencil_stage.5 
Execute         bind -model stencil_stage.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.6 
Execute         schedule -model stencil_stage.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.056 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.6.
Execute         set_default_model stencil_stage.6 
Execute         bind -model stencil_stage.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.056 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.7 
Execute         schedule -model stencil_stage.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.057 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.7.
Execute         set_default_model stencil_stage.7 
Execute         bind -model stencil_stage.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.057 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.8 
Execute         schedule -model stencil_stage.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.058 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.8.
Execute         set_default_model stencil_stage.8 
Execute         bind -model stencil_stage.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.058 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.9 
Execute         schedule -model stencil_stage.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.059 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.9.
Execute         set_default_model stencil_stage.9 
Execute         bind -model stencil_stage.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.059 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.10 
Execute         schedule -model stencil_stage.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.060 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.10.
Execute         set_default_model stencil_stage.10 
Execute         bind -model stencil_stage.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.060 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.11 
Execute         schedule -model stencil_stage.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.061 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.11.
Execute         set_default_model stencil_stage.11 
Execute         bind -model stencil_stage.11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.061 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.12 
Execute         schedule -model stencil_stage.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.063 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.12.
Execute         set_default_model stencil_stage.12 
Execute         bind -model stencil_stage.12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.063 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.13 
Execute         schedule -model stencil_stage.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.064 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.13.
Execute         set_default_model stencil_stage.13 
Execute         bind -model stencil_stage.13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.064 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.14 
Execute         schedule -model stencil_stage.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.065 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.14.
Execute         set_default_model stencil_stage.14 
Execute         bind -model stencil_stage.14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.065 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.15 
Execute         schedule -model stencil_stage.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.066 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.15.
Execute         set_default_model stencil_stage.15 
Execute         bind -model stencil_stage.15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.066 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.16 
Execute         schedule -model stencil_stage.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.067 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.16.
Execute         set_default_model stencil_stage.16 
Execute         bind -model stencil_stage.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.067 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.17 
Execute         schedule -model stencil_stage.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.068 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.17.
Execute         set_default_model stencil_stage.17 
Execute         bind -model stencil_stage.17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.18 
Execute         schedule -model stencil_stage.18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.070 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.18.
Execute         set_default_model stencil_stage.18 
Execute         bind -model stencil_stage.18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.070 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.19 
Execute         schedule -model stencil_stage.19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.19.
Execute         set_default_model stencil_stage.19 
Execute         bind -model stencil_stage.19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.071 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.20 
Execute         schedule -model stencil_stage.20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.072 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.20.
Execute         set_default_model stencil_stage.20 
Execute         bind -model stencil_stage.20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.21 
Execute         schedule -model stencil_stage.21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.073 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.21.
Execute         set_default_model stencil_stage.21 
Execute         bind -model stencil_stage.21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.073 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.22 
Execute         schedule -model stencil_stage.22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.074 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.22.
Execute         set_default_model stencil_stage.22 
Execute         bind -model stencil_stage.22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.074 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.23 
Execute         schedule -model stencil_stage.23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.076 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.23.
Execute         set_default_model stencil_stage.23 
Execute         bind -model stencil_stage.23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.076 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.24 
Execute         schedule -model stencil_stage.24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.077 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.24.
Execute         set_default_model stencil_stage.24 
Execute         bind -model stencil_stage.24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.077 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.25 
Execute         schedule -model stencil_stage.25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.078 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.25.
Execute         set_default_model stencil_stage.25 
Execute         bind -model stencil_stage.25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.078 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.26 
Execute         schedule -model stencil_stage.26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.26.
Execute         set_default_model stencil_stage.26 
Execute         bind -model stencil_stage.26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.27 
Execute         schedule -model stencil_stage.27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.080 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.27.
Execute         set_default_model stencil_stage.27 
Execute         bind -model stencil_stage.27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.080 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.28 
Execute         schedule -model stencil_stage.28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.081 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.28.
Execute         set_default_model stencil_stage.28 
Execute         bind -model stencil_stage.28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.081 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage.29 
Execute         schedule -model stencil_stage.29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.083 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.29.
Execute         set_default_model stencil_stage.29 
Execute         bind -model stencil_stage.29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.083 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model stencil_stage 
Execute         schedule -model stencil_stage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_548_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_548_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.084 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.sched.adb -f 
INFO-FLOW: Finish scheduling stencil_stage.
Execute         set_default_model stencil_stage 
Execute         bind -model stencil_stage 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.084 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.bind.adb -f 
INFO-FLOW: Finish binding stencil_stage.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model write_output 
Execute         schedule -model write_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_594_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'VITIS_LOOP_594_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.084 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.sched.adb -f 
INFO-FLOW: Finish scheduling write_output.
Execute         set_default_model write_output 
Execute         bind -model write_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.084 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.bind.adb -f 
INFO-FLOW: Finish binding write_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_kernel 
Execute         schedule -model top_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_write_output_U0 (from entry_proc_U0 to write_output_U0) to 32 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.085 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.verbose.sched.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling top_kernel.
Execute         set_default_model top_kernel 
Execute         bind -model top_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.085 GB.
Execute         syn_report -verbosereport -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.verbose.bind.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.bind.adb -f 
INFO-FLOW: Finish binding top_kernel.
Execute         get_model_list top_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess read_input 
Execute         rtl_gen_preprocess stencil_stage.1 
Execute         rtl_gen_preprocess stencil_stage.2 
Execute         rtl_gen_preprocess stencil_stage.3 
Execute         rtl_gen_preprocess stencil_stage.4 
Execute         rtl_gen_preprocess stencil_stage.5 
Execute         rtl_gen_preprocess stencil_stage.6 
Execute         rtl_gen_preprocess stencil_stage.7 
Execute         rtl_gen_preprocess stencil_stage.8 
Execute         rtl_gen_preprocess stencil_stage.9 
Execute         rtl_gen_preprocess stencil_stage.10 
Execute         rtl_gen_preprocess stencil_stage.11 
Execute         rtl_gen_preprocess stencil_stage.12 
Execute         rtl_gen_preprocess stencil_stage.13 
Execute         rtl_gen_preprocess stencil_stage.14 
Execute         rtl_gen_preprocess stencil_stage.15 
Execute         rtl_gen_preprocess stencil_stage.16 
Execute         rtl_gen_preprocess stencil_stage.17 
Execute         rtl_gen_preprocess stencil_stage.18 
Execute         rtl_gen_preprocess stencil_stage.19 
Execute         rtl_gen_preprocess stencil_stage.20 
Execute         rtl_gen_preprocess stencil_stage.21 
Execute         rtl_gen_preprocess stencil_stage.22 
Execute         rtl_gen_preprocess stencil_stage.23 
Execute         rtl_gen_preprocess stencil_stage.24 
Execute         rtl_gen_preprocess stencil_stage.25 
Execute         rtl_gen_preprocess stencil_stage.26 
Execute         rtl_gen_preprocess stencil_stage.27 
Execute         rtl_gen_preprocess stencil_stage.28 
Execute         rtl_gen_preprocess stencil_stage.29 
Execute         rtl_gen_preprocess stencil_stage 
Execute         rtl_gen_preprocess write_output 
Execute         rtl_gen_preprocess top_kernel 
INFO-FLOW: Model list for RTL generation: entry_proc read_input stencil_stage.1 stencil_stage.2 stencil_stage.3 stencil_stage.4 stencil_stage.5 stencil_stage.6 stencil_stage.7 stencil_stage.8 stencil_stage.9 stencil_stage.10 stencil_stage.11 stencil_stage.12 stencil_stage.13 stencil_stage.14 stencil_stage.15 stencil_stage.16 stencil_stage.17 stencil_stage.18 stencil_stage.19 stencil_stage.20 stencil_stage.21 stencil_stage.22 stencil_stage.23 stencil_stage.24 stencil_stage.25 stencil_stage.26 stencil_stage.27 stencil_stage.28 stencil_stage.29 stencil_stage write_output top_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.085 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model entry_proc -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_input -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input' pipeline 'VITIS_LOOP_531_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.086 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_input -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_read_input 
Execute         gen_rtl read_input -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_read_input 
Execute         syn_report -csynth -model read_input -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/read_input_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model read_input -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/read_input_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model read_input -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model read_input -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.adb 
Execute         db_write -model read_input -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_input -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.1 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_1' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_1'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.088 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.1 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_1 
Execute         gen_rtl stencil_stage.1 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_1 
Execute         syn_report -csynth -model stencil_stage.1 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_1_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.1 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_1_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.1 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.1 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.adb 
Execute         db_write -model stencil_stage.1 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.1 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.2 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_2' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.091 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.2 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_2 
Execute         gen_rtl stencil_stage.2 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_2 
Execute         syn_report -csynth -model stencil_stage.2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_2_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_2_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.2 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.2 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.adb 
Execute         db_write -model stencil_stage.2 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.2 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.3 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_3' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.094 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.3 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_3 
Execute         gen_rtl stencil_stage.3 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_3 
Execute         syn_report -csynth -model stencil_stage.3 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_3_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.3 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_3_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.3 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.3 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.adb 
Execute         db_write -model stencil_stage.3 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.3 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.4 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_4' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.098 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.4 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_4 
Execute         gen_rtl stencil_stage.4 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_4 
Execute         syn_report -csynth -model stencil_stage.4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_4_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_4_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.4 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.4 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.adb 
Execute         db_write -model stencil_stage.4 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.4 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.5 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_5' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.101 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.5 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_5 
Execute         gen_rtl stencil_stage.5 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_5 
Execute         syn_report -csynth -model stencil_stage.5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_5_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_5_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.5 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.5 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.adb 
Execute         db_write -model stencil_stage.5 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.5 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.6 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_6' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.105 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.6 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_6 
Execute         gen_rtl stencil_stage.6 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_6 
Execute         syn_report -csynth -model stencil_stage.6 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_6_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.6 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_6_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.6 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.6 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.adb 
Execute         db_write -model stencil_stage.6 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.6 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.7 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_7' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.109 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.7 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_7 
Execute         gen_rtl stencil_stage.7 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_7 
Execute         syn_report -csynth -model stencil_stage.7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_7_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_7_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.7 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.7 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.adb 
Execute         db_write -model stencil_stage.7 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.7 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.8 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_8' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.111 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.8 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_8 
Execute         gen_rtl stencil_stage.8 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_8 
Execute         syn_report -csynth -model stencil_stage.8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_8_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_8_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.8 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.8 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.adb 
Execute         db_write -model stencil_stage.8 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.8 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.9 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_9' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.115 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.9 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_9 
Execute         gen_rtl stencil_stage.9 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_9 
Execute         syn_report -csynth -model stencil_stage.9 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_9_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.9 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_9_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.9 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.9 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.adb 
Execute         db_write -model stencil_stage.9 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.9 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.10 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_10' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.119 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.10 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_10 
Execute         gen_rtl stencil_stage.10 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_10 
Execute         syn_report -csynth -model stencil_stage.10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_10_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_10_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.10 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.10 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.adb 
Execute         db_write -model stencil_stage.10 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.10 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.11 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_11' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.123 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.11 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_11 
Execute         gen_rtl stencil_stage.11 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_11 
Execute         syn_report -csynth -model stencil_stage.11 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_11_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.11 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_11_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.11 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.11 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.adb 
Execute         db_write -model stencil_stage.11 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.11 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.12 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_12' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.127 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.12 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_12 
Execute         gen_rtl stencil_stage.12 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_12 
Execute         syn_report -csynth -model stencil_stage.12 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_12_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.12 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_12_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.12 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.12 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.adb 
Execute         db_write -model stencil_stage.12 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.12 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.13 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_13' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.130 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.13 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_13 
Execute         gen_rtl stencil_stage.13 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_13 
Execute         syn_report -csynth -model stencil_stage.13 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_13_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model stencil_stage.13 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_13_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.13 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.13 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.adb 
Execute         db_write -model stencil_stage.13 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.13 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.14 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_14' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.134 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.14 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_14 
Execute         gen_rtl stencil_stage.14 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_14 
Execute         syn_report -csynth -model stencil_stage.14 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_14_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.14 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_14_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.14 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.14 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model stencil_stage.14 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.14 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.15 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_15' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.138 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.15 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_15 
Execute         gen_rtl stencil_stage.15 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_15 
Execute         syn_report -csynth -model stencil_stage.15 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_15_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.15 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_15_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.15 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.15 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.adb 
Execute         db_write -model stencil_stage.15 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.15 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.16 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_16' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.142 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.16 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_16 
Execute         gen_rtl stencil_stage.16 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_16 
Execute         syn_report -csynth -model stencil_stage.16 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_16_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.16 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_16_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.16 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.16 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.adb 
Execute         db_write -model stencil_stage.16 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.16 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.17 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_17' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.145 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.17 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_17 
Execute         gen_rtl stencil_stage.17 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_17 
Execute         syn_report -csynth -model stencil_stage.17 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_17_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.17 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_17_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.17 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.17 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.adb 
Execute         db_write -model stencil_stage.17 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.17 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.18 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_18' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.149 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.18 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_18 
Execute         gen_rtl stencil_stage.18 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_18 
Execute         syn_report -csynth -model stencil_stage.18 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_18_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.18 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_18_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.18 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.18 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.adb 
Execute         db_write -model stencil_stage.18 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.18 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.19 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_19' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.153 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.19 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_19 
Execute         gen_rtl stencil_stage.19 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_19 
Execute         syn_report -csynth -model stencil_stage.19 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_19_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.19 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_19_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.19 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.19 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.adb 
Execute         db_write -model stencil_stage.19 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.19 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.20 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_20' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.157 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.20 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_20 
Execute         gen_rtl stencil_stage.20 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_20 
Execute         syn_report -csynth -model stencil_stage.20 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_20_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.20 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_20_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.20 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.20 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.adb 
Execute         db_write -model stencil_stage.20 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.20 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.21 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_21' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_21'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.161 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.21 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_21 
Execute         gen_rtl stencil_stage.21 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_21 
Execute         syn_report -csynth -model stencil_stage.21 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_21_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.21 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_21_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.21 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.21 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.adb 
Execute         db_write -model stencil_stage.21 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.21 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.22 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_22' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.165 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.22 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_22 
Execute         gen_rtl stencil_stage.22 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_22 
Execute         syn_report -csynth -model stencil_stage.22 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_22_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.22 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_22_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.22 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.22 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.adb 
Execute         db_write -model stencil_stage.22 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.22 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.23 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_23' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.168 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.23 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_23 
Execute         gen_rtl stencil_stage.23 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_23 
Execute         syn_report -csynth -model stencil_stage.23 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_23_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.23 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_23_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.23 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.23 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.adb 
Execute         db_write -model stencil_stage.23 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.23 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.24 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_24' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.172 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.24 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_24 
Execute         gen_rtl stencil_stage.24 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_24 
Execute         syn_report -csynth -model stencil_stage.24 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_24_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.24 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_24_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.24 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.24 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.adb 
Execute         db_write -model stencil_stage.24 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.24 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.25 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_25' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.176 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.25 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_25 
Execute         gen_rtl stencil_stage.25 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_25 
Execute         syn_report -csynth -model stencil_stage.25 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_25_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.25 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_25_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.25 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.25 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.adb 
Execute         db_write -model stencil_stage.25 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.25 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.26 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_26' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.176 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.26 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_26 
Execute         gen_rtl stencil_stage.26 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_26 
Execute         syn_report -csynth -model stencil_stage.26 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_26_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.26 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_26_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.26 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.26 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.adb 
Execute         db_write -model stencil_stage.26 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.26 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.27 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_27' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.176 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.27 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_27 
Execute         gen_rtl stencil_stage.27 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_27 
Execute         syn_report -csynth -model stencil_stage.27 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_27_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.27 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_27_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.27 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.27 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.adb 
Execute         db_write -model stencil_stage.27 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.27 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.28 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_28' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.187 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.28 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_28 
Execute         gen_rtl stencil_stage.28 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_28 
Execute         syn_report -csynth -model stencil_stage.28 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_28_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.28 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_28_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.28 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.28 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.adb 
Execute         db_write -model stencil_stage.28 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.28 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage.29 -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage_29' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.191 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage.29 -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage_29 
Execute         gen_rtl stencil_stage.29 -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage_29 
Execute         syn_report -csynth -model stencil_stage.29 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_29_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage.29 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_29_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage.29 -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage.29 -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.adb 
Execute         db_write -model stencil_stage.29 -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage.29 -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model stencil_stage -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stencil_stage' pipeline 'VITIS_LOOP_548_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_39s_24ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_39s_26ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.195 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl stencil_stage -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_stencil_stage 
Execute         gen_rtl stencil_stage -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_stencil_stage 
Execute         syn_report -csynth -model stencil_stage -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model stencil_stage -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/stencil_stage_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model stencil_stage -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model stencil_stage -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.adb 
Execute         db_write -model stencil_stage -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info stencil_stage -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model write_output -top_prefix top_kernel_ -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_output' pipeline 'VITIS_LOOP_594_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.199 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl write_output -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel_write_output 
Execute         gen_rtl write_output -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel_write_output 
Execute         syn_report -csynth -model write_output -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/write_output_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model write_output -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/write_output_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model write_output -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         db_write -model write_output -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.adb 
Execute         db_write -model write_output -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info write_output -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_kernel -top_prefix  -sub_prefix top_kernel_ -mg_file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_in', 'A_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-285] Implementing FIFO 'A_out_c_U(top_kernel_fifo_w64_d33_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_1_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_2_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_3_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_4_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_5_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_6_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_7_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_8_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_9_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_10_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_11_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_12_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_13_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_14_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_15_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_16_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_17_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_18_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_19_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_20_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_21_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_22_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_23_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_24_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_25_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_26_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_27_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_28_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_29_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter_strm_30_U(top_kernel_fifo_w24_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_write_output_U0_U(top_kernel_start_for_write_output_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_1_U0_U(top_kernel_start_for_stencil_stage_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_2_U0_U(top_kernel_start_for_stencil_stage_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_3_U0_U(top_kernel_start_for_stencil_stage_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_4_U0_U(top_kernel_start_for_stencil_stage_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_5_U0_U(top_kernel_start_for_stencil_stage_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_6_U0_U(top_kernel_start_for_stencil_stage_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_7_U0_U(top_kernel_start_for_stencil_stage_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_8_U0_U(top_kernel_start_for_stencil_stage_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_9_U0_U(top_kernel_start_for_stencil_stage_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_10_U0_U(top_kernel_start_for_stencil_stage_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_11_U0_U(top_kernel_start_for_stencil_stage_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_12_U0_U(top_kernel_start_for_stencil_stage_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_13_U0_U(top_kernel_start_for_stencil_stage_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_14_U0_U(top_kernel_start_for_stencil_stage_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_15_U0_U(top_kernel_start_for_stencil_stage_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_16_U0_U(top_kernel_start_for_stencil_stage_16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_17_U0_U(top_kernel_start_for_stencil_stage_17_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_18_U0_U(top_kernel_start_for_stencil_stage_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_19_U0_U(top_kernel_start_for_stencil_stage_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_20_U0_U(top_kernel_start_for_stencil_stage_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_21_U0_U(top_kernel_start_for_stencil_stage_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_22_U0_U(top_kernel_start_for_stencil_stage_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_23_U0_U(top_kernel_start_for_stencil_stage_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_24_U0_U(top_kernel_start_for_stencil_stage_24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_25_U0_U(top_kernel_start_for_stencil_stage_25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_26_U0_U(top_kernel_start_for_stencil_stage_26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_27_U0_U(top_kernel_start_for_stencil_stage_27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_28_U0_U(top_kernel_start_for_stencil_stage_28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_29_U0_U(top_kernel_start_for_stencil_stage_29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stencil_stage_U0_U(top_kernel_start_for_stencil_stage_U0)' using Shift Registers.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.200 GB.
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vhdl -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/vhdl/top_kernel 
Execute         gen_rtl top_kernel -istop -style xilinx -f -lang vlog -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/verilog/top_kernel 
Execute         syn_report -csynth -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_csynth.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -rtlxml -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/top_kernel_csynth.xml 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -verbosereport -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.verbose.rpt 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Command         syn_report done; 0.14 sec.
Execute         db_write -model top_kernel -f -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.adb 
Execute         db_write -model top_kernel -bindview -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_kernel -p /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel 
Execute         export_constraint_db -f -tool general -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         syn_report -designview -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.design.xml 
Command         syn_report done; 0.26 sec.
Execute         syn_report -csynthDesign -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth.rpt -MHOut /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu3eg-sbva484-1-e 
Execute             ap_family_info -name xczu3eg-sbva484-1-e -data names 
Execute             ap_part_info -quiet -name xczu3eg-sbva484-1-e -data family 
Execute         syn_report -wcfg -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top_kernel -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.protoinst 
Execute         sc_get_clocks top_kernel 
Execute         sc_get_portdomain top_kernel 
INFO-FLOW: Model list for RTL component generation: entry_proc read_input stencil_stage.1 stencil_stage.2 stencil_stage.3 stencil_stage.4 stencil_stage.5 stencil_stage.6 stencil_stage.7 stencil_stage.8 stencil_stage.9 stencil_stage.10 stencil_stage.11 stencil_stage.12 stencil_stage.13 stencil_stage.14 stencil_stage.15 stencil_stage.16 stencil_stage.17 stencil_stage.18 stencil_stage.19 stencil_stage.20 stencil_stage.21 stencil_stage.22 stencil_stage.23 stencil_stage.24 stencil_stage.25 stencil_stage.26 stencil_stage.27 stencil_stage.28 stencil_stage.29 stencil_stage write_output top_kernel
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_input] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_1] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.compgen.tcl 
INFO-FLOW: Found component top_kernel_mul_39s_24ns_63_1_1.
INFO-FLOW: Append model top_kernel_mul_39s_24ns_63_1_1
INFO-FLOW: Found component top_kernel_mul_39s_26ns_65_1_1.
INFO-FLOW: Append model top_kernel_mul_39s_26ns_65_1_1
INFO-FLOW: Found component top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_2] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_3] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_4] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_5] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_6] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_7] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_8] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_9] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_10] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_11] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_12] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_13] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_14] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_15] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_16] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_17] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_18] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_19] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_20] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_21] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_22] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_23] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_24] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_25] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_26] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_27] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_28] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage_29] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [stencil_stage] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [write_output] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.compgen.tcl 
INFO-FLOW: Found component top_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model top_kernel_flow_control_loop_pipe
INFO-FLOW: Handling components in module [top_kernel] ... 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
INFO-FLOW: Found component top_kernel_fifo_w64_d33_A.
INFO-FLOW: Append model top_kernel_fifo_w64_d33_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_fifo_w24_d512_A.
INFO-FLOW: Append model top_kernel_fifo_w24_d512_A
INFO-FLOW: Found component top_kernel_start_for_write_output_U0.
INFO-FLOW: Append model top_kernel_start_for_write_output_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_1_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_1_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_2_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_2_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_3_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_3_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_4_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_4_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_5_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_5_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_6_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_6_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_7_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_7_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_8_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_8_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_9_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_9_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_10_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_10_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_11_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_11_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_12_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_12_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_13_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_13_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_14_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_14_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_15_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_15_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_16_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_16_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_17_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_17_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_18_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_18_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_19_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_19_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_20_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_20_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_21_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_21_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_22_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_22_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_23_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_23_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_24_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_24_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_25_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_25_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_26_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_26_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_27_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_27_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_28_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_28_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_29_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_29_U0
INFO-FLOW: Found component top_kernel_start_for_stencil_stage_U0.
INFO-FLOW: Append model top_kernel_start_for_stencil_stage_U0
INFO-FLOW: Found component top_kernel_gmem0_m_axi.
INFO-FLOW: Append model top_kernel_gmem0_m_axi
INFO-FLOW: Found component top_kernel_gmem1_m_axi.
INFO-FLOW: Append model top_kernel_gmem1_m_axi
INFO-FLOW: Found component top_kernel_control_s_axi.
INFO-FLOW: Append model top_kernel_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_input
INFO-FLOW: Append model stencil_stage_1
INFO-FLOW: Append model stencil_stage_2
INFO-FLOW: Append model stencil_stage_3
INFO-FLOW: Append model stencil_stage_4
INFO-FLOW: Append model stencil_stage_5
INFO-FLOW: Append model stencil_stage_6
INFO-FLOW: Append model stencil_stage_7
INFO-FLOW: Append model stencil_stage_8
INFO-FLOW: Append model stencil_stage_9
INFO-FLOW: Append model stencil_stage_10
INFO-FLOW: Append model stencil_stage_11
INFO-FLOW: Append model stencil_stage_12
INFO-FLOW: Append model stencil_stage_13
INFO-FLOW: Append model stencil_stage_14
INFO-FLOW: Append model stencil_stage_15
INFO-FLOW: Append model stencil_stage_16
INFO-FLOW: Append model stencil_stage_17
INFO-FLOW: Append model stencil_stage_18
INFO-FLOW: Append model stencil_stage_19
INFO-FLOW: Append model stencil_stage_20
INFO-FLOW: Append model stencil_stage_21
INFO-FLOW: Append model stencil_stage_22
INFO-FLOW: Append model stencil_stage_23
INFO-FLOW: Append model stencil_stage_24
INFO-FLOW: Append model stencil_stage_25
INFO-FLOW: Append model stencil_stage_26
INFO-FLOW: Append model stencil_stage_27
INFO-FLOW: Append model stencil_stage_28
INFO-FLOW: Append model stencil_stage_29
INFO-FLOW: Append model stencil_stage
INFO-FLOW: Append model write_output
INFO-FLOW: Append model top_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_kernel_flow_control_loop_pipe top_kernel_mul_39s_24ns_63_1_1 top_kernel_mul_39s_26ns_65_1_1 top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_flow_control_loop_pipe top_kernel_fifo_w64_d33_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_fifo_w24_d512_A top_kernel_start_for_write_output_U0 top_kernel_start_for_stencil_stage_1_U0 top_kernel_start_for_stencil_stage_2_U0 top_kernel_start_for_stencil_stage_3_U0 top_kernel_start_for_stencil_stage_4_U0 top_kernel_start_for_stencil_stage_5_U0 top_kernel_start_for_stencil_stage_6_U0 top_kernel_start_for_stencil_stage_7_U0 top_kernel_start_for_stencil_stage_8_U0 top_kernel_start_for_stencil_stage_9_U0 top_kernel_start_for_stencil_stage_10_U0 top_kernel_start_for_stencil_stage_11_U0 top_kernel_start_for_stencil_stage_12_U0 top_kernel_start_for_stencil_stage_13_U0 top_kernel_start_for_stencil_stage_14_U0 top_kernel_start_for_stencil_stage_15_U0 top_kernel_start_for_stencil_stage_16_U0 top_kernel_start_for_stencil_stage_17_U0 top_kernel_start_for_stencil_stage_18_U0 top_kernel_start_for_stencil_stage_19_U0 top_kernel_start_for_stencil_stage_20_U0 top_kernel_start_for_stencil_stage_21_U0 top_kernel_start_for_stencil_stage_22_U0 top_kernel_start_for_stencil_stage_23_U0 top_kernel_start_for_stencil_stage_24_U0 top_kernel_start_for_stencil_stage_25_U0 top_kernel_start_for_stencil_stage_26_U0 top_kernel_start_for_stencil_stage_27_U0 top_kernel_start_for_stencil_stage_28_U0 top_kernel_start_for_stencil_stage_29_U0 top_kernel_start_for_stencil_stage_U0 top_kernel_gmem0_m_axi top_kernel_gmem1_m_axi top_kernel_control_s_axi entry_proc read_input stencil_stage_1 stencil_stage_2 stencil_stage_3 stencil_stage_4 stencil_stage_5 stencil_stage_6 stencil_stage_7 stencil_stage_8 stencil_stage_9 stencil_stage_10 stencil_stage_11 stencil_stage_12 stencil_stage_13 stencil_stage_14 stencil_stage_15 stencil_stage_16 stencil_stage_17 stencil_stage_18 stencil_stage_19 stencil_stage_20 stencil_stage_21 stencil_stage_22 stencil_stage_23 stencil_stage_24 stencil_stage_25 stencil_stage_26 stencil_stage_27 stencil_stage_28 stencil_stage_29 stencil_stage write_output top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_mul_39s_24ns_63_1_1
INFO-FLOW: To file: write model top_kernel_mul_39s_26ns_65_1_1
INFO-FLOW: To file: write model top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model top_kernel_fifo_w64_d33_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_fifo_w24_d512_A
INFO-FLOW: To file: write model top_kernel_start_for_write_output_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_1_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_2_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_3_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_4_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_5_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_6_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_7_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_8_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_9_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_10_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_11_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_12_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_13_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_14_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_15_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_16_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_17_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_18_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_19_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_20_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_21_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_22_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_23_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_24_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_25_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_26_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_27_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_28_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_29_U0
INFO-FLOW: To file: write model top_kernel_start_for_stencil_stage_U0
INFO-FLOW: To file: write model top_kernel_gmem0_m_axi
INFO-FLOW: To file: write model top_kernel_gmem1_m_axi
INFO-FLOW: To file: write model top_kernel_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_input
INFO-FLOW: To file: write model stencil_stage_1
INFO-FLOW: To file: write model stencil_stage_2
INFO-FLOW: To file: write model stencil_stage_3
INFO-FLOW: To file: write model stencil_stage_4
INFO-FLOW: To file: write model stencil_stage_5
INFO-FLOW: To file: write model stencil_stage_6
INFO-FLOW: To file: write model stencil_stage_7
INFO-FLOW: To file: write model stencil_stage_8
INFO-FLOW: To file: write model stencil_stage_9
INFO-FLOW: To file: write model stencil_stage_10
INFO-FLOW: To file: write model stencil_stage_11
INFO-FLOW: To file: write model stencil_stage_12
INFO-FLOW: To file: write model stencil_stage_13
INFO-FLOW: To file: write model stencil_stage_14
INFO-FLOW: To file: write model stencil_stage_15
INFO-FLOW: To file: write model stencil_stage_16
INFO-FLOW: To file: write model stencil_stage_17
INFO-FLOW: To file: write model stencil_stage_18
INFO-FLOW: To file: write model stencil_stage_19
INFO-FLOW: To file: write model stencil_stage_20
INFO-FLOW: To file: write model stencil_stage_21
INFO-FLOW: To file: write model stencil_stage_22
INFO-FLOW: To file: write model stencil_stage_23
INFO-FLOW: To file: write model stencil_stage_24
INFO-FLOW: To file: write model stencil_stage_25
INFO-FLOW: To file: write model stencil_stage_26
INFO-FLOW: To file: write model stencil_stage_27
INFO-FLOW: To file: write model stencil_stage_28
INFO-FLOW: To file: write model stencil_stage_29
INFO-FLOW: To file: write model stencil_stage
INFO-FLOW: To file: write model write_output
INFO-FLOW: To file: write model top_kernel
INFO-FLOW: Generating /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/vhdl' dstVlogDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/vlog' tclDir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db' modelList='top_kernel_flow_control_loop_pipe
top_kernel_mul_39s_24ns_63_1_1
top_kernel_mul_39s_26ns_65_1_1
top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_fifo_w64_d33_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_start_for_write_output_U0
top_kernel_start_for_stencil_stage_1_U0
top_kernel_start_for_stencil_stage_2_U0
top_kernel_start_for_stencil_stage_3_U0
top_kernel_start_for_stencil_stage_4_U0
top_kernel_start_for_stencil_stage_5_U0
top_kernel_start_for_stencil_stage_6_U0
top_kernel_start_for_stencil_stage_7_U0
top_kernel_start_for_stencil_stage_8_U0
top_kernel_start_for_stencil_stage_9_U0
top_kernel_start_for_stencil_stage_10_U0
top_kernel_start_for_stencil_stage_11_U0
top_kernel_start_for_stencil_stage_12_U0
top_kernel_start_for_stencil_stage_13_U0
top_kernel_start_for_stencil_stage_14_U0
top_kernel_start_for_stencil_stage_15_U0
top_kernel_start_for_stencil_stage_16_U0
top_kernel_start_for_stencil_stage_17_U0
top_kernel_start_for_stencil_stage_18_U0
top_kernel_start_for_stencil_stage_19_U0
top_kernel_start_for_stencil_stage_20_U0
top_kernel_start_for_stencil_stage_21_U0
top_kernel_start_for_stencil_stage_22_U0
top_kernel_start_for_stencil_stage_23_U0
top_kernel_start_for_stencil_stage_24_U0
top_kernel_start_for_stencil_stage_25_U0
top_kernel_start_for_stencil_stage_26_U0
top_kernel_start_for_stencil_stage_27_U0
top_kernel_start_for_stencil_stage_28_U0
top_kernel_start_for_stencil_stage_29_U0
top_kernel_start_for_stencil_stage_U0
top_kernel_gmem0_m_axi
top_kernel_gmem1_m_axi
top_kernel_control_s_axi
entry_proc
read_input
stencil_stage_1
stencil_stage_2
stencil_stage_3
stencil_stage_4
stencil_stage_5
stencil_stage_6
stencil_stage_7
stencil_stage_8
stencil_stage_9
stencil_stage_10
stencil_stage_11
stencil_stage_12
stencil_stage_13
stencil_stage_14
stencil_stage_15
stencil_stage_16
stencil_stage_17
stencil_stage_18
stencil_stage_19
stencil_stage_20
stencil_stage_21
stencil_stage_22
stencil_stage_23
stencil_stage_24
stencil_stage_25
stencil_stage_26
stencil_stage_27
stencil_stage_28
stencil_stage_29
stencil_stage
write_output
top_kernel
' expOnly='0'
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.compgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.13 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.66 seconds; current allocated memory: 1.207 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_kernel_flow_control_loop_pipe
top_kernel_mul_39s_24ns_63_1_1
top_kernel_mul_39s_26ns_65_1_1
top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_fifo_w64_d33_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_start_for_write_output_U0
top_kernel_start_for_stencil_stage_1_U0
top_kernel_start_for_stencil_stage_2_U0
top_kernel_start_for_stencil_stage_3_U0
top_kernel_start_for_stencil_stage_4_U0
top_kernel_start_for_stencil_stage_5_U0
top_kernel_start_for_stencil_stage_6_U0
top_kernel_start_for_stencil_stage_7_U0
top_kernel_start_for_stencil_stage_8_U0
top_kernel_start_for_stencil_stage_9_U0
top_kernel_start_for_stencil_stage_10_U0
top_kernel_start_for_stencil_stage_11_U0
top_kernel_start_for_stencil_stage_12_U0
top_kernel_start_for_stencil_stage_13_U0
top_kernel_start_for_stencil_stage_14_U0
top_kernel_start_for_stencil_stage_15_U0
top_kernel_start_for_stencil_stage_16_U0
top_kernel_start_for_stencil_stage_17_U0
top_kernel_start_for_stencil_stage_18_U0
top_kernel_start_for_stencil_stage_19_U0
top_kernel_start_for_stencil_stage_20_U0
top_kernel_start_for_stencil_stage_21_U0
top_kernel_start_for_stencil_stage_22_U0
top_kernel_start_for_stencil_stage_23_U0
top_kernel_start_for_stencil_stage_24_U0
top_kernel_start_for_stencil_stage_25_U0
top_kernel_start_for_stencil_stage_26_U0
top_kernel_start_for_stencil_stage_27_U0
top_kernel_start_for_stencil_stage_28_U0
top_kernel_start_for_stencil_stage_29_U0
top_kernel_start_for_stencil_stage_U0
top_kernel_gmem0_m_axi
top_kernel_gmem1_m_axi
top_kernel_control_s_axi
entry_proc
read_input
stencil_stage_1
stencil_stage_2
stencil_stage_3
stencil_stage_4
stencil_stage_5
stencil_stage_6
stencil_stage_7
stencil_stage_8
stencil_stage_9
stencil_stage_10
stencil_stage_11
stencil_stage_12
stencil_stage_13
stencil_stage_14
stencil_stage_15
stencil_stage_16
stencil_stage_17
stencil_stage_18
stencil_stage_19
stencil_stage_20
stencil_stage_21
stencil_stage_22
stencil_stage_23
stencil_stage_24
stencil_stage_25
stencil_stage_26
stencil_stage_27
stencil_stage_28
stencil_stage_29
stencil_stage
write_output
top_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute         sc_get_clocks top_kernel 
Execute         source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST top_kernel MODULE2INSTS {top_kernel top_kernel entry_proc entry_proc_U0 read_input read_input_U0 stencil_stage_1 stencil_stage_1_U0 stencil_stage_2 stencil_stage_2_U0 stencil_stage_3 stencil_stage_3_U0 stencil_stage_4 stencil_stage_4_U0 stencil_stage_5 stencil_stage_5_U0 stencil_stage_6 stencil_stage_6_U0 stencil_stage_7 stencil_stage_7_U0 stencil_stage_8 stencil_stage_8_U0 stencil_stage_9 stencil_stage_9_U0 stencil_stage_10 stencil_stage_10_U0 stencil_stage_11 stencil_stage_11_U0 stencil_stage_12 stencil_stage_12_U0 stencil_stage_13 stencil_stage_13_U0 stencil_stage_14 stencil_stage_14_U0 stencil_stage_15 stencil_stage_15_U0 stencil_stage_16 stencil_stage_16_U0 stencil_stage_17 stencil_stage_17_U0 stencil_stage_18 stencil_stage_18_U0 stencil_stage_19 stencil_stage_19_U0 stencil_stage_20 stencil_stage_20_U0 stencil_stage_21 stencil_stage_21_U0 stencil_stage_22 stencil_stage_22_U0 stencil_stage_23 stencil_stage_23_U0 stencil_stage_24 stencil_stage_24_U0 stencil_stage_25 stencil_stage_25_U0 stencil_stage_26 stencil_stage_26_U0 stencil_stage_27 stencil_stage_27_U0 stencil_stage_28 stencil_stage_28_U0 stencil_stage_29 stencil_stage_29_U0 stencil_stage stencil_stage_U0 write_output write_output_U0} INST2MODULE {top_kernel top_kernel entry_proc_U0 entry_proc read_input_U0 read_input stencil_stage_1_U0 stencil_stage_1 stencil_stage_2_U0 stencil_stage_2 stencil_stage_3_U0 stencil_stage_3 stencil_stage_4_U0 stencil_stage_4 stencil_stage_5_U0 stencil_stage_5 stencil_stage_6_U0 stencil_stage_6 stencil_stage_7_U0 stencil_stage_7 stencil_stage_8_U0 stencil_stage_8 stencil_stage_9_U0 stencil_stage_9 stencil_stage_10_U0 stencil_stage_10 stencil_stage_11_U0 stencil_stage_11 stencil_stage_12_U0 stencil_stage_12 stencil_stage_13_U0 stencil_stage_13 stencil_stage_14_U0 stencil_stage_14 stencil_stage_15_U0 stencil_stage_15 stencil_stage_16_U0 stencil_stage_16 stencil_stage_17_U0 stencil_stage_17 stencil_stage_18_U0 stencil_stage_18 stencil_stage_19_U0 stencil_stage_19 stencil_stage_20_U0 stencil_stage_20 stencil_stage_21_U0 stencil_stage_21 stencil_stage_22_U0 stencil_stage_22 stencil_stage_23_U0 stencil_stage_23 stencil_stage_24_U0 stencil_stage_24 stencil_stage_25_U0 stencil_stage_25 stencil_stage_26_U0 stencil_stage_26 stencil_stage_27_U0 stencil_stage_27 stencil_stage_28_U0 stencil_stage_28 stencil_stage_29_U0 stencil_stage_29 stencil_stage_U0 stencil_stage write_output_U0 write_output} INSTDATA {top_kernel {DEPTH 1 CHILDREN {entry_proc_U0 read_input_U0 stencil_stage_1_U0 stencil_stage_2_U0 stencil_stage_3_U0 stencil_stage_4_U0 stencil_stage_5_U0 stencil_stage_6_U0 stencil_stage_7_U0 stencil_stage_8_U0 stencil_stage_9_U0 stencil_stage_10_U0 stencil_stage_11_U0 stencil_stage_12_U0 stencil_stage_13_U0 stencil_stage_14_U0 stencil_stage_15_U0 stencil_stage_16_U0 stencil_stage_17_U0 stencil_stage_18_U0 stencil_stage_19_U0 stencil_stage_20_U0 stencil_stage_21_U0 stencil_stage_22_U0 stencil_stage_23_U0 stencil_stage_24_U0 stencil_stage_25_U0 stencil_stage_26_U0 stencil_stage_27_U0 stencil_stage_28_U0 stencil_stage_29_U0 stencil_stage_U0 write_output_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} read_input_U0 {DEPTH 2 CHILDREN {}} stencil_stage_1_U0 {DEPTH 2 CHILDREN {}} stencil_stage_2_U0 {DEPTH 2 CHILDREN {}} stencil_stage_3_U0 {DEPTH 2 CHILDREN {}} stencil_stage_4_U0 {DEPTH 2 CHILDREN {}} stencil_stage_5_U0 {DEPTH 2 CHILDREN {}} stencil_stage_6_U0 {DEPTH 2 CHILDREN {}} stencil_stage_7_U0 {DEPTH 2 CHILDREN {}} stencil_stage_8_U0 {DEPTH 2 CHILDREN {}} stencil_stage_9_U0 {DEPTH 2 CHILDREN {}} stencil_stage_10_U0 {DEPTH 2 CHILDREN {}} stencil_stage_11_U0 {DEPTH 2 CHILDREN {}} stencil_stage_12_U0 {DEPTH 2 CHILDREN {}} stencil_stage_13_U0 {DEPTH 2 CHILDREN {}} stencil_stage_14_U0 {DEPTH 2 CHILDREN {}} stencil_stage_15_U0 {DEPTH 2 CHILDREN {}} stencil_stage_16_U0 {DEPTH 2 CHILDREN {}} stencil_stage_17_U0 {DEPTH 2 CHILDREN {}} stencil_stage_18_U0 {DEPTH 2 CHILDREN {}} stencil_stage_19_U0 {DEPTH 2 CHILDREN {}} stencil_stage_20_U0 {DEPTH 2 CHILDREN {}} stencil_stage_21_U0 {DEPTH 2 CHILDREN {}} stencil_stage_22_U0 {DEPTH 2 CHILDREN {}} stencil_stage_23_U0 {DEPTH 2 CHILDREN {}} stencil_stage_24_U0 {DEPTH 2 CHILDREN {}} stencil_stage_25_U0 {DEPTH 2 CHILDREN {}} stencil_stage_26_U0 {DEPTH 2 CHILDREN {}} stencil_stage_27_U0 {DEPTH 2 CHILDREN {}} stencil_stage_28_U0 {DEPTH 2 CHILDREN {}} stencil_stage_29_U0 {DEPTH 2 CHILDREN {}} stencil_stage_U0 {DEPTH 2 CHILDREN {}} write_output_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {read_input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_109_p2 SOURCE top.cpp:531 VARIABLE i LOOP VITIS_LOOP_531_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln531_fu_115_p2 SOURCE top.cpp:531 VARIABLE icmp_ln531 LOOP VITIS_LOOP_531_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} stencil_stage_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_256_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_256 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_257_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_257 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_258_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_258 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_259_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_259 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_260_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_260 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_261_fu_372_p2 SOURCE {} VARIABLE empty_261 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_262_fu_430_p2 SOURCE {} VARIABLE empty_262 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U7 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U6 SOURCE top.cpp:525 VARIABLE mul_ln525_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_57_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_57 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_57_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_57 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_29_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_57_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_57 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_58_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_58 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_58_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_58 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_57_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_57 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_58_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_58 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_113_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_113 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_141_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_141 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_85_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_85 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_142_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_142 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_114_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_114 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_115_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_115 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_143_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_143 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_144_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_144 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_30_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_116_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_116 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_145_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_145 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_86_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_86 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_29_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_87_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_87 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_179_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_179 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_180_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_180 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_181_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_181 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_182_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_182 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_183_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_183 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_184_fu_372_p2 SOURCE {} VARIABLE empty_184 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_185_fu_430_p2 SOURCE {} VARIABLE empty_185 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U14 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U13 SOURCE top.cpp:525 VARIABLE mul_ln525_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_35_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_35 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_35_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_35 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_18_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_35_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_35 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_36_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_36 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_36_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_36 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_35_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_35 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_36_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_36 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_69_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_69 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_86_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_86 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_52_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_52 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_87_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_87 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_70_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_70 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_71_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_71 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_88_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_88 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_89_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_89 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_19_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_72_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_72 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_90_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_90 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_53_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_53 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_18_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_54_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_54 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_102_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_102 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_103_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_103 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_104_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_104 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_105_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_105 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_106_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_106 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_372_p2 SOURCE {} VARIABLE empty_107 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_430_p2 SOURCE {} VARIABLE empty_108 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U18 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U17 SOURCE top.cpp:525 VARIABLE mul_ln525_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_13_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_13_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_7_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_13_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_14_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_14_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_13_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_14_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_25_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_31_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_19_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_32_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_32 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_26_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_27_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_33_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_33 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_34_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_34 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_8_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_28_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_35_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_35 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_20_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_7_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_21_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_95_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_95 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_96_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_96 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_97_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_97 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_98_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_98 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_99_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_99 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_372_p2 SOURCE {} VARIABLE empty_100 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_430_p2 SOURCE {} VARIABLE empty_101 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U22 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U21 SOURCE top.cpp:525 VARIABLE mul_ln525_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_11_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_11_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_6_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_11_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_12_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_12_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_11_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_12_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_21_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_26_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_16_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_27_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_22_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_23_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_28_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_29_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_7_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_24_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_30_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_17_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_6_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_18_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_88_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_88 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_89_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_89 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_90_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_90 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_91_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_91 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_92_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_92 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_372_p2 SOURCE {} VARIABLE empty_93 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_430_p2 SOURCE {} VARIABLE empty_94 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U26 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U25 SOURCE top.cpp:525 VARIABLE mul_ln525_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_9_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_9_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_5_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_9_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_10_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_10_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_9_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_10_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_17_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_21_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_13_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_22_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_18_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_19_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_23_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_24_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_6_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_20_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_25_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_14_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_5_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_15_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_6 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_81_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_81 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_82_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_82 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_83_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_83 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_84_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_84 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_85_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_85 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_372_p2 SOURCE {} VARIABLE empty_86 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_430_p2 SOURCE {} VARIABLE empty_87 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U30 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U29 SOURCE top.cpp:525 VARIABLE mul_ln525_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_7_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_7_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_4_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_7_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_8_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_8_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_7_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_8_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_13_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_16_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_10_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_17_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_14_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_15_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_18_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_19_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_5_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_16_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_20_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_11_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_4_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_12_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_7 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_74_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_74 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_75_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_75 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_76_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_76 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_77_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_77 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_78_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_78 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_372_p2 SOURCE {} VARIABLE empty_79 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_430_p2 SOURCE {} VARIABLE empty_80 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U34 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U33 SOURCE top.cpp:525 VARIABLE mul_ln525_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_5_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_5_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_3_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_5_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_6_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_6_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_5_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_6_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_9_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_11_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_7_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_12_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_10_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_11_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_13_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_14_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_4_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_12_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_15_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_8_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_3_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_9_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_8 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_67_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_67 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_68_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_68 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_69_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_69 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_70_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_70 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_71_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_71 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_372_p2 SOURCE {} VARIABLE empty_72 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_430_p2 SOURCE {} VARIABLE empty_73 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U38 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U37 SOURCE top.cpp:525 VARIABLE mul_ln525_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_3_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_3_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_2_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_3_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_4_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_4_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_3_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_4_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_5_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_6_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_4_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_7_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_6_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_7_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_7 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_8_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_9_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_3_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_8_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_10_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_5_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_2_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_6_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_6 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_9 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_60_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_60 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_61_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_61 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_62_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_62 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_63_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_63 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_64_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_64 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_372_p2 SOURCE {} VARIABLE empty_65 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_430_p2 SOURCE {} VARIABLE empty_66 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U42 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U41 SOURCE top.cpp:525 VARIABLE mul_ln525_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_1_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_1_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_1_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_1_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_2_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_2_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_1_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_2_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_1_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_1_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_1_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_2_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_2_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_3_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_3_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_4_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_2_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_4_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_4 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_5_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_5 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_2_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_2 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_1_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_1 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_3_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_3 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_10 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_249_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_249 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_250_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_250 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_251_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_251 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_252_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_252 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_253_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_253 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_254_fu_372_p2 SOURCE {} VARIABLE empty_254 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_255_fu_430_p2 SOURCE {} VARIABLE empty_255 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U46 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U45 SOURCE top.cpp:525 VARIABLE mul_ln525_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_55_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_55 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_55_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_55 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_28_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_55_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_55 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_56_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_56 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_56_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_56 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_55_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_55 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_56_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_56 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_109_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_109 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_136_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_136 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_82_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_82 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_137_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_137 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_110_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_110 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_111_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_111 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_138_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_138 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_139_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_139 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_29_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_112_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_112 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_140_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_140 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_83_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_83 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_28_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_84_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_84 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_11 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_242_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_242 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_243_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_243 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_244_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_244 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_245_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_245 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_246_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_246 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_247_fu_372_p2 SOURCE {} VARIABLE empty_247 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_248_fu_430_p2 SOURCE {} VARIABLE empty_248 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U50 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U49 SOURCE top.cpp:525 VARIABLE mul_ln525_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_53_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_53 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_53_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_53 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_27_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_53_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_53 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_54_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_54 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_54_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_54 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_53_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_53 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_54_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_54 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_105_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_105 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_131_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_131 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_79_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_79 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_132_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_132 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_106_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_106 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_107_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_107 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_133_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_133 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_134_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_134 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_28_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_108_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_108 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_135_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_135 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_80_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_80 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_27_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_81_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_81 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_12 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_235_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_235 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_236_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_236 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_237_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_237 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_238_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_238 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_239_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_239 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_240_fu_372_p2 SOURCE {} VARIABLE empty_240 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_241_fu_430_p2 SOURCE {} VARIABLE empty_241 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U54 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U53 SOURCE top.cpp:525 VARIABLE mul_ln525_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_51_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_51 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_51_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_51 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_26_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_51_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_51 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_52_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_52 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_52_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_52 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_51_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_51 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_52_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_52 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_101_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_101 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_126_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_126 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_76_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_76 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_127_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_127 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_102_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_102 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_103_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_103 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_128_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_128 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_129_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_129 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_27_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_104_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_104 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_130_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_130 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_77_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_77 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_26_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_78_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_78 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_13 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_228_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_228 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_229_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_229 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_230_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_230 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_231_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_231 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_232_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_232 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_233_fu_372_p2 SOURCE {} VARIABLE empty_233 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_234_fu_430_p2 SOURCE {} VARIABLE empty_234 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U58 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U57 SOURCE top.cpp:525 VARIABLE mul_ln525_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_49_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_49 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_49_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_49 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_25_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_49_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_49 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_50_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_50 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_50_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_50 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_49_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_49 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_50_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_50 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_97_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_97 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_121_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_121 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_73_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_73 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_122_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_122 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_98_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_98 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_99_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_99 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_123_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_123 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_124_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_124 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_26_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_100_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_100 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_125_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_125 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_74_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_74 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_25_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_75_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_75 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_14 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_221_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_221 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_222_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_222 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_223_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_223 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_224_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_224 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_225_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_225 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_226_fu_372_p2 SOURCE {} VARIABLE empty_226 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_227_fu_430_p2 SOURCE {} VARIABLE empty_227 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U62 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U61 SOURCE top.cpp:525 VARIABLE mul_ln525_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_47_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_47 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_47_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_47 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_24_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_47_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_47 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_48_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_48 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_48_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_48 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_47_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_47 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_48_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_48 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_93_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_93 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_116_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_116 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_70_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_70 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_117_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_117 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_94_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_94 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_95_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_95 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_118_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_118 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_119_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_119 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_25_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_96_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_96 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_120_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_120 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_71_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_71 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_24_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_72_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_72 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_15 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_214_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_214 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_215_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_215 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_216_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_216 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_217_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_217 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_218_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_218 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_219_fu_372_p2 SOURCE {} VARIABLE empty_219 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_220_fu_430_p2 SOURCE {} VARIABLE empty_220 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U66 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U65 SOURCE top.cpp:525 VARIABLE mul_ln525_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_45_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_45 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_45_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_45 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_23_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_45_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_45 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_46_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_46 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_46_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_46 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_45_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_45 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_46_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_46 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_89_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_89 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_111_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_111 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_67_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_67 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_112_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_112 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_90_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_90 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_91_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_91 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_113_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_113 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_114_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_114 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_24_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_92_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_92 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_115_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_115 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_68_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_68 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_23_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_69_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_69 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_16 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_207_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_207 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_208_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_208 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_209_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_209 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_210_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_210 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_211_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_211 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_212_fu_372_p2 SOURCE {} VARIABLE empty_212 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_213_fu_430_p2 SOURCE {} VARIABLE empty_213 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U70 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U69 SOURCE top.cpp:525 VARIABLE mul_ln525_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_43_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_43 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_43_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_43 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_22_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_43_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_43 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_44_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_44 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_44_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_44 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_43_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_43 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_44_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_44 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_85_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_85 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_106_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_106 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_64_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_64 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_107_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_107 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_86_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_86 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_87_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_87 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_108_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_108 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_109_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_109 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_23_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_88_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_88 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_110_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_110 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_65_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_65 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_22_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_66_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_66 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_17 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_200_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_200 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_201_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_201 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_202_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_202 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_203_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_203 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_204_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_204 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_205_fu_372_p2 SOURCE {} VARIABLE empty_205 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_206_fu_430_p2 SOURCE {} VARIABLE empty_206 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U74 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U73 SOURCE top.cpp:525 VARIABLE mul_ln525_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_41_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_41 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_41_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_41 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_21_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_41_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_41 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_42_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_42 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_42_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_42 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_41_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_41 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_42_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_42 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_81_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_81 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_101_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_101 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_61_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_61 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_102_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_102 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_82_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_82 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_83_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_83 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_103_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_103 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_104_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_104 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_22_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_84_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_84 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_105_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_105 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_62_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_62 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_21_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_63_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_63 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_18 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_193_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_193 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_194_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_194 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_195_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_195 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_196_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_196 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_197_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_197 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_372_p2 SOURCE {} VARIABLE empty_198 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_430_p2 SOURCE {} VARIABLE empty_199 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U78 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U77 SOURCE top.cpp:525 VARIABLE mul_ln525_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_39_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_39 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_39_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_39 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_20_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_39_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_39 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_40_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_40 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_40_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_40 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_39_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_39 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_40_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_40 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_77_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_77 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_96_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_96 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_58_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_58 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_97_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_97 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_78_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_78 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_79_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_79 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_98_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_98 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_99_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_99 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_21_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_80_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_80 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_100_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_100 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_59_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_59 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_20_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_60_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_60 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_19 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_186_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_186 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_187_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_187 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_188_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_188 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_189_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_189 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_190_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_190 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_372_p2 SOURCE {} VARIABLE empty_191 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_192_fu_430_p2 SOURCE {} VARIABLE empty_192 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U82 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U81 SOURCE top.cpp:525 VARIABLE mul_ln525_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_37_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_37 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_37_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_37 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_19_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_37_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_37 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_38_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_38 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_38_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_38 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_37_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_37 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_38_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_38 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_73_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_73 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_91_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_91 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_55_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_55 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_92_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_92 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_74_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_74 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_75_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_75 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_93_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_93 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_94_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_94 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_20_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_76_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_76 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_95_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_95 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_56_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_56 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_19_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_57_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_57 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_20 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_172_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_172 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_173_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_173 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_174_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_174 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_175_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_175 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_176_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_176 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_177_fu_372_p2 SOURCE {} VARIABLE empty_177 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_178_fu_430_p2 SOURCE {} VARIABLE empty_178 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U86 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U85 SOURCE top.cpp:525 VARIABLE mul_ln525_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_33_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_33 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_33_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_33 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_17_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_33_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_33 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_34_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_34 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_34_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_34 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_33_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_33 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_34_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_34 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_65_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_65 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_81_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_81 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_49_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_49 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_82_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_82 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_66_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_66 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_67_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_67 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_83_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_83 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_84_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_84 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_18_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_68_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_68 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_85_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_85 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_50_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_50 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_17_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_51_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_51 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_21 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_165_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_165 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_166_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_166 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_167_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_167 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_168_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_168 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_169_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_169 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_170_fu_372_p2 SOURCE {} VARIABLE empty_170 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_171_fu_430_p2 SOURCE {} VARIABLE empty_171 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U90 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U89 SOURCE top.cpp:525 VARIABLE mul_ln525_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_31_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_31_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_16_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_31_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_32_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_32 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_32_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_32 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_31_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_32_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_32 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_61_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_61 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_76_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_76 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_46_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_46 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_77_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_77 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_62_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_62 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_63_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_63 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_78_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_78 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_79_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_79 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_17_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_64_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_64 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_80_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_80 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_47_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_47 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_16_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_48_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_48 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_22 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_158_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_158 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_159_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_159 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_160_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_160 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_161_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_161 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_162_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_162 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_163_fu_372_p2 SOURCE {} VARIABLE empty_163 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_430_p2 SOURCE {} VARIABLE empty_164 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U94 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U93 SOURCE top.cpp:525 VARIABLE mul_ln525_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_29_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_29_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_15_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_29_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_30_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_30_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_29_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_30_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_57_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_57 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_71_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_71 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_43_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_43 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_72_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_72 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_58_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_58 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_59_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_59 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_73_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_73 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_74_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_74 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_16_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_60_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_60 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_75_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_75 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_44_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_44 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_15_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_45_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_45 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_23 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_151_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_151 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_152_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_152 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_153_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_153 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_154_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_154 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_155_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_155 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_372_p2 SOURCE {} VARIABLE empty_156 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_157_fu_430_p2 SOURCE {} VARIABLE empty_157 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U98 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U97 SOURCE top.cpp:525 VARIABLE mul_ln525_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_27_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_27_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_14_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_27_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_28_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_28_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_27_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_28_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_53_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_53 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_66_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_66 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_40_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_40 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_67_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_67 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_54_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_54 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_55_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_55 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_68_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_68 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_69_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_69 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_15_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_56_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_56 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_70_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_70 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_41_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_41 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_14_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_42_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_42 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_24 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_144_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_144 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_145_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_145 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_146_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_146 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_147_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_147 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_148_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_148 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_372_p2 SOURCE {} VARIABLE empty_149 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_430_p2 SOURCE {} VARIABLE empty_150 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U102 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U101 SOURCE top.cpp:525 VARIABLE mul_ln525_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_25_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_25_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_13_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_25_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_26_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_26_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_25_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_26_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_49_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_49 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_61_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_61 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_37_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_37 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_62_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_62 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_50_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_50 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_51_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_51 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_63_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_63 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_64_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_64 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_14_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_14 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_52_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_52 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_65_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_65 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_38_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_38 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_13_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_39_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_39 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_25 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_137_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_137 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_138_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_138 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_139_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_139 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_140_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_140 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_141_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_141 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_372_p2 SOURCE {} VARIABLE empty_142 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_430_p2 SOURCE {} VARIABLE empty_143 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U106 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U105 SOURCE top.cpp:525 VARIABLE mul_ln525_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_23_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_23_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_12_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_23_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_24_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_24_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_23_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_24_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_45_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_45 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_56_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_56 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_34_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_34 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_57_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_57 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_46_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_46 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_47_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_47 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_58_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_58 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_59_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_59 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_13_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_13 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_48_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_48 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_60_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_60 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_35_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_35 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_12_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_36_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_36 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_26 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_130_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_130 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_131_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_131 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_132_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_132 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_133_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_133 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_134_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_134 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_372_p2 SOURCE {} VARIABLE empty_135 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_430_p2 SOURCE {} VARIABLE empty_136 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U110 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U109 SOURCE top.cpp:525 VARIABLE mul_ln525_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_21_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_21_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_11_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_21_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_22_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_22_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_21_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_21 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_22_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_41_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_41 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_51_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_51 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_31_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_52_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_52 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_42_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_42 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_43_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_43 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_53_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_53 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_54_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_54 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_12_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_12 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_44_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_44 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_55_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_55 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_32_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_32 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_11_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_33_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_33 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_27 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_123_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_123 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_124_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_124 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_125_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_125 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_126_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_126 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_127_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_127 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_372_p2 SOURCE {} VARIABLE empty_128 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_430_p2 SOURCE {} VARIABLE empty_129 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U114 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U113 SOURCE top.cpp:525 VARIABLE mul_ln525_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_19_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_19_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_10_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_19_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_20_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_20_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_19_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_19 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_20_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_20 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_37_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_37 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_46_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_46 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_28_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_28 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_47_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_47 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_38_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_38 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_39_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_39 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_48_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_48 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_49_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_49 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_11_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_11 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_40_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_40 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_50_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_50 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_29_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_10_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_30_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_28 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_116_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_116 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_117_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_117 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_118_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_118 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_119_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_119 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_120_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_120 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_372_p2 SOURCE {} VARIABLE empty_121 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_430_p2 SOURCE {} VARIABLE empty_122 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U118 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U117 SOURCE top.cpp:525 VARIABLE mul_ln525_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_17_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_17_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_9_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_17_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_18_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_18_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_17_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_17 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_18_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_18 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_33_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_33 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_41_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_41 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_25_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_25 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_42_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_42 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_34_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_34 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_35_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_35 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_43_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_43 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_44_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_44 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_10_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_10 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_36_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_36 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_45_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_45 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_26_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_26 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_9_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_27_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_27 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage_29 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_109_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_109 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_110_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_110 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_111_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_111 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_112_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_112 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_113_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_113 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_372_p2 SOURCE {} VARIABLE empty_114 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_430_p2 SOURCE {} VARIABLE empty_115 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U122 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U121 SOURCE top.cpp:525 VARIABLE mul_ln525_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_15_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_15_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_8_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_15_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_16_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_16_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_15_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_15 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_16_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_16 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_29_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_29 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_36_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_36 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_22_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_22 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_37_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_37 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_30_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_31_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_38_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_38 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_39_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_39 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_9_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_9 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_32_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_32 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_40_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_40 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_23_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_23 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_8_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_8 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_24_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_24 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} stencil_stage {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_U SOURCE top.cpp:540 VARIABLE line_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME line_buf_1_U SOURCE top.cpp:540 VARIABLE line_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 256 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_263_p2 SOURCE top.cpp:548 VARIABLE k LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln577_fu_269_p2 SOURCE top.cpp:577 VARIABLE icmp_ln577 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_275_p2 SOURCE top.cpp:578 VARIABLE out_idx LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_295_p2 SOURCE top.cpp:579 VARIABLE empty LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_263_fu_301_p2 SOURCE top.cpp:579 VARIABLE empty_263 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_264_fu_307_p2 SOURCE top.cpp:579 VARIABLE empty_264 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_265_fu_313_p2 SOURCE top.cpp:578 VARIABLE empty_265 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_266_fu_319_p2 SOURCE top.cpp:578 VARIABLE empty_266 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_267_fu_325_p2 SOURCE top.cpp:578 VARIABLE empty_267 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_268_fu_372_p2 SOURCE {} VARIABLE empty_268 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_382_p2 SOURCE top.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_axis_fu_412_p2 SOURCE top.cpp:523 VARIABLE sum_axis LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_269_fu_430_p2 SOURCE {} VARIABLE empty_269 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_440_p2 SOURCE top.cpp:524 VARIABLE add_ln524 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_diag_fu_470_p2 SOURCE top.cpp:524 VARIABLE sum_diag LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_26ns_65_1_1_U126 SOURCE top.cpp:525 VARIABLE mul_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_39s_24ns_63_1_1_U125 SOURCE top.cpp:525 VARIABLE mul_ln525_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_533_p2 SOURCE top.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_59_fu_543_p2 SOURCE top.cpp:525 VARIABLE add_ln525_59 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_59_fu_581_p2 SOURCE top.cpp:525 VARIABLE out_59 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_fu_599_p2 SOURCE top.cpp:525 VARIABLE xor_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_30_fu_604_p2 SOURCE top.cpp:525 VARIABLE or_ln525_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_59_fu_610_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_59 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln525_60_fu_615_p2 SOURCE top.cpp:525 VARIABLE xor_ln525_60 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln525_fu_621_p2 SOURCE top.cpp:525 VARIABLE or_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln525_fu_627_p2 SOURCE top.cpp:525 VARIABLE and_ln525 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_60_fu_633_p3 SOURCE top.cpp:525 VARIABLE out_60 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_679_p2 SOURCE top.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_fu_693_p2 SOURCE top.cpp:526 VARIABLE xor_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_fu_699_p2 SOURCE top.cpp:526 VARIABLE and_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_fu_721_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_59_fu_735_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_59 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln526_60_fu_741_p2 SOURCE top.cpp:526 VARIABLE icmp_ln526_60 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_fu_747_p3 SOURCE top.cpp:526 VARIABLE select_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_117_fu_755_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_117 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_146_fu_761_p2 SOURCE top.cpp:526 VARIABLE and_ln526_146 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_88_fu_767_p3 SOURCE top.cpp:526 VARIABLE select_ln526_88 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_147_fu_775_p2 SOURCE top.cpp:526 VARIABLE and_ln526_147 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_118_fu_781_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_118 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_fu_787_p2 SOURCE top.cpp:526 VARIABLE or_ln526 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_119_fu_793_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_119 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_148_fu_799_p2 SOURCE top.cpp:526 VARIABLE and_ln526_148 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_149_fu_805_p2 SOURCE top.cpp:526 VARIABLE and_ln526_149 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_31_fu_811_p2 SOURCE top.cpp:526 VARIABLE or_ln526_31 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln526_120_fu_817_p2 SOURCE top.cpp:526 VARIABLE xor_ln526_120 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln526_150_fu_823_p2 SOURCE top.cpp:526 VARIABLE and_ln526_150 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_89_fu_829_p3 SOURCE top.cpp:526 VARIABLE select_ln526_89 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln526_30_fu_837_p2 SOURCE top.cpp:526 VARIABLE or_ln526_30 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln526_90_fu_843_p3 SOURCE top.cpp:526 VARIABLE select_ln526_90 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln548_fu_331_p2 SOURCE top.cpp:548 VARIABLE icmp_ln548 LOOP VITIS_LOOP_548_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 6 BRAM 2 URAM 0}} write_output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_130_p2 SOURCE top.cpp:594 VARIABLE i LOOP VITIS_LOOP_594_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln594_fu_136_p2 SOURCE top.cpp:594 VARIABLE icmp_ln594 LOOP VITIS_LOOP_594_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} top_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_out_c_U SOURCE top.cpp:610 VARIABLE A_out_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 33 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_U SOURCE top.cpp:606 VARIABLE inter_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_1_U SOURCE top.cpp:606 VARIABLE inter_strm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_2_U SOURCE top.cpp:606 VARIABLE inter_strm_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_3_U SOURCE top.cpp:606 VARIABLE inter_strm_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_4_U SOURCE top.cpp:606 VARIABLE inter_strm_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_5_U SOURCE top.cpp:606 VARIABLE inter_strm_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_6_U SOURCE top.cpp:606 VARIABLE inter_strm_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_7_U SOURCE top.cpp:606 VARIABLE inter_strm_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_8_U SOURCE top.cpp:606 VARIABLE inter_strm_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_9_U SOURCE top.cpp:606 VARIABLE inter_strm_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_10_U SOURCE top.cpp:606 VARIABLE inter_strm_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_11_U SOURCE top.cpp:606 VARIABLE inter_strm_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_12_U SOURCE top.cpp:606 VARIABLE inter_strm_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_13_U SOURCE top.cpp:606 VARIABLE inter_strm_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_14_U SOURCE top.cpp:606 VARIABLE inter_strm_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_15_U SOURCE top.cpp:606 VARIABLE inter_strm_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_16_U SOURCE top.cpp:606 VARIABLE inter_strm_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_17_U SOURCE top.cpp:606 VARIABLE inter_strm_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_18_U SOURCE top.cpp:606 VARIABLE inter_strm_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_19_U SOURCE top.cpp:606 VARIABLE inter_strm_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_20_U SOURCE top.cpp:606 VARIABLE inter_strm_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_21_U SOURCE top.cpp:606 VARIABLE inter_strm_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_22_U SOURCE top.cpp:606 VARIABLE inter_strm_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_23_U SOURCE top.cpp:606 VARIABLE inter_strm_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_24_U SOURCE top.cpp:606 VARIABLE inter_strm_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_25_U SOURCE top.cpp:606 VARIABLE inter_strm_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_26_U SOURCE top.cpp:606 VARIABLE inter_strm_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_27_U SOURCE top.cpp:606 VARIABLE inter_strm_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_28_U SOURCE top.cpp:606 VARIABLE inter_strm_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_29_U SOURCE top.cpp:606 VARIABLE inter_strm_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME inter_strm_30_U SOURCE top.cpp:606 VARIABLE inter_strm_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 180 BRAM 128 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (2):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:542:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:542:9 msg_body {array_partition dim=1 type=complete  variable=window_1 1 stencil_stage top.cpp:542:9 window_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location top.cpp:542:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc top.cpp:542:9 msg_body {array_partition dim=1 type=complete  variable=window_2 1 stencil_stage top.cpp:542:9 window_2}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.47 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.01 seconds; current allocated memory: 1.232 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
Execute         syn_report -model top_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 26.67 sec.
Command     csynth_design done; 98.78 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:38; Allocated memory: 588.852 MB.
Execute     cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute       ::AP::init_summary_file cosim 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.63 sec.
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.23 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_part_info done; 0.12 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/cosimDB.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/host.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/host.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/host.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/host.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 5.16 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: run_clang exec: /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /tools/software/xilinx/2025.1.1/Vitis/include -I include /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/top.cpp -o /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/tools/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0 > /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.out.log 2> /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/top.cpp /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command       clang_tidy done; 10.5 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Command       ap_part_info done; 0.23 sec.
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 60.46 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.DependenceCheck.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 613.16 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 848.9 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:14:08; Allocated memory: 21.012 MB.
Execute     export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
Execute       config_export -flow=impl -format=ip_catalog 
Execute       write_ini /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg -apsfile /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/hls.aps -filepaths relative 
Execute         send_msg_by_id INFO @200-1915@%s /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls_config.cfg
Execute       ::AP::init_summary_file vivado-impl 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 7.61 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.27 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.37 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_kernel xml_exists=0
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=135 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_kernel_flow_control_loop_pipe
top_kernel_mul_39s_24ns_63_1_1
top_kernel_mul_39s_26ns_65_1_1
top_kernel_stencil_stage_1_line_buf_RAM_AUTO_1R1W
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_flow_control_loop_pipe
top_kernel_fifo_w64_d33_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_fifo_w24_d512_A
top_kernel_start_for_write_output_U0
top_kernel_start_for_stencil_stage_1_U0
top_kernel_start_for_stencil_stage_2_U0
top_kernel_start_for_stencil_stage_3_U0
top_kernel_start_for_stencil_stage_4_U0
top_kernel_start_for_stencil_stage_5_U0
top_kernel_start_for_stencil_stage_6_U0
top_kernel_start_for_stencil_stage_7_U0
top_kernel_start_for_stencil_stage_8_U0
top_kernel_start_for_stencil_stage_9_U0
top_kernel_start_for_stencil_stage_10_U0
top_kernel_start_for_stencil_stage_11_U0
top_kernel_start_for_stencil_stage_12_U0
top_kernel_start_for_stencil_stage_13_U0
top_kernel_start_for_stencil_stage_14_U0
top_kernel_start_for_stencil_stage_15_U0
top_kernel_start_for_stencil_stage_16_U0
top_kernel_start_for_stencil_stage_17_U0
top_kernel_start_for_stencil_stage_18_U0
top_kernel_start_for_stencil_stage_19_U0
top_kernel_start_for_stencil_stage_20_U0
top_kernel_start_for_stencil_stage_21_U0
top_kernel_start_for_stencil_stage_22_U0
top_kernel_start_for_stencil_stage_23_U0
top_kernel_start_for_stencil_stage_24_U0
top_kernel_start_for_stencil_stage_25_U0
top_kernel_start_for_stencil_stage_26_U0
top_kernel_start_for_stencil_stage_27_U0
top_kernel_start_for_stencil_stage_28_U0
top_kernel_start_for_stencil_stage_29_U0
top_kernel_start_for_stencil_stage_U0
top_kernel_gmem0_m_axi
top_kernel_gmem1_m_axi
top_kernel_control_s_axi
entry_proc
read_input
stencil_stage_1
stencil_stage_2
stencil_stage_3
stencil_stage_4
stencil_stage_5
stencil_stage_6
stencil_stage_7
stencil_stage_8
stencil_stage_9
stencil_stage_10
stencil_stage_11
stencil_stage_12
stencil_stage_13
stencil_stage_14
stencil_stage_15
stencil_stage_16
stencil_stage_17
stencil_stage_18
stencil_stage_19
stencil_stage_20
stencil_stage_21
stencil_stage_22
stencil_stage_23
stencil_stage_24
stencil_stage_25
stencil_stage_26
stencil_stage_27
stencil_stage_28
stencil_stage_29
stencil_stage
write_output
top_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.rtl_wrap.cfg.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.compgen.dataonly.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/read_input.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_1.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_2.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_3.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_4.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_5.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_6.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_7.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_8.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_9.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_10.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_11.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_12.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_13.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_14.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_15.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_16.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_17.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_18.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_19.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_20.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_21.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_22.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_23.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_24.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_25.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_26.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_27.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_28.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage_29.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/stencil_stage.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/write_output.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Command       ap_part_info done; 0.18 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       sc_get_clocks top_kernel 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.constraint.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/top_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/2025.1.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/impl.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_kernel_ TopModuleNoPrefix top_kernel TopModuleWithPrefix top_kernel' export_design_flow='impl' impl_dir='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f36448a2cd8' export_design_flow='impl' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f3644fe8368' export_design_flow='syn' export_rpt='/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s project_1/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file project_1/hls/impl/export.zip
Command     export_design done; 1437.52 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:23:57; Allocated memory: 37.914 MB.
Execute     cleanup_all 
Command     cleanup_all done; 1.73 sec.
