lbl_80D39380:
/* 80D39380 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80D39384 00000004  7C 08 02 A6 */	mflr r0
/* 80D39388 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 80D3938C 0000000C  3C 60 80 D4 */	lis r3, data_80D39C80@ha
/* 80D39390 00000010  38 63 9C 80 */	addi r3, r3, data_80D39C80@l
/* 80D39394 00000014  4B 52 9D B8 */	b ModuleConstructorsX
/* 80D39398 00000018  4B 52 9C F0 */	b ModuleProlog
/* 80D3939C 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80D393A0 00000020  7C 08 03 A6 */	mtlr r0
/* 80D393A4 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 80D393A8 00000028  4E 80 00 20 */	blr 
