// Seed: 1987281766
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    output supply0 id_7,
    output wand id_8
);
  wire id_10;
  tri0 id_11 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
);
  wor id_3;
  logic [7:0] id_4;
  assign id_3 = 1;
  supply1 id_5;
  assign id_5 = id_3;
  wire id_6;
  assign id_5 = 1;
  wand id_7;
  assign id_6 = id_4[1];
  wire id_8;
  module_0(
      id_1, id_0, id_7, id_0, id_7, id_7, id_1, id_7, id_7
  );
  always_latch begin
    $display(1);
  end
  assign id_3 = id_3;
  assign id_7 = id_1;
endmodule
