Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 16 19:04:25 2019
| Host         : DESKTOP-S3DIOJH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           14 |
| No           | No                    | Yes                    |              13 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------+----------------------------------------+------------------+----------------+
|   Clock Signal   |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  start           |                                        |                                        |                1 |              1 |
|  myClk_IBUF_BUFG | Master/FSM_sequential_state[3]_i_1_n_0 | Master/FSM_sequential_state[3]_i_2_n_0 |                2 |              3 |
|  myClk_IBUF_BUFG | Master/data_rd[7]_i_1_n_0              | Master/FSM_sequential_state[3]_i_2_n_0 |                2 |              8 |
| ~start           |                                        |                                        |                2 |              8 |
|  myClk_IBUF_BUFG |                                        | Master/FSM_sequential_state[3]_i_2_n_0 |                5 |             13 |
|  myClk_IBUF_BUFG |                                        |                                        |               11 |             32 |
+------------------+----------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 8      |                     2 |
| 13     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


