$date
	Mon Nov 17 12:59:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 1 ! z $end
$var wire 6 " Opcode [5:0] $end
$var reg 3 # Op [2:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & s_inc $end
$var reg 1 ' s_inm $end
$var reg 1 ( we3 $end
$var reg 1 ) wez $end
$scope module micro $end
$var wire 3 * Op [2:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & s_inc $end
$var wire 1 ' s_inm $end
$var wire 1 ( we3 $end
$var wire 1 ) wez $end
$var wire 1 ! z $end
$var wire 1 + zero_flag_alu $end
$var wire 8 , wd3 [7:0] $end
$var wire 10 - sum_out [9:0] $end
$var wire 8 . rd2 [7:0] $end
$var wire 8 / rd1 [7:0] $end
$var wire 10 0 pc_out [9:0] $end
$var wire 10 1 pc_in [9:0] $end
$var wire 16 2 instruccion [15:0] $end
$var wire 10 3 dir_salto [9:0] $end
$var wire 8 4 alu_out [7:0] $end
$var wire 6 5 Opcode [5:0] $end
$scope module ALU $end
$var wire 3 6 Op [2:0] $end
$var wire 8 7 B [7:0] $end
$var wire 8 8 A [7:0] $end
$var reg 8 9 S [7:0] $end
$var reg 1 : zero $end
$upscope $end
$scope module Banco_reg $end
$var wire 4 ; RA1 [3:0] $end
$var wire 4 < RA2 [3:0] $end
$var wire 4 = WA3 [3:0] $end
$var wire 1 $ clk $end
$var wire 1 ( we3 $end
$var wire 8 > WD3 [7:0] $end
$var wire 8 ? RD2 [7:0] $end
$var wire 8 @ RD1 [7:0] $end
$upscope $end
$scope module FFZ $end
$var wire 1 ) carga $end
$var wire 1 $ clk $end
$var wire 1 + d $end
$var wire 1 % reset $end
$var reg 1 A q $end
$upscope $end
$scope module PC $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 10 B D [9:0] $end
$var parameter 32 C WIDTH $end
$var reg 10 D Q [9:0] $end
$upscope $end
$scope module memoria $end
$var wire 10 E Address [9:0] $end
$var wire 16 F Data [15:0] $end
$var wire 1 $ clk $end
$upscope $end
$scope module mux1 $end
$var wire 10 G D1 [9:0] $end
$var wire 1 & s $end
$var wire 10 H Y [9:0] $end
$var wire 10 I D0 [9:0] $end
$var parameter 32 J WIDTH $end
$upscope $end
$scope module mux3 $end
$var wire 8 K D0 [7:0] $end
$var wire 8 L D1 [7:0] $end
$var wire 1 ' s $end
$var wire 8 M Y [7:0] $end
$var parameter 32 N WIDTH $end
$upscope $end
$scope module sumador $end
$var wire 10 O A [9:0] $end
$var wire 10 P B [9:0] $end
$var wire 10 Q Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module microc_tb $end
$scope module micro $end
$scope module Banco_reg $end
$var reg 8 R \R[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 N
b1010 J
b1010 C
$end
#0
$dumpvars
b0 R
b1 Q
b1 P
b0 O
b0 M
b0 L
b0 K
b1 I
b1 H
b101 G
b100000000000101 F
b0 E
b0 D
b1 B
0A
b0 @
b0 ?
b0 >
b0 =
b0 <
b101 ;
1:
b0 9
b0 8
b0 7
b0 6
b10000 5
b0 4
b101 3
b100000000000101 2
b1 1
b0 0
b0 /
b0 .
b1 -
b0 ,
z+
b0 *
0)
0(
0'
0&
1%
0$
b0 #
b10000 "
x!
$end
#500
0%
#1000
b0 "
b0 5
b0 G
b0 ;
b0 3
b10 1
b10 B
b10 H
b0 2
b0 F
b10 -
b10 I
b10 Q
b1 0
b1 D
b1 E
b1 O
1$
#2000
b0 1
b0 B
b0 H
1(
1'
1&
0$
#3000
b101 1
b101 B
b101 H
b10000 "
b10000 5
b101 G
b101 ;
b101 3
b100000000000101 2
b100000000000101 F
b1 -
b1 I
b1 Q
b0 0
b0 D
b0 E
b0 O
1$
#4000
0$
#5000
b10 1
b10 B
b10 H
b100 "
b100 5
b10 G
b10 ;
b10 3
b1000000000010 2
b1000000000010 F
b110 -
b110 I
b110 Q
b101 0
b101 D
b101 E
b101 O
1$
#6000
b10 #
b10 *
b10 6
1)
0'
0$
#7000
b0 1
b0 B
b0 H
b0 "
b0 5
b0 G
b0 ;
b0 3
b0 2
b0 F
b11 -
b11 I
b11 Q
b10 0
b10 D
b10 E
b10 O
1!
zA
b11 #
b11 *
b11 6
1$
#8000
b11 1
b11 B
b11 H
b0 #
b0 *
b0 6
0)
0(
0&
0$
#9000
b100 -
b100 I
b100 Q
b11 0
b11 D
b11 E
b11 O
b0 1
b0 B
b0 H
b10 #
b10 *
b10 6
1)
1(
1&
1$
#10000
b11 #
b11 *
b11 6
0$
#11000
b101 1
b101 B
b101 H
b10000 "
b10000 5
b101 G
b101 ;
b101 3
b100000000000101 2
b100000000000101 F
b1 -
b1 I
b1 Q
b0 0
b0 D
b0 E
b0 O
b0 #
b0 *
b0 6
0)
0(
1$
#12000
b1 1
b1 B
b1 H
0&
0$
#13000
b0 "
b0 5
b0 G
b0 ;
b0 3
b10 1
b10 B
b10 H
b0 2
b0 F
b10 -
b10 I
b10 Q
b1 0
b1 D
b1 E
b1 O
1$
#13500
