{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "altclk.v altclk.BAK.v " "Backing up file \"altclk.v\" to \"altclk.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506332015763 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL altclk.v " "Started upgrading IP component ALTPLL with file \"altclk.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332015763 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "altclk.v altclk.BAK.v " "Backing up file \"altclk.v\" to \"altclk.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506332021192 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL altclk.v " "Started upgrading IP component ALTPLL with file \"altclk.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332021192 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "clock_buff.qsys clock_buff.BAK.qsys " "Backing up file \"clock_buff.qsys\" to \"clock_buff.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506332026092 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "clock_buff/synthesis/clock_buff.v clock_buff.BAK.v " "Backing up file \"clock_buff/synthesis/clock_buff.v\" to \"clock_buff.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506332026099 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altclkctrl clock_buff.qsys " "Started upgrading IP component altclkctrl with file \"clock_buff.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332026102 ""}
{ "Info" "" "" "2017.09.25.11:33:53 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.09.25.11:33:53 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1506332033751 ""}
{ "Info" "" "" "2017.09.25.11:33:53 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.09.25.11:33:53 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1506332033775 ""}
{ "Info" "clock_buff_generation.rpt" "" "2017.09.25.11:34:00 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff" {  } {  } 0 0 "2017.09.25.11:34:00 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff" 0 0 "Shell" 0 -1 1506332040808 ""}
{ "Info" "" "" "2017.09.25.11:34:00 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.09.25.11:34:00 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1506332040808 ""}
{ "Info" "" "" "2017.09.25.11:34:00 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.25.11:34:00 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506332040815 ""}
{ "Info" "clock_buff.qsys" "" "2017.09.25.11:34:00 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.25.11:34:00 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506332040872 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: Reading input file" {  } {  } 0 0 "2017.09.25.11:34:01 Info: Reading input file" 0 0 "Shell" 0 -1 1506332041000 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" {  } {  } 0 0 "2017.09.25.11:34:01 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" 0 0 "Shell" 0 -1 1506332041004 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2017.09.25.11:34:01 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1506332041005 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: Building connections" {  } {  } 0 0 "2017.09.25.11:34:01 Info: Building connections" 0 0 "Shell" 0 -1 1506332041006 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.25.11:34:01 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506332041006 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: Validating" {  } {  } 0 0 "2017.09.25.11:34:01 Info: Validating" 0 0 "Shell" 0 -1 1506332041007 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: Done reading input file" {  } {  } 0 0 "2017.09.25.11:34:01 Info: Done reading input file" 0 0 "Shell" 0 -1 1506332041016 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2017.09.25.11:34:01 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1506332041347 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2017.09.25.11:34:01 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1506332041348 ""}
{ "Info" "" "" "2017.09.25.11:34:01 Info: clock_buff: Generating clock_buff \"clock_buff\" for SIM_VERILOG" {  } {  } 0 0 "2017.09.25.11:34:01 Info: clock_buff: Generating clock_buff \"clock_buff\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1506332041451 ""}
{ "Info" "" "" "2017.09.25.11:34:02 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." {  } {  } 0 0 "2017.09.25.11:34:02 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." 0 0 "Shell" 0 -1 1506332042028 ""}
{ "Info" "" "" "2017.09.25.11:34:02 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2017.09.25.11:34:02 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1506332042131 ""}
{ "Info" "" "" "2017.09.25.11:34:02 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" {  } {  } 0 0 "2017.09.25.11:34:02 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1506332042140 ""}
{ "Info" "" "" "2017.09.25.11:34:02 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.09.25.11:34:02 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506332042178 ""}
{ "Info" "" "" "2017.09.25.11:34:02 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.09.25.11:34:02 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1506332042179 ""}
{ "Info" "" "" "2017.09.25.11:34:02 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.09.25.11:34:02 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1506332042179 ""}
{ "Info" " --use-relative-paths=true" "" "2017.09.25.11:34:02 Info: sim-script-gen --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:02 Info: sim-script-gen --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332042180 ""}
{ "Info" " --use-relative-paths=true" "" "2017.09.25.11:34:02 Info: Doing: ip-make-simscript --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:02 Info: Doing: ip-make-simscript --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332042188 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332043073 ""}
{ "Info" "msim_setup.tcl" "" "2017.09.25.11:34:03 Info:     mentor" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     mentor" 0 0 "Shell" 0 -1 1506332043086 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:03 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332043093 ""}
{ "Info" "vcs_setup.sh" "" "2017.09.25.11:34:03 Info:     synopsys/vcs" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1506332043104 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332043107 ""}
{ "Info" "synopsys_sim.setup" "" "2017.09.25.11:34:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506332043113 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.09.25.11:34:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506332043121 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332043125 ""}
{ "Info" "cds.lib" "" "2017.09.25.11:34:03 Info:     cadence" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     cadence" 0 0 "Shell" 0 -1 1506332043131 ""}
{ "Info" "hdl.var" "" "2017.09.25.11:34:03 Info:     cadence" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     cadence" 0 0 "Shell" 0 -1 1506332043141 ""}
{ "Info" "ncsim_setup.sh" "" "2017.09.25.11:34:03 Info:     cadence" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     cadence" 0 0 "Shell" 0 -1 1506332043148 ""}
{ "Info" " directory" "" "2017.09.25.11:34:03 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1506332043148 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332043153 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.09.25.11:34:03 Info:     aldec" {  } {  } 0 0 "2017.09.25.11:34:03 Info:     aldec" 0 0 "Shell" 0 -1 1506332043162 ""}
{ "Info" "." "" "2017.09.25.11:34:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332043163 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.09.25.11:34:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1506332043163 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.09.25.11:34:03 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1506332043163 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506332043163 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --block-symbol-file --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.25.11:34:03 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --block-symbol-file --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506332043164 ""}
{ "Info" "clock_buff.qsys" "" "2017.09.25.11:34:03 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506332043169 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Reading input file" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Reading input file" 0 0 "Shell" 0 -1 1506332043281 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" 0 0 "Shell" 0 -1 1506332043283 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1506332043283 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Building connections" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Building connections" 0 0 "Shell" 0 -1 1506332043284 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506332043284 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Validating" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Validating" 0 0 "Shell" 0 -1 1506332043285 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Done reading input file" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1506332043295 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2017.09.25.11:34:03 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1506332043576 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2017.09.25.11:34:03 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1506332043576 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.09.25.11:34:03 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506332043935 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506332043935 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info:" {  } {  } 0 0 "2017.09.25.11:34:03 Info:" 0 0 "Shell" 0 -1 1506332043935 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506332043935 ""}
{ "Info" "" "" "2017.09.25.11:34:03 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --synthesis=VERILOG --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.25.11:34:03 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --synthesis=VERILOG --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506332043936 ""}
{ "Info" "clock_buff.qsys" "" "2017.09.25.11:34:03 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.25.11:34:03 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506332043942 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Reading input file" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Reading input file" 0 0 "Shell" 0 -1 1506332044047 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" 0 0 "Shell" 0 -1 1506332044052 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1506332044053 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Building connections" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Building connections" 0 0 "Shell" 0 -1 1506332044053 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506332044053 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Validating" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Validating" 0 0 "Shell" 0 -1 1506332044054 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Done reading input file" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Done reading input file" 0 0 "Shell" 0 -1 1506332044062 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2017.09.25.11:34:04 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1506332044333 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2017.09.25.11:34:04 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1506332044333 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: clock_buff: Generating clock_buff \"clock_buff\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.09.25.11:34:04 Info: clock_buff: Generating clock_buff \"clock_buff\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1506332044358 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." {  } {  } 0 0 "2017.09.25.11:34:04 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." 0 0 "Shell" 0 -1 1506332044570 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2017.09.25.11:34:04 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1506332044626 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" {  } {  } 0 0 "2017.09.25.11:34:04 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1506332044628 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.09.25.11:34:04 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506332044670 ""}
{ "Info" "" "" "2017.09.25.11:34:04 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.09.25.11:34:04 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506332044670 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "clock_buff.qsys clock_buff.BAK.qsys " "Backing up file \"clock_buff.qsys\" to \"clock_buff.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506332044720 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "clock_buff/synthesis/clock_buff.v clock_buff.BAK.v " "Backing up file \"clock_buff/synthesis/clock_buff.v\" to \"clock_buff.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1506332044737 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altclkctrl clock_buff.qsys " "Started upgrading IP component altclkctrl with file \"clock_buff.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332044739 ""}
{ "Info" "" "" "2017.09.25.11:34:12 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.09.25.11:34:12 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1506332052391 ""}
{ "Info" "" "" "2017.09.25.11:34:12 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.09.25.11:34:12 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1506332052405 ""}
{ "Info" "clock_buff_generation.rpt" "" "2017.09.25.11:34:19 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff" {  } {  } 0 0 "2017.09.25.11:34:19 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff" 0 0 "Shell" 0 -1 1506332059922 ""}
{ "Info" "" "" "2017.09.25.11:34:19 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.09.25.11:34:19 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1506332059923 ""}
{ "Info" "" "" "2017.09.25.11:34:19 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.25.11:34:19 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\simulation --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506332059930 ""}
{ "Info" "clock_buff.qsys" "" "2017.09.25.11:34:19 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.25.11:34:19 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506332059974 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: Reading input file" {  } {  } 0 0 "2017.09.25.11:34:20 Info: Reading input file" 0 0 "Shell" 0 -1 1506332060092 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" {  } {  } 0 0 "2017.09.25.11:34:20 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" 0 0 "Shell" 0 -1 1506332060095 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2017.09.25.11:34:20 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1506332060096 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: Building connections" {  } {  } 0 0 "2017.09.25.11:34:20 Info: Building connections" 0 0 "Shell" 0 -1 1506332060097 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.25.11:34:20 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506332060097 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: Validating" {  } {  } 0 0 "2017.09.25.11:34:20 Info: Validating" 0 0 "Shell" 0 -1 1506332060097 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: Done reading input file" {  } {  } 0 0 "2017.09.25.11:34:20 Info: Done reading input file" 0 0 "Shell" 0 -1 1506332060109 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2017.09.25.11:34:20 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1506332060418 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2017.09.25.11:34:20 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1506332060419 ""}
{ "Info" "" "" "2017.09.25.11:34:20 Info: clock_buff: Generating clock_buff \"clock_buff\" for SIM_VERILOG" {  } {  } 0 0 "2017.09.25.11:34:20 Info: clock_buff: Generating clock_buff \"clock_buff\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1506332060515 ""}
{ "Info" "" "" "2017.09.25.11:34:21 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." {  } {  } 0 0 "2017.09.25.11:34:21 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." 0 0 "Shell" 0 -1 1506332061017 ""}
{ "Info" "" "" "2017.09.25.11:34:21 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2017.09.25.11:34:21 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1506332061081 ""}
{ "Info" "" "" "2017.09.25.11:34:21 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" {  } {  } 0 0 "2017.09.25.11:34:21 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1506332061083 ""}
{ "Info" "" "" "2017.09.25.11:34:21 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.09.25.11:34:21 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506332061106 ""}
{ "Info" "" "" "2017.09.25.11:34:21 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.09.25.11:34:21 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1506332061106 ""}
{ "Info" "" "" "2017.09.25.11:34:21 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.09.25.11:34:21 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1506332061106 ""}
{ "Info" " --use-relative-paths=true" "" "2017.09.25.11:34:21 Info: sim-script-gen --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:21 Info: sim-script-gen --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332061107 ""}
{ "Info" " --use-relative-paths=true" "" "2017.09.25.11:34:21 Info: Doing: ip-make-simscript --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:21 Info: Doing: ip-make-simscript --spd=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332061113 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332061972 ""}
{ "Info" "msim_setup.tcl" "" "2017.09.25.11:34:21 Info:     mentor" {  } {  } 0 0 "2017.09.25.11:34:21 Info:     mentor" 0 0 "Shell" 0 -1 1506332061987 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:21 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:21 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332061998 ""}
{ "Info" "vcs_setup.sh" "" "2017.09.25.11:34:22 Info:     synopsys/vcs" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1506332062008 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:22 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332062013 ""}
{ "Info" "synopsys_sim.setup" "" "2017.09.25.11:34:22 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506332062014 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.09.25.11:34:22 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1506332062025 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:22 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332062030 ""}
{ "Info" "cds.lib" "" "2017.09.25.11:34:22 Info:     cadence" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     cadence" 0 0 "Shell" 0 -1 1506332062031 ""}
{ "Info" "hdl.var" "" "2017.09.25.11:34:22 Info:     cadence" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     cadence" 0 0 "Shell" 0 -1 1506332062032 ""}
{ "Info" "ncsim_setup.sh" "" "2017.09.25.11:34:22 Info:     cadence" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     cadence" 0 0 "Shell" 0 -1 1506332062041 ""}
{ "Info" " directory" "" "2017.09.25.11:34:22 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1506332062042 ""}
{ "Info" " directory:" "" "2017.09.25.11:34:22 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332062047 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.09.25.11:34:22 Info:     aldec" {  } {  } 0 0 "2017.09.25.11:34:22 Info:     aldec" 0 0 "Shell" 0 -1 1506332062061 ""}
{ "Info" "." "" "2017.09.25.11:34:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" {  } {  } 0 0 "2017.09.25.11:34:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation" 0 0 "Shell" 0 -1 1506332062061 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.09.25.11:34:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1506332062062 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.09.25.11:34:22 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1506332062062 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506332062063 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --block-symbol-file --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.25.11:34:22 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --block-symbol-file --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506332062063 ""}
{ "Info" "clock_buff.qsys" "" "2017.09.25.11:34:22 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506332062072 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Reading input file" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Reading input file" 0 0 "Shell" 0 -1 1506332062204 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" 0 0 "Shell" 0 -1 1506332062206 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1506332062206 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Building connections" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Building connections" 0 0 "Shell" 0 -1 1506332062207 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506332062207 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Validating" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Validating" 0 0 "Shell" 0 -1 1506332062208 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Done reading input file" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1506332062219 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2017.09.25.11:34:22 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1506332062512 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2017.09.25.11:34:22 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1506332062513 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.09.25.11:34:22 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506332062830 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1506332062830 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info:" {  } {  } 0 0 "2017.09.25.11:34:22 Info:" 0 0 "Shell" 0 -1 1506332062830 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506332062830 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --synthesis=VERILOG --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" {  } {  } 0 0 "2017.09.25.11:34:22 Info: qsys-generate C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff.qsys --synthesis=VERILOG --output-directory=C:\\Users\\ben\\Documents\\GitHub\\KPCDASS2017\\clock_buff\\synthesis --family=\"MAX 10\" --part=10M50DAF484C6GES" 0 0 "Shell" 0 -1 1506332062831 ""}
{ "Info" "clock_buff.qsys" "" "2017.09.25.11:34:22 Info: Loading KPCDASS2017" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Loading KPCDASS2017" 0 0 "Shell" 0 -1 1506332062836 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Reading input file" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Reading input file" 0 0 "Shell" 0 -1 1506332062943 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Adding altclkctrl_0 \[altclkctrl 17.0\]" 0 0 "Shell" 0 -1 1506332062947 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1506332062947 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Building connections" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Building connections" 0 0 "Shell" 0 -1 1506332062948 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Parameterizing connections" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1506332062948 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Validating" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Validating" 0 0 "Shell" 0 -1 1506332062948 ""}
{ "Info" "" "" "2017.09.25.11:34:22 Info: Done reading input file" {  } {  } 0 0 "2017.09.25.11:34:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1506332062956 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." {  } {  } 0 0 "2017.09.25.11:34:23 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10." 0 0 "Shell" 0 -1 1506332063243 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2017.09.25.11:34:23 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1506332063243 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: clock_buff: Generating clock_buff \"clock_buff\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.09.25.11:34:23 Info: clock_buff: Generating clock_buff \"clock_buff\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1506332063270 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." {  } {  } 0 0 "2017.09.25.11:34:23 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0." 0 0 "Shell" 0 -1 1506332063503 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2017.09.25.11:34:23 Info: altclkctrl_0: \"clock_buff\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1506332063560 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" {  } {  } 0 0 "2017.09.25.11:34:23 Info: clock_buff: Done \"clock_buff\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1506332063561 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.09.25.11:34:23 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1506332063602 ""}
{ "Info" "" "" "2017.09.25.11:34:23 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.09.25.11:34:23 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1506332063602 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL altclk.v " "Completed upgrading IP component ALTPLL with file \"altclk.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332063659 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL altclk.v " "Completed upgrading IP component ALTPLL with file \"altclk.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332063662 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altclkctrl clock_buff.qsys " "Completed upgrading IP component altclkctrl with file \"clock_buff.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332063665 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altclkctrl clock_buff.qsys " "Completed upgrading IP component altclkctrl with file \"clock_buff.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1506332063668 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1506332063736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506332063736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 11:34:23 2017 " "Processing ended: Mon Sep 25 11:34:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506332063736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506332063736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506332063736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1506332063736 ""}
