// Seed: 695549301
module module_0;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  tri1  id_2
);
  assign id_1 = 1;
  module_0();
  wire id_4;
endmodule
module module_2;
  always id_1 = 1;
  module_0();
endmodule
module module_3 (
    input logic id_0,
    output logic id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5
);
  initial
    assert (id_3)
      #1
        @(posedge id_4) begin
          id_1 <= id_0;
        end
  module_0();
endmodule
