CONFIG PART = XC3SD3400AFG676-5;
TEMPERATURE  = 25 C;
CONFIG VCCAUX  = 2.5;
VOLTAGE  = 1.2;
CONFIG VREF  = F22, AB24, U24, R23, M24, H26, G25, B26, V26, U26;

################
### Main CLK ###
################
NET "clk" TNM_NET = "sys_clk_pin";
#TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin" 62500 kHz HIGH 50 %;
TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin" 75000 KHz HIGH 50 %;
NET "clk" LOC = C13;
NET "clk" IOSTANDARD = LVCMOS25;

################
### Main RST ###
################
NET "rst" TIG;
NET "rst" LOC = J7;
NET "rst" IOSTANDARD = LVCMOS33;


NET "ac97_clk" LOC = N6;
NET "ac97_clk" IOSTANDARD = LVCMOS33;
NET "ac97_sync" LOC = B1;
NET "ac97_sync" IOSTANDARD = LVCMOS33;
NET "ac97_reset" LOC = B2;
NET "ac97_reset" IOSTANDARD = LVCMOS33;
NET "ac97_dout" LOC = D3;
NET "ac97_dout" IOSTANDARD = LVCMOS33;
NET "ac97_din" LOC = E1;
NET "ac97_din" IOSTANDARD = LVCMOS33;

NET "spi_miso" LOC = AF24;
NET "spi_miso" IOSTANDARD = LVCMOS33;
NET "spi_mosi" LOC = AB15;
NET "spi_mosi" IOSTANDARD = LVCMOS33;
NET "spi_sck" LOC = AE24;
NET "spi_sck" IOSTANDARD = LVCMOS33;
NET "spi_cs" LOC = AA7;
NET "spi_cs" IOSTANDARD = LVCMOS33;

NET "i2c_sda" LOC = AF25;
NET "i2c_sda" IOSTANDARD = LVCMOS33;
NET "i2c_scl" LOC = AE25;
NET "i2c_scl" IOSTANDARD = LVCMOS33;

NET "uart0_tx" LOC = G3;
NET "uart0_tx" IOSTANDARD = LVCMOS33;
NET "uart0_rx" LOC = G1;
NET "uart0_rx" IOSTANDARD = LVCMOS33;


###################
### PCI Signals ###
###################
NET "pci_ad[31]" LOC = J5;
NET "pci_ad[31]" IOSTANDARD = PCI33_3;
NET "pci_ad[30]" LOC = M9;
NET "pci_ad[30]" IOSTANDARD = PCI33_3;
NET "pci_ad[29]" LOC = M10;
NET "pci_ad[29]" IOSTANDARD = PCI33_3;
NET "pci_ad[28]" LOC = K4;
NET "pci_ad[28]" IOSTANDARD = PCI33_3;
NET "pci_ad[27]" LOC = K5;
NET "pci_ad[27]" IOSTANDARD = PCI33_3;
NET "pci_ad[26]" LOC = K2;
NET "pci_ad[26]" IOSTANDARD = PCI33_3;
NET "pci_ad[25]" LOC = K3;
NET "pci_ad[25]" IOSTANDARD = PCI33_3;
NET "pci_ad[24]" LOC = L3;
NET "pci_ad[24]" IOSTANDARD = PCI33_3;
NET "pci_ad[23]" LOC = L4;
NET "pci_ad[23]" IOSTANDARD = PCI33_3;
NET "pci_ad[22]" LOC = M7;
NET "pci_ad[22]" IOSTANDARD = PCI33_3;
NET "pci_ad[21]" LOC = M8;
NET "pci_ad[21]" IOSTANDARD = PCI33_3;
NET "pci_ad[20]" LOC = M3;
NET "pci_ad[20]" IOSTANDARD = PCI33_3;
NET "pci_ad[19]" LOC = M4;
NET "pci_ad[19]" IOSTANDARD = PCI33_3;
NET "pci_ad[18]" LOC = M6;
NET "pci_ad[18]" IOSTANDARD = PCI33_3;
NET "pci_ad[17]" LOC = M5;
NET "pci_ad[17]" IOSTANDARD = PCI33_3;
NET "pci_ad[16]" LOC = M2;
NET "pci_ad[16]" IOSTANDARD = PCI33_3;
NET "pci_ad[15]" LOC = P6;
NET "pci_ad[15]" IOSTANDARD = PCI33_3;
NET "pci_ad[14]" LOC = P7;
NET "pci_ad[14]" IOSTANDARD = PCI33_3;
NET "pci_ad[13]" LOC = R6;
NET "pci_ad[13]" IOSTANDARD = PCI33_3;
NET "pci_ad[12]" LOC = R5;
NET "pci_ad[12]" IOSTANDARD = PCI33_3;
NET "pci_ad[11]" LOC = P9;
NET "pci_ad[11]" IOSTANDARD = PCI33_3;
NET "pci_ad[10]" LOC = P8;
NET "pci_ad[10]" IOSTANDARD = PCI33_3;
NET "pci_ad[9]" LOC = U4;
NET "pci_ad[9]" IOSTANDARD = PCI33_3;
NET "pci_ad[8]" LOC = T5;
NET "pci_ad[8]" IOSTANDARD = PCI33_3;
NET "pci_ad[7]" LOC = R9;
NET "pci_ad[7]" IOSTANDARD = PCI33_3;
NET "pci_ad[6]" LOC = R10;
NET "pci_ad[6]" IOSTANDARD = PCI33_3;
NET "pci_ad[5]" LOC = U2;
NET "pci_ad[5]" IOSTANDARD = PCI33_3;
NET "pci_ad[4]" LOC = U1;
NET "pci_ad[4]" IOSTANDARD = PCI33_3;
NET "pci_ad[3]" LOC = R7;
NET "pci_ad[3]" IOSTANDARD = PCI33_3;
NET "pci_ad[2]" LOC = R8;
NET "pci_ad[2]" IOSTANDARD = PCI33_3;
NET "pci_ad[1]" LOC = V2;
NET "pci_ad[1]" IOSTANDARD = PCI33_3;
NET "pci_ad[0]" LOC = V1;
NET "pci_ad[0]" IOSTANDARD = PCI33_3;

NET "pci_cbe[3]" LOC = N4;
NET "pci_cbe[3]" IOSTANDARD = PCI33_3;
NET "pci_cbe[2]" LOC = N2;
NET "pci_cbe[2]" IOSTANDARD = PCI33_3;
NET "pci_cbe[1]" LOC = T4;
NET "pci_cbe[1]" IOSTANDARD = PCI33_3;
NET "pci_cbe[0]" LOC = T3;
NET "pci_cbe[0]" IOSTANDARD = PCI33_3;
NET "pci_par" LOC = N1;
NET "pci_par" IOSTANDARD = PCI33_3;
NET "pci_stop_n" LOC = R4;
NET "pci_stop_n" IOSTANDARD = PCI33_3;
NET "pci_devsel_n" LOC = R1;
NET "pci_devsel_n" IOSTANDARD = PCI33_3;
NET "pci_frame_n" LOC = N7;
NET "pci_frame_n" IOSTANDARD = PCI33_3;
NET "pci_serr_n" LOC = K6;
NET "pci_serr_n" IOSTANDARD = PCI33_3;
NET "pci_perr_n" LOC = R3;
NET "pci_perr_n" IOSTANDARD = PCI33_3;
//LOC = "N9"	| 
NET "pci_trdy_n" IOSTANDARD = PCI33_3;
NET "pci_irdy_n" LOC = P2;
NET "pci_irdy_n" IOSTANDARD = PCI33_3;

//LOC = "N6"	| 
NET "pci_gnt_n[0]" IOSTANDARD = PCI33_3;
NET "pci_gnt_n[1]" LOC = AC1;
NET "pci_gnt_n[1]" IOSTANDARD = PCI33_3;

NET "pci_req_n[0]" LOC = AD1;
NET "pci_req_n[0]" IOSTANDARD = PCI33_3;
NET "pci_req_n[1]" LOC = AD2;
NET "pci_req_n[1]" IOSTANDARD = PCI33_3;

#NET  "pci_inta_n"		LOC = "y1"		| IOSTANDARD = PCI33_3;
#NET  "pci_intb_n"		LOC = "y2"		| IOSTANDARD = PCI33_3;

#NET  "pci_p_clk0_r"	LOC = "ac2"		| IOSTANDARD = PCI33_3;
#NET  "pci_p_clk1_r"	LOC = "ac3"		| IOSTANDARD = PCI33_3;

NET "pci_clk" LOC = P3;
NET "pci_clk" IOSTANDARD = LVCMOS33;

NET "pci_clk" TNM_NET = "sys_clk_pci_feedback";
TIMESPEC TS_sys_clk_pci_feedback = PERIOD "sys_clk_pci_feedback" 33 MHz HIGH 50 %;




NET "ps2_clk_0" IOSTANDARD = LVCMOS33;
NET "ps2_data_0" IOSTANDARD = LVCMOS33;
NET "ps2_clk_1" IOSTANDARD = LVCMOS33;
NET "ps2_data_1" IOSTANDARD = LVCMOS33;

#######################
### 100M Ethernet 0 ###
#######################
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[0]" LOC = A3;
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[0]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[1]" LOC = A4;
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[1]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[2]" LOC = B3;
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[2]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[3]" LOC = B4;
NET "fpga_0_Soft_TEMAC_MII_TXD_0_pin[3]" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MII_TX_EN_0_pin" LOC = C5;
NET "fpga_0_Soft_TEMAC_MII_TX_EN_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MII_TX_ER_0_pin" LOC = B6;
NET "fpga_0_Soft_TEMAC_MII_TX_ER_0_pin" IOSTANDARD = LVCMOS25;
#input
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[0]" LOC = D7;
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[0]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[1]" LOC = J10;
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[1]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[2]" LOC = E11;
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[2]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[3]" LOC = G11;
NET "fpga_0_Soft_TEMAC_MII_RXD_0_pin[3]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_0_Soft_TEMAC_MII_RX_DV_0_pin" LOC = D12;
NET "fpga_0_Soft_TEMAC_MII_RX_DV_0_pin" IOSTANDARD = LVCMOS25;
#input
NET "fpga_0_Soft_TEMAC_MII_RX_ER_0_pin" LOC = A13;
NET "fpga_0_Soft_TEMAC_MII_RX_ER_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MDC_0_pin" LOC = D6;
NET "fpga_0_Soft_TEMAC_MDC_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_TemacPhy_RST_n_pin" LOC = B7;
NET "fpga_0_Soft_TEMAC_TemacPhy_RST_n_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MDIO_0" LOC = C7;
NET "fpga_0_Soft_TEMAC_MDIO_0" IOSTANDARD = LVCMOS25;

NET "fpga_0_Soft_TEMAC_MII_RX_CLK_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_0_Soft_TEMAC_MII_TX_CLK_0_pin" IOSTANDARD = LVCMOS25;
#######################
### 100M Ethernet 1 ###
#######################
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[0]" LOC = E7;
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[0]" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[1]" LOC = F7;
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[1]" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[2]" LOC = A8;
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[2]" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[3]" LOC = B8;
NET "fpga_1_Soft_TEMAC_MII_TXD_0_pin[3]" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MII_TX_EN_0_pin" LOC = C8;
NET "fpga_1_Soft_TEMAC_MII_TX_EN_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MII_TX_ER_0_pin" LOC = D8;
NET "fpga_1_Soft_TEMAC_MII_TX_ER_0_pin" IOSTANDARD = LVCMOS25;
#input
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[0]" LOC = H13;
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[0]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[1]" LOC = J13;
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[1]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[2]" LOC = D14;
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[2]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[3]" LOC = G14;
NET "fpga_1_Soft_TEMAC_MII_RXD_0_pin[3]" IOSTANDARD = LVCMOS25;
#input
NET "fpga_1_Soft_TEMAC_MII_RX_DV_0_pin" LOC = J15;
NET "fpga_1_Soft_TEMAC_MII_RX_DV_0_pin" IOSTANDARD = LVCMOS25;
#input
NET "fpga_1_Soft_TEMAC_MII_RX_ER_0_pin" LOC = A17;
NET "fpga_1_Soft_TEMAC_MII_RX_ER_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MDC_0_pin" LOC = F8;
NET "fpga_1_Soft_TEMAC_MDC_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_TemacPhy_RST_n_pin" LOC = G8;
NET "fpga_1_Soft_TEMAC_TemacPhy_RST_n_pin" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MDIO_0" LOC = A9;
NET "fpga_1_Soft_TEMAC_MDIO_0" IOSTANDARD = LVCMOS25;

NET "fpga_1_Soft_TEMAC_MII_TX_CLK_0_pin" IOSTANDARD = LVCMOS25;
NET "fpga_1_Soft_TEMAC_MII_RX_CLK_0_pin" IOSTANDARD = LVCMOS25;
#
#
##### Module Soft_Ethernet_MAC constraints
#
## This is a MII system
## GTX_CLK_0 == 125MHz clock from clock generator
## LlinkTemac0_CLK = SPLB_Clk == 50MHz clock from clock generator
## Rx/Tx Client clocks are Rx/Tx PHY clocks so CORE Gen PHY clock constraints propagate to Rx/Tx client clock periods
## Time domain crossing constraints (DATAPATHONLY) are set for maximum bus frequency
## allowed by IP which is the maximum option in BSB. For lower bus frequency choice in BSB,
## the constraints are over constrained. Relaxing them for your system may reduce build time.
#
##REFCLK TMN_NET needed when statistics module is included
##NET "*/REFCLK"                     TNM_NET = "REFCLK"; #name of signal connected to TEMAC REFCLK input
##name of signal connected to TEMAC SPLB_Clk input
#NET "*/SPLB_Clk*" TNM_NET = "PLBCLK";
##name of signal connected to TEMAC LlinkTemac0_CLK input
#NET "*/LlinkTemac0_CLK*" TNM_NET = "LLCLK0";
#
## PLBCLK = LLink clock, so this is a duplicate of TS_LL_CLK0_2_TX_CLIENT_CLK0
##TIMESPEC TS_PLB_2_TXPHY0 = FROM PLBCLK      TO clk_phy_tx0 40000 ps DATAPATHONLY; #constant value based on Ethernet clock
## PLBCLK = LLink clock, so this is a duplicate of TS_RX_CLIENT_CLK0_2_LL_CLK0
##TIMESPEC TS_RXPHY0_2_PLB = FROM phy_clk_rx0 TO PLBCLK      11111 ps DATAPATHONLY; #varies based on period of PLB clock
#
## Starting at v2.00.a Dual port BRAM for Rx-side LLink to RX-client timedomain crossing, so no paths analyzed
##constant value based on Ethernet clock
#TIMESPEC TS_LL_CLK0_2_RX_CLIENT_CLK0 = FROM "LLCLK0" TO "clk_rx" 40000 ps DATAPATHONLY;
## Asynch fifo for Tx-side LLink to TX-client timedomain crossing LLink, so no paths analyzed
##constant value based on Ethernet clock
#TIMESPEC TS_LL_CLK0_2_TX_CLIENT_CLK0 = FROM "LLCLK0" TO "clk_tx_mii" 40000 ps DATAPATHONLY;
##varies based on period of LocalLink clock
#TIMESPEC TS_RX_CLIENT_CLK0_2_LL_CLK0 = FROM "clk_rx" TO "LLCLK0" 11111 ps DATAPATHONLY;
##varies based on period of LocalLink clock
#TIMESPEC TS_TX_CLIENT_CLK0_2_LL_CLK0 = FROM "clk_tx_mii" TO "LLCLK0" 11111 ps DATAPATHONLY;
#
## REFCLK constraints are commented out since there are not any REFCLK domain crossings in this design
## These constraints would be needed in this design if TEMAC Statistics were enabled
##TIMESPEC "TS_REF_CLK_2_PLB_CLIENT_CLK"  = FROM REFCLK TO PLBCLK 11111 ps DATAPATHONLY; #varies based on period of PLB clock
##TIMESPEC "TS_PLB_CLIENT_CLK_2_REF_CLK"  = FROM PLBCLK TO REFCLK  5000 ps DATAPATHONLY; #constant value based on constant 200 MHZ ref clock
##
##TIMESPEC "TS_REF_CLK_2_TX_CLIENT_CLK0"  = FROM REFCLK TO clk_tx_mii 40000 ps DATAPATHONLY; #constant value based on Ethernet clock
##TIMESPEC "TS_TX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_tx_mii TO REFCLK 5000 ps DATAPATHONLY; #constant value based on constant 200 MHZ ref clock
##
##TIMESPEC "TS_REF_CLK_2_RX_CLIENT_CLK0"  = FROM REFCLK TO clk_rx 40000 ps DATAPATHONLY; #constant value based on Ethernet clock
##TIMESPEC "TS_RX_CLIENT_CLK0_2_REF_CLK"  = FROM clk_rx TO REFCLK 5000 ps DATAPATHONLY; #constant value based on constant 200 MHZ ref clock
#
##Start from CoreGen output with xps core name changes
#############################################################
## Clock Period Constraints                                 #
#############################################################
#
#############################################################
## RX Clock period Constraints                              #
#############################################################
## Receiver clock period constraints: please do not relax
## Changed net name with PIN name
#NET "fpga_0_Soft_TEMAC_MII_RX_CLK_0_pin" TNM_NET = "clk_rx";
##NET "fpga_0_Soft_TEMAC_MII_MII_RX_CLK_0_pin"  TNM_NET  = "clk_rx";
#TIMEGRP rx_clock =  "clk_rx";
#TIMESPEC TS_rx_clk = PERIOD "rx_clock" 40000 ps HIGH 50 %;
#
#############################################################
## TX Clock period Constraints                              #
#############################################################
## Transmitter clock period constraints: please do not relax
## Changed net name in synthesis of xps_ll_temac
#NET "*tx_gmii_mii_clk*" TNM_NET = "clk_tx_mii";
#TIMEGRP tx_clock_mii =  "clk_tx_mii";
#TIMESPEC TS_tx_clk_mii = PERIOD "tx_clock_mii" 40000 ps HIGH 50 %;
#
#############################################################
## Host Clock period Constraint                             #
#############################################################
## Management Clock period constraints: relax as required
## This will be analyzed by LlinkTemac0_CLK = SPLB_Clk period constraint from clock generator
## The TIMEGRP is needed for other constraints
## Changed net name in synthesis of xps_ll_temac
#NET "*/SPLB_Clk*" TNM_NET = "host_clk";
#TIMEGRP host =  "host_clk" EXCEPT  "mdio_logic";
##TIMESPEC "TS_host_clk"     = PERIOD "host" 11111 ps HIGH 50 %; #varies based on period of PLB clock
#
#############################################################
## External MII Constraints                                #
#############################################################
#
## IOB = true changed to force
## MII Transmitter Constraints:  place flip-flops in IOB
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_0" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_1" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_2" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_3" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_0" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_1" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_2" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_txd_3" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_tx_en" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_tx_en" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_tx_er" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/mii_tx_er" IOB =FORCE;
#
## IOB = true changed to force
## MII Receiver Constraints:  place flip-flops in IOB
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_0" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_1" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_2" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_3" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_0" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_1" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_2" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rxd_to_mac_3" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rx_dv_to_mac" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rx_dv_to_mac" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rx_er_to_mac" IOB =FORCE;
#INST "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.MII_INTERFACE_0/rx_er_to_mac" IOB =FORCE;
#
#############################################################
## For Setup and Hold time analysis on MII inputs          #
#############################################################
#
## Identify MII Rx Pads only.  
## This prevents setup/hold analysis being performed on false inputs,
## eg, the configuration_vector inputs.
##INST "mii_rxd<?>"                      TNM = IN_MII; 
##INST "mii_rx_dv"                       TNM = IN_MII;
##INST "mii_rx_er"                       TNM = IN_MII;
#
## Define data valid window with respect to the clock.
## The spec states that, worst case, the data is valid 10 ns before the clock edge.
## The worst case it to provide 10 ns hold time (a 20 ns window in total)
##TIMEGRP "IN_MII" OFFSET         = IN  10 ns VALID 20 ns BEFORE "mii_rx_clk"; 
## Change to global OFFSET IN constraint
#OFFSET = IN 10 ns VALID 20 ns BEFORE "fpga_0_Soft_TEMAC_MII_RX_CLK_0_pin";
##OFFSET = IN 10 ns VALID 20 ns BEFORE "fpga_0_Soft_TEMAC_MII_MII_RX_CLK_0_pin";
#
#############################################################
## Reset path constraints                                   #
##  These constraints add a measure of protection against   #
##  metastability and skew in the reset nets.               #
#############################################################
## Changed net name in synthesis of xps_ll_temac
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/RXGMIIRSTGENEN.I_SYNC_GMII_MII_RX_RESET_I/RESET_OUT" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/RXGMIIRSTGENEN.I_SYNC_GMII_MII_RX_RESET_I/RESET_OUT" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift10" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift4" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift5" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift6" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift7" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift8" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift9" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift1" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift10" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift2" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift3" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift4" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift5" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift6" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift7" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift8" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/I_SYNC_GMII_MII_TX_RESET_I/RESET_OUT_shift9" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_0/xps_ll_temac_0/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/G_SYNC_MGMT_RESET.I_SYNC_MGMT_RESET_HOST_I/RESET_OUT" MAXDELAY = 6100 ps;
#NET "inst_microblaze_systems/xps_ll_temac_1/xps_ll_temac_1/SOFT_SYS.I_TEMAC/MII0.I_TRIMAC_CORE_0/I_TRIMAC_INST/G_SYNC_MGMT_RESET.I_SYNC_MGMT_RESET_HOST_I/RESET_OUT" MAXDELAY = 6100 ps;
#
#############################################################
## Crossing of Clock Domain Constraints: please do not edit #
#############################################################
## Changed net name in synthesis of xps_ll_temac
## Flow Control logic reclocking - control signal is synchronised
#INST "*/I_TRIMAC_INST/I_FLOW/I_RX_PAUSE/PAUSE_REQ_TO_TX" TNM = "flow_rx_to_tx";
#INST "*/I_TRIMAC_INST/I_FLOW/I_RX_PAUSE/PAUSE_VALUE_TO_TX*" TNM = "flow_rx_to_tx";
#TIMESPEC TS_flow_rx_to_tx = FROM "flow_rx_to_tx" TO "tx_clock_mii" 40000 ps DATAPATHONLY;
#
## generate a group of all flops NOT in the host clock domain
#TIMEGRP all_ffs =   FFS;
#TIMEGRP ffs_except_host =  "all_ffs" EXCEPT  "host";
#
## Changed net name in synthesis of xps_ll_temac
## Configuration Register reclocking
#INST "*/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/I_CONF/RX0_OUT*" TNM = "async_config";
#INST "*/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/I_CONF/RX1_OUT*" TNM = "async_config";
#INST "*/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/I_CONF/FC_OUT_29" TNM = "async_config";
#
#INST "*/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/I_CONF/TX_OUT*" TNM = "async_config";
#INST "*/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/I_CONF/FC_OUT_30" TNM = "async_config";
#
## Changed net name in synthesis of xps_ll_temac
## speed change config
#INST "*/I_TRIMAC_INST/MANIFGEN.I_MANAGEN/I_CONF/CNFG_SPEED*" TNM = "async_config";
#INST "*/I_TRIMAC_INST/I_?XGEN/*SPEED*" TNM = "async_config";
#
#TIMESPEC TS_host_clk_to_rx_clk = FROM "host" TO "rx_clock" TIG ;
#TIMESPEC TS_host_clk_to_tx_clk = FROM "host" TO "tx_clock_mii" TIG ;
#
#TIMESPEC TS_config_to_all = FROM "async_config" TO "ffs_except_host" TIG ;
#
## Changed net name in synthesis of xps_ll_temac
## Address filter specific cross clocking
#INST "*/I_TRIMAC_INST/I_ADDR_FILTER_TOP/dynamic_af_gen.I_DYNAMIC_CONFIG/unicast_addr_*" TNM = "addr_config_to_rx";
#TIMESPEC TS_addr_config_to_rx = FROM "addr_config_to_rx" TO "ffs_except_host" TIG ;
#
#############################################################
## Ignore paths to resync flops
#############################################################
#INST "*data_sync" TNM = "resync_reg";
#TIMESPEC ts_resync_flops = TO "resync_reg" TIG ;
#
#
##Not defined in CoreGen output and not analyzed
##TIMESPEC "ts_tx_async_regs"      = TO "tx_async_reg" TIG;
#
#
#############################################################
## MDIO Constraints: please do not edit                     #
#############################################################
#
#
## Changed net name in synthesis of xps_ll_temac
## Place the MDIO logic in it's own timing groups
#INST "*I_TEMAC*MII*I_TRIMAC_CORE_0*I_TRIMAC_INST*I_RXGEN*ENABLE_REG" TNM = "mdc_falling";
##INST "*I_TEMAC*MII*I_TRIMAC_CORE_0*I_TRIMAC_INST*MANIFGEN*I_MANAGEN*MIIM_READY_INT"     TNM = "mdc_rising";
##INST "*I_TEMAC*MII*I_TRIMAC_CORE_0*I_TRIMAC_INST*MANIFGEN*I_MANAGEN*I_PHY*STATE_COUNT*"  TNM = FFS "mdc_rising";
##INST "*I_TEMAC*MII*I_TRIMAC_CORE_0*I_TRIMAC_INST*MANIFGEN*I_MANAGEN*I_PHY*MDIO_TRISTATE" TNM = "mdc_falling";
##INST "*I_TEMAC*MII*I_TRIMAC_CORE_0*I_TRIMAC_INST*MANIFGEN*I_MANAGEN*I_PHY/MDIO_OUT"      TNM = "mdc_falling";
#
#TIMEGRP mdio_logic =  "mdc_rising" "mdc_falling";
#
#TIMESPEC TS_mdio1 = PERIOD "mdio_logic" 400 ns;
#TIMESPEC TS_mdio2 = FROM "mdc_rising" TO "mdc_falling" 200 ns;
#TIMESPEC TS_mdio3 = FROM "mdio_logic" TO "host" TS_sys_clk_pin ;
#TIMESPEC TS_mdio4 = FROM "host" TO "mdio_logic" TS_sys_clk_pin ;
#
#
#


############################
### MicroSD Card Signals ###
############################
NET "mmc_cmd" LOC = F2;
NET "mmc_cmd" IOSTANDARD = LVCMOS33;
NET "mmc_cmd" PULLUP;
NET "mmc_data[0]" LOC = F4;
NET "mmc_data[0]" IOSTANDARD = LVCMOS33;
NET "mmc_data[0]" PULLUP;
NET "mmc_data[1]" LOC = F5;
NET "mmc_data[1]" IOSTANDARD = LVCMOS33;
NET "mmc_data[1]" PULLUP;
NET "mmc_data[2]" LOC = E4;
NET "mmc_data[2]" IOSTANDARD = LVCMOS33;
NET "mmc_data[2]" PULLUP;
NET "mmc_data[3]" LOC = E3;
NET "mmc_data[3]" IOSTANDARD = LVCMOS33;
NET "mmc_data[3]" PULLUP;
NET "mmc_clk" LOC = F3;
NET "mmc_clk" IOSTANDARD = LVCMOS33;

INST "inst_microblaze_systems/microblaze_0" AREA_GROUP = "pblock_1";
AREA_GROUP "pblock_1" RANGE=SLICE_X52Y127:SLICE_X115Y0;
AREA_GROUP "pblock_1" RANGE=DSP48A_X3Y0:DSP48A_X4Y15;
AREA_GROUP "pblock_1" RANGE=RAMB16_X3Y0:RAMB16_X4Y15;

##############################################################################################################
##
##  Xilinx, Inc. 2016            www.xilinx.com  
##   24.  20:23:55 2016
##
##  
##############################################################################################################
##  File name :       mig_36_1.ucf
## 
##  Description :     Constraints file
##                    targetted to FPGA:      xc3sd3400afg676
##                    Speed Grade:            -5
##                    FPGA family:            spartan3adsp
##                    Design Entry:           vhdl
##                    Synthesis tool          ISE
##                    Time Period:            6667 ps 
##                    Data width:             32
##                    Memory:                 DDR2_SDRAM/Components/MT47H128M16XX-3
##                    Supported Part Numbers: MT47H128M16HG-3
##                    Design:                 without Test bench
##                    DCM Used:               Enabled
##                    Data Mask:              Enabled
##
##############################################################################################################

##############################################################################################################
## Clock constraints                                                        
##############################################################################################################
# The constraint below commented out because it is a global clock constraint that should be inherited from the EDK system level UCF.#NET "*/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/sys_clk_ibuf" TNM_NET = "SYS_CLK";
#TIMESPEC "TS_SYS_CLK" = PERIOD "SYS_CLK"  6.667000  ns HIGH 50 %;
##############################################################################################################

##############################################################################################################
## These paths are constrained to get rid of unconstrained paths.
##############################################################################################################
NET "*/mpmc_0/MPMC_Clk0" TNM_NET = "clk0";
NET "*/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col*" TNM_NET = "dqs_clk";
TIMESPEC TS_CLK = FROM "clk0" TO "dqs_clk" 18 ns DATAPATHONLY;

NET "*/mpmc_0/MPMC_Clk90" TNM_NET = "clk90";
TIMESPEC TS_CLK90 = FROM "dqs_clk" TO "clk90" 18 ns DATAPATHONLY;
TIMESPEC TS_DQSCLK = FROM "clk90" TO "dqs_clk" 18 ns DATAPATHONLY;

NET "*/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/dqs_delayed_col*" TNM_NET = "fifo_we_clk";

TIMESPEC TS_WE_CLK = FROM "dqs_clk" TO "fifo_we_clk" 5 ns DATAPATHONLY;

#NET "*/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr*fifo*_wr_addr_inst/clk" TNM_NET = "fifo_waddr_clk";
#TIMESPEC "TS_WADDR_CLK" = FROM "dqs_clk" TO "fifo_waddr_clk"  5 ns DATAPATHONLY;

#############################################################################################################
## Calibration Circuit Constraints
#############################################################################################################
## Placement constraints for LUTS in tap delay ckt
#############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0" RLOC_ORIGIN=X46Y186;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0" RLOC=X0Y6;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l1" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l1" RLOC=X0Y6;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l2" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l2" RLOC=X0Y7;


INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l3" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l3" RLOC=X0Y7;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l4" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l4" RLOC=X1Y6;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l5" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l5" RLOC=X1Y6;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l6" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l6" RLOC=X1Y7;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l7" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l7" RLOC=X1Y7;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l8" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l8" RLOC=X0Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l9" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l9" RLOC=X0Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l10" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l10" RLOC=X0Y5;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l11" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l11" RLOC=X0Y5;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l12" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l12" RLOC=X1Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l13" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l13" RLOC=X1Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l14" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l14" RLOC=X1Y5;


INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l15" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l15" RLOC=X1Y5;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l16" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l16" RLOC=X0Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l17" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l17" RLOC=X0Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l18" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l18" RLOC=X0Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l19" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l19" RLOC=X0Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l20" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l20" RLOC=X1Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l21" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l21" RLOC=X1Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l22" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l22" RLOC=X1Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l23" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l23" RLOC=X1Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l24" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l24" RLOC=X0Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l25" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l25" RLOC=X0Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l26" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l26" RLOC=X0Y1;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l27" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l27" RLOC=X0Y1;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l28" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l28" RLOC=X1Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l29" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l29" RLOC=X1Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l30" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l30" RLOC=X1Y1;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l31" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l31" RLOC=X1Y1;

#################################################################################################################
# Placement constraints for first stage flops in tap delay ckt
#################################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[0].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[0].r" RLOC=X0Y6;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[1].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[1].r" RLOC=X0Y6;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[2].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[2].r" RLOC=X0Y7;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[3].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[3].r" RLOC=X0Y7;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[4].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[4].r" RLOC=X1Y6;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[5].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[5].r" RLOC=X1Y6;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[6].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[6].r" RLOC=X1Y7;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[7].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[7].r" RLOC=X1Y7;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[8].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[8].r" RLOC=X0Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[9].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[9].r" RLOC=X0Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[10].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[10].r" RLOC=X0Y5;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[11].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[11].r" RLOC=X0Y5;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[12].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[12].r" RLOC=X1Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[13].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[13].r" RLOC=X1Y4;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[14].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[14].r" RLOC=X1Y5;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[15].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[15].r" RLOC=X1Y5;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[16].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[16].r" RLOC=X0Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[17].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[17].r" RLOC=X0Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[18].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[18].r" RLOC=X0Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[19].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[19].r" RLOC=X0Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[20].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[20].r" RLOC=X1Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[21].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[21].r" RLOC=X1Y2;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[22].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[22].r" RLOC=X1Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[23].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[23].r" RLOC=X1Y3;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[24].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[24].r" RLOC=X0Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[25].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[25].r" RLOC=X0Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[26].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[26].r" RLOC=X0Y1;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[27].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[27].r" RLOC=X0Y1;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[28].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[28].r" RLOC=X1Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[29].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[29].r" RLOC=X1Y0;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[30].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[30].r" RLOC=X1Y1;

INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[31].r" U_SET=delay_calibration_chain;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.gen_tap1[31].r" RLOC=X1Y1;

#####################################################################################################################
## BEL constraints for LUTS in tap delay ckt
#####################################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l0" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l1" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l2" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l3" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l4" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l5" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l6" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l7" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l8" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l9" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l10" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l11" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l12" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l13" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l14" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l15" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l16" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l17" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l18" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l19" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l20" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l21" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l22" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l23" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l24" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l25" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l26" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l27" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l28" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l29" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l30" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/gen_no_sim.l31" BEL = F;



##############################################################################################################
## RLOC Origin constraint for LUT delay calibration chain.
##############################################################################################################

##############################################################################################################
## Area Group Constraint For tap_dly and cal_ctl module.
##############################################################################################################
AREA_GROUP "cal_ctl" RANGE=SLICE_X46Y186:SLICE_X57Y199;
AREA_GROUP "cal_ctl" GROUP=CLOSED;

##############################################################################################################

#***********************************************************************************************************#
#                        CONTROLLER 0                                                                  
#***********************************************************************************************************#

##############################################################################################################
# I/O STANDARDS                                                         
##############################################################################################################
NET "mpmc_0_DDR2_DQ[0]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[10]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[11]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[12]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[13]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[14]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[15]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[16]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[17]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[18]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[19]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[1]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[20]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[21]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[22]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[23]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[24]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[25]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[26]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[27]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[28]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[29]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[2]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[30]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[31]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[3]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[4]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[5]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[6]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[7]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[8]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQ[9]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[0]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[10]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[11]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[12]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[13]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[1]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[2]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[3]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[4]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[5]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[6]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[7]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[8]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_Addr_pin[9]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_BankAddr_pin[0]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_BankAddr_pin[1]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_BankAddr_pin[2]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_CE_pin" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_CS_n_pin" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_RAS_n_pin" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_CAS_n_pin" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_WE_n_pin" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_ODT_pin" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DM_pin[0]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DM_pin[1]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DM_pin[2]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DM_pin[3]" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQS_Div_I_pin" IOSTANDARD = SSTL18_II;
NET "mpmc_0_DDR2_DQS_Div_O_pin" IOSTANDARD = SSTL18_II;
# The constraint below commented out because it is a global clock constraint that should be inherited from the EDK system level UCF.#NET  "sys_clk_in"                               IOSTANDARD = LVCMOS18;
#NET  "reset_in_n"                               IOSTANDARD = LVCMOS18;
NET "mpmc_0_DDR2_DQS[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_DQS[1]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_DQS[2]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_DQS[3]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_DQS_n[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_DQS_n[1]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_DQS_n[2]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_DQS_n[3]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_Clk_pin[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_Clk_pin[1]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_Clk_n_pin[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "mpmc_0_DDR2_Clk_n_pin[1]" IOSTANDARD = DIFF_SSTL18_II;


##############################################################################################################
# Pin Location Constraints for System clock signals
##############################################################################################################
# The constraint below commented out because it is a global clock constraint that should be inherited from the EDK system level UCF.#NET  "sys_clk_in"                                 LOC = "C13" ;     #bank 0

##############################################################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls 
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_Clk_pin[0]" LOC = H20;
#bank 1
NET "mpmc_0_DDR2_Clk_n_pin[0]" LOC = G21;
#bank 1
NET "mpmc_0_DDR2_Clk_pin[1]" LOC = C26;
#bank 1
NET "mpmc_0_DDR2_Clk_n_pin[1]" LOC = C25;
#bank 1
NET "mpmc_0_DDR2_DM_pin[0]" LOC = F23;
#bank 1
NET "mpmc_0_DDR2_DM_pin[1]" LOC = J21;
#bank 1
NET "mpmc_0_DDR2_DM_pin[2]" LOC = H21;
#bank 1
NET "mpmc_0_DDR2_DM_pin[3]" LOC = P18;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[13]" LOC = P23;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[12]" LOC = N24;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[11]" LOC = P26;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[10]" LOC = P25;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[9]" LOC = P21;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[8]" LOC = P20;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[7]" LOC = R18;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[6]" LOC = R17;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[5]" LOC = T23;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[4]" LOC = T24;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[3]" LOC = R21;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[2]" LOC = R22;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[1]" LOC = R19;
#bank 1
NET "mpmc_0_DDR2_Addr_pin[0]" LOC = R20;
#bank 1
NET "mpmc_0_DDR2_BankAddr_pin[2]" LOC = V23;
#bank 1
NET "mpmc_0_DDR2_BankAddr_pin[1]" LOC = U22;
#bank 1
NET "mpmc_0_DDR2_BankAddr_pin[0]" LOC = V24;
#bank 1
NET "mpmc_0_DDR2_CE_pin" LOC = V25;
#bank 1
NET "mpmc_0_DDR2_CS_n_pin" LOC = W23;
#bank 1
NET "mpmc_0_DDR2_RAS_n_pin" LOC = V22;
#bank 1
NET "mpmc_0_DDR2_CAS_n_pin" LOC = T18;
#bank 1
NET "mpmc_0_DDR2_WE_n_pin" LOC = T17;
#bank 1
NET "mpmc_0_DDR2_ODT_pin" LOC = Y24;
#NET  "reset_in_n"                                 LOC = "G8" ;     #bank 0

##############################################################################################################
## There is an issue with Xilinx ISE_DS 10.1 tool, default drive strength of LVCMOS18 for Spartan-3A 
## should set to 8MA for top/bottom banks, the tool is setting it to 12MA.
## We are setting the drive strength to 8MA in UCF file for following signal/signals
## as work aroud until the ISE bug is fixed

##############################################################################################################

##############################################################################################################
## MAXDELAY constraints
##############################################################################################################

##############################################################################################################
## Constraint to have the tap delay inverter connection wire length to be the same and minimum to get
## accurate calibration of tap delays. The following constraints are independent of frequency.
##############################################################################################################
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap[7]" MAXDELAY = 400 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap[15]" MAXDELAY = 400 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/cal_top/tap_dly/tap[23]" MAXDELAY = 400 ps;

##############################################################################################################
## MAXDELAY constraint on inter LUT delay elements. This constraint is required to minimize the 
## wire delays between the LUTs.
##############################################################################################################
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/delay1" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/delay2" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/delay3" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/delay4" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/delay5" MAXDELAY = 190 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1" MAXDELAY = 200 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2" MAXDELAY = 200 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3" MAXDELAY = 200 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4" MAXDELAY = 200 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5" MAXDELAY = 200 ps;

##############################################################################################################
## Constraint from the dqs PAD to input of LUT delay element.
##############################################################################################################
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay_in[0]" MAXDELAY = 440 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay_in[1]" MAXDELAY = 440 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay_in[2]" MAXDELAY = 440 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay_in[3]" MAXDELAY = 440 ps;

##############################################################################################################
## Constraint from rst_dqs_div_in PAD to input of LUT delay element.
##############################################################################################################
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst" MAXDELAY = 465 ps;

##############################################################################################################
## Following are the MAXDELAY constraints on delayed rst_dqs_div net and fifo write enable signals.
## These constraints are required since these paths are not covered by timing analysis. The requirement is total
## delay on delayed rst_dqs_div and fifo_wr_en nets should not exceed the clock period.
##############################################################################################################
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en[0]" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en[1]" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en[2]" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en[3]" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en[0]" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en[1]" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en[2]" MAXDELAY = 2666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en[3]" MAXDELAY = 2666 ps;

##############################################################################################################
## The MAXDELAY value on fifo write address should be less than clock period. This constraint is 
## required since this path is not covered by timing analysis.
##############################################################################################################
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<0>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<0>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<0>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<0>[3]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<1>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<1>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<1>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<1>[3]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<2>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<2>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<2>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<2>[3]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<3>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<3>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<3>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_0_wr_addr_out<3>[3]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<0>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<0>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<0>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<0>[3]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<1>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<1>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<1>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<1>[3]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<2>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<2>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<2>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<2>[3]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<3>[0]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<3>[1]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<3>[2]" MAXDELAY = 5666 ps;
NET "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/fifo_1_wr_addr_out<3>[3]" MAXDELAY = 5666 ps;

##############################################################################################################

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 0, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[0]" LOC = D24;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y164;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y165;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 1, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[1]" LOC = D25;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y164;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y165;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 2, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[2]" LOC = D26;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y162;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y163;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 3, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[3]" LOC = E26;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y162;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y163;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS_n, 0, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS_n[0]" LOC = J20;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS, 0, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS[0]" LOC = J19;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X114Y161;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X114Y161;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X114Y160;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X114Y160;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X115Y161;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X115Y160;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X112Y161;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X112Y161;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X112Y160;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X112Y160;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X113Y161;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X113Y160;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X115Y164;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X115Y164;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X115Y165;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X115Y165;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X113Y164;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X113Y164;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X113Y165;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X113Y165;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff" LOC = SLICE_X115Y163;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1" LOC = SLICE_X115Y163;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1" LOC = SLICE_X113Y163;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/dout01" LOC = SLICE_X113Y163;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/dout1" LOC = SLICE_X113Y163;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 4, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[4]" LOC = G22;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y156;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y157;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 6, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[6]" LOC = K18;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y154;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y155;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 5, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[5]" LOC = K19;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y154;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y155;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 7, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[7]" LOC = E24;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y152;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y153;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 8, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[8]" LOC = L17;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y148;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y149;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 9, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[9]" LOC = L18;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y148;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y149;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 10, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[10]" LOC = F24;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y146;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y147;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 11, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[11]" LOC = F25;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y146;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y147;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS_n, 1, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS_n[1]" LOC = K20;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS, 1, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS[1]" LOC = L20;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X114Y145;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X114Y145;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X114Y144;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X114Y144;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X115Y145;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X115Y144;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X112Y145;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X112Y145;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X112Y144;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X112Y144;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X113Y145;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X113Y144;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X115Y148;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X115Y148;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X115Y149;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X115Y149;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X113Y148;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X113Y148;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X113Y149;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[1].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X113Y149;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff" LOC = SLICE_X115Y147;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1" LOC = SLICE_X115Y147;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1" LOC = SLICE_X113Y147;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/dout01" LOC = SLICE_X113Y147;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/dout1" LOC = SLICE_X113Y147;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 12, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[12]" LOC = G24;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y140;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y141;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 13, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[13]" LOC = G23;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y140;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y141;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 14, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[14]" LOC = K21;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y138;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y139;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 15, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[15]" LOC = L22;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y138;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y139;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 16, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[16]" LOC = M18;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y132;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y133;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 17, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[17]" LOC = M19;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y132;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y133;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 18, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[18]" LOC = K22;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y130;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y131;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 19, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[19]" LOC = K23;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y130;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y131;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS_n, 2, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS_n[2]" LOC = M22;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS, 2, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS[2]" LOC = M21;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X114Y129;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X114Y129;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X114Y128;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X114Y128;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X115Y129;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X115Y128;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X112Y129;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X112Y129;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X112Y128;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X112Y128;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X113Y129;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X113Y128;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X115Y132;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X115Y132;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X115Y133;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X115Y133;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X113Y132;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X113Y132;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X113Y133;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[2].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X113Y133;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff" LOC = SLICE_X115Y131;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/dout1" LOC = SLICE_X115Y131;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1" LOC = SLICE_X113Y131;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/dout01" LOC = SLICE_X113Y131;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/dout1" LOC = SLICE_X113Y131;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 20, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[20]" LOC = J25;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y124;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y125;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 21, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[21]" LOC = J26;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y124;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y125;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 22, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[22]" LOC = M20;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y122;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y123;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 23, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[23]" LOC = N20;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y122;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y123;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 24, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[24]" LOC = K26;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y120;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit" LOC = SLICE_X114Y121;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 25, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[25]" LOC = K25;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y120;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit" LOC = SLICE_X112Y121;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 26, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[26]" LOC = N17;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y116;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit" LOC = SLICE_X114Y117;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 27, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[27]" LOC = N18;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y116;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit" LOC = SLICE_X112Y117;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS_n, 3, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS_n[3]" LOC = M23;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS, 3, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS[3]" LOC = L24;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.one" LOC = SLICE_X114Y115;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.two" LOC = SLICE_X114Y115;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.three" LOC = SLICE_X114Y114;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.four" LOC = SLICE_X114Y114;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.five" LOC = SLICE_X115Y115;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.six" LOC = SLICE_X115Y114;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.one" LOC = SLICE_X112Y115;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.two" LOC = SLICE_X112Y115;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.three" LOC = SLICE_X112Y114;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.four" LOC = SLICE_X112Y114;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.five" LOC = SLICE_X113Y115;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.six" LOC = SLICE_X113Y114;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X115Y118;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X115Y118;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X115Y119;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_0_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X115Y119;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit" LOC = SLICE_X113Y118;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[1].u_addr_bit" LOC = SLICE_X113Y118;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[2].u_addr_bit" LOC = SLICE_X113Y119;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[3].u_addr_bit" LOC = SLICE_X113Y119;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/dout1" LOC = SLICE_X115Y117;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff" LOC = SLICE_X115Y117;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/dout1" LOC = SLICE_X113Y117;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/dout01" LOC = SLICE_X113Y117;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1" LOC = SLICE_X113Y117;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 28, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[28]" LOC = N21;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y112;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit" LOC = SLICE_X114Y113;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 29, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[29]" LOC = P22;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y112;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit" LOC = SLICE_X112Y113;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 30, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[30]" LOC = M25;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y108;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit" LOC = SLICE_X114Y109;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQ, 31, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQ[31]" LOC = M26;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y108;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit" LOC = SLICE_X112Y109;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS_Div_I_pin, 1, location in tile: 1
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS_Div_I_pin" LOC = J22;

##############################################################################################################
## Slice location constraints for delayed rst_dqs_div signal
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one" LOC = SLICE_X114Y137;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two" LOC = SLICE_X114Y136;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three" LOC = SLICE_X114Y137;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four" BEL = F;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four" LOC = SLICE_X115Y136;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five" LOC = SLICE_X115Y136;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six" BEL = G;
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six" LOC = SLICE_X115Y137;

##############################################################################################################
##  constraints for bit mpmc_0_DDR2_DQS_Div_O_pin, 1, location in tile: 0
##############################################################################################################
#bank 1
NET "mpmc_0_DDR2_DQS_Div_O_pin" LOC = J23;

##############################################################################################################
## Location constraint for rst_dqs_div_r flop in the controller. This is to be placed close the PAD
## that drives the rst_dqs_div _out signal to meet the timing.
##############################################################################################################
INST "inst_microblaze_systems/mpmc_0/mpmc_0/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_ff" LOC = SLICE_X110Y136;
##############################################################################################################


INST "inst_microblaze_systems/mpmc_0" AREA_GROUP = "pblock_inst_mcrblz_systms_mpmc_0";
AREA_GROUP "pblock_inst_mcrblz_systms_mpmc_0" RANGE=SLICE_X72Y0:SLICE_X115Y207;
AREA_GROUP "pblock_inst_mcrblz_systms_mpmc_0" RANGE=DSP48A_X3Y0:DSP48A_X4Y25;
AREA_GROUP "pblock_inst_mcrblz_systms_mpmc_0" RANGE=RAMB16_X3Y0:RAMB16_X4Y25;


#INST "inst_microblaze_systems/xps_sd_if_net_0" AREA_GROUP = "pblock_2";
#AREA_GROUP "pblock_2" RANGE=SLICE_X24Y104:SLICE_X59Y139;
#AREA_GROUP "pblock_2" RANGE=DSP48A_X1Y13:DSP48A_X2Y16;
#AREA_GROUP "pblock_2" RANGE=RAMB16_X1Y13:RAMB16_X2Y16;


###INST "inst_microblaze_systems/xps_ll_temac_0" AREA_GROUP = "pblock_2";
###AREA_GROUP "pblock_2" RANGE=SLICE_X0Y207:SLICE_X59Y104;
###AREA_GROUP "pblock_2" RANGE=DSP48A_X0Y25:DSP48A_X2Y13;
###AREA_GROUP "pblock_2" RANGE=RAMB16_X0Y25:RAMB16_X2Y13;
###INST "inst_microblaze_systems/xps_ll_temac_1" AREA_GROUP = "pblock_3";
###AREA_GROUP "pblock_3" RANGE=SLICE_X0Y207:SLICE_X59Y104;
###AREA_GROUP "pblock_3" RANGE=DSP48A_X0Y25:DSP48A_X2Y13;
###AREA_GROUP "pblock_3" RANGE=RAMB16_X0Y25:RAMB16_X2Y13;


#INST "inst_microblaze_systems/xps_ll_temac_0" AREA_GROUP = "pblock_2";
#AREA_GROUP "pblock_2" RANGE=SLICE_X0Y48:SLICE_X115Y207;
#AREA_GROUP "pblock_2" RANGE=DSP48A_X0Y6:DSP48A_X4Y25;
#AREA_GROUP "pblock_2" RANGE=RAMB16_X0Y6:RAMB16_X4Y25;
#INST "inst_microblaze_systems/xps_ll_temac_1" AREA_GROUP = "pblock_3";
#AREA_GROUP "pblock_3" RANGE=SLICE_X0Y48:SLICE_X115Y207;
#AREA_GROUP "pblock_3" RANGE=DSP48A_X0Y6:DSP48A_X4Y25;
#AREA_GROUP "pblock_3" RANGE=RAMB16_X0Y6:RAMB16_X4Y25;
