<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `regs` mod in crate `stm32_metapac`."><title>stm32_metapac::timer::regs - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stm32_metapac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module regs</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../stm32_metapac/index.html">stm32_<wbr>metapac</a><span class="version">19.0.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module regs</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In stm32_<wbr>metapac::<wbr>timer</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">stm32_metapac</a>::<wbr><a href="../index.html">timer</a></div><h1>Module <span>regs</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"></span></div><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.Af1Adv.html" title="struct stm32_metapac::timer::regs::Af1Adv">Af1Adv</a></dt><dd>alternate function register 1</dd><dt><a class="struct" href="struct.Af1Gp16.html" title="struct stm32_metapac::timer::regs::Af1Gp16">Af1Gp16</a></dt><dd>alternate function register 1</dd><dt><a class="struct" href="struct.Af2Adv.html" title="struct stm32_metapac::timer::regs::Af2Adv">Af2Adv</a></dt><dd>alternate function register 2</dd><dt><a class="struct" href="struct.Af11chCmp.html" title="struct stm32_metapac::timer::regs::Af11chCmp">Af11ch<wbr>Cmp</a></dt><dd>alternate function register 1</dd><dt><a class="struct" href="struct.ArrCore.html" title="struct stm32_metapac::timer::regs::ArrCore">ArrCore</a></dt><dd>auto-reload register</dd><dt><a class="struct" href="struct.Bdtr1chCmp.html" title="struct stm32_metapac::timer::regs::Bdtr1chCmp">Bdtr1ch<wbr>Cmp</a></dt><dd>break and dead-time register</dd><dt><a class="struct" href="struct.BdtrAdv.html" title="struct stm32_metapac::timer::regs::BdtrAdv">BdtrAdv</a></dt><dd>break and dead-time register</dd><dt><a class="struct" href="struct.Ccer1ch.html" title="struct stm32_metapac::timer::regs::Ccer1ch">Ccer1ch</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.Ccer1chCmp.html" title="struct stm32_metapac::timer::regs::Ccer1chCmp">Ccer1ch<wbr>Cmp</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.Ccer2ch.html" title="struct stm32_metapac::timer::regs::Ccer2ch">Ccer2ch</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.Ccer2chCmp.html" title="struct stm32_metapac::timer::regs::Ccer2chCmp">Ccer2ch<wbr>Cmp</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.CcerAdv.html" title="struct stm32_metapac::timer::regs::CcerAdv">CcerAdv</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.CcerGp16.html" title="struct stm32_metapac::timer::regs::CcerGp16">Ccer<wbr>Gp16</a></dt><dd>capture/compare enable register</dd><dt><a class="struct" href="struct.Ccmr3Adv.html" title="struct stm32_metapac::timer::regs::Ccmr3Adv">Ccmr3<wbr>Adv</a></dt><dd>capture/compare mode register 3</dd><dt><a class="struct" href="struct.CcmrInput1ch.html" title="struct stm32_metapac::timer::regs::CcmrInput1ch">Ccmr<wbr>Input1ch</a></dt><dd>capture/compare mode register x (x=1) (input mode)</dd><dt><a class="struct" href="struct.CcmrInput2ch.html" title="struct stm32_metapac::timer::regs::CcmrInput2ch">Ccmr<wbr>Input2ch</a></dt><dd>capture/compare mode register x (x=1) (input mode)</dd><dt><a class="struct" href="struct.CcmrOutput1ch.html" title="struct stm32_metapac::timer::regs::CcmrOutput1ch">Ccmr<wbr>Output1ch</a></dt><dd>capture/compare mode register x (x=1) (output mode)</dd><dt><a class="struct" href="struct.CcmrOutput2ch.html" title="struct stm32_metapac::timer::regs::CcmrOutput2ch">Ccmr<wbr>Output2ch</a></dt><dd>capture/compare mode register x (x=1) (output mode)</dd><dt><a class="struct" href="struct.CcmrOutputGp16.html" title="struct stm32_metapac::timer::regs::CcmrOutputGp16">Ccmr<wbr>Output<wbr>Gp16</a></dt><dd>capture/compare mode register x (x=1-2) (output mode)</dd><dt><a class="struct" href="struct.Ccr1ch.html" title="struct stm32_metapac::timer::regs::Ccr1ch">Ccr1ch</a></dt><dd>capture/compare register x (x=1-4,6)</dd><dt><a class="struct" href="struct.Ccr5Adv.html" title="struct stm32_metapac::timer::regs::Ccr5Adv">Ccr5Adv</a></dt><dd>capture/compare register 5</dd><dt><a class="struct" href="struct.CntCore.html" title="struct stm32_metapac::timer::regs::CntCore">CntCore</a></dt><dd>counter</dd><dt><a class="struct" href="struct.Cr1Core.html" title="struct stm32_metapac::timer::regs::Cr1Core">Cr1Core</a></dt><dd>control register 1</dd><dt><a class="struct" href="struct.Cr1Gp16.html" title="struct stm32_metapac::timer::regs::Cr1Gp16">Cr1Gp16</a></dt><dd>control register 1</dd><dt><a class="struct" href="struct.Cr2Adv.html" title="struct stm32_metapac::timer::regs::Cr2Adv">Cr2Adv</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Cr2Basic.html" title="struct stm32_metapac::timer::regs::Cr2Basic">Cr2Basic</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Cr2Gp16.html" title="struct stm32_metapac::timer::regs::Cr2Gp16">Cr2Gp16</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Cr11ch.html" title="struct stm32_metapac::timer::regs::Cr11ch">Cr11ch</a></dt><dd>control register 1</dd><dt><a class="struct" href="struct.Cr21chCmp.html" title="struct stm32_metapac::timer::regs::Cr21chCmp">Cr21ch<wbr>Cmp</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Cr22ch.html" title="struct stm32_metapac::timer::regs::Cr22ch">Cr22ch</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Cr22chCmp.html" title="struct stm32_metapac::timer::regs::Cr22chCmp">Cr22ch<wbr>Cmp</a></dt><dd>control register 2</dd><dt><a class="struct" href="struct.Dcr1chCmp.html" title="struct stm32_metapac::timer::regs::Dcr1chCmp">Dcr1ch<wbr>Cmp</a></dt><dd>DMA control register</dd><dt><a class="struct" href="struct.Dier1ch.html" title="struct stm32_metapac::timer::regs::Dier1ch">Dier1ch</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.Dier1chCmp.html" title="struct stm32_metapac::timer::regs::Dier1chCmp">Dier1ch<wbr>Cmp</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.Dier2ch.html" title="struct stm32_metapac::timer::regs::Dier2ch">Dier2ch</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.Dier2chCmp.html" title="struct stm32_metapac::timer::regs::Dier2chCmp">Dier2ch<wbr>Cmp</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.DierAdv.html" title="struct stm32_metapac::timer::regs::DierAdv">DierAdv</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.DierBasicNoCr2.html" title="struct stm32_metapac::timer::regs::DierBasicNoCr2">Dier<wbr>Basic<wbr>NoCr2</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.DierCore.html" title="struct stm32_metapac::timer::regs::DierCore">Dier<wbr>Core</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.DierGp16.html" title="struct stm32_metapac::timer::regs::DierGp16">Dier<wbr>Gp16</a></dt><dd>DMA/Interrupt enable register</dd><dt><a class="struct" href="struct.DmarGp16.html" title="struct stm32_metapac::timer::regs::DmarGp16">Dmar<wbr>Gp16</a></dt><dd>DMA address for full transfer</dd><dt><a class="struct" href="struct.Egr1ch.html" title="struct stm32_metapac::timer::regs::Egr1ch">Egr1ch</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.Egr1chCmp.html" title="struct stm32_metapac::timer::regs::Egr1chCmp">Egr1ch<wbr>Cmp</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.Egr2ch.html" title="struct stm32_metapac::timer::regs::Egr2ch">Egr2ch</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.Egr2chCmp.html" title="struct stm32_metapac::timer::regs::Egr2chCmp">Egr2ch<wbr>Cmp</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.EgrAdv.html" title="struct stm32_metapac::timer::regs::EgrAdv">EgrAdv</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.EgrCore.html" title="struct stm32_metapac::timer::regs::EgrCore">EgrCore</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.EgrGp16.html" title="struct stm32_metapac::timer::regs::EgrGp16">EgrGp16</a></dt><dd>event generation register</dd><dt><a class="struct" href="struct.Rcr1chCmp.html" title="struct stm32_metapac::timer::regs::Rcr1chCmp">Rcr1ch<wbr>Cmp</a></dt><dd>repetition counter register</dd><dt><a class="struct" href="struct.RcrAdv.html" title="struct stm32_metapac::timer::regs::RcrAdv">RcrAdv</a></dt><dd>repetition counter register</dd><dt><a class="struct" href="struct.Smcr2ch.html" title="struct stm32_metapac::timer::regs::Smcr2ch">Smcr2ch</a></dt><dd>slave mode control register</dd><dt><a class="struct" href="struct.SmcrGp16.html" title="struct stm32_metapac::timer::regs::SmcrGp16">Smcr<wbr>Gp16</a></dt><dd>slave mode control register</dd><dt><a class="struct" href="struct.Sr1ch.html" title="struct stm32_metapac::timer::regs::Sr1ch">Sr1ch</a></dt><dd>status register</dd><dt><a class="struct" href="struct.Sr1chCmp.html" title="struct stm32_metapac::timer::regs::Sr1chCmp">Sr1ch<wbr>Cmp</a></dt><dd>status register</dd><dt><a class="struct" href="struct.Sr2ch.html" title="struct stm32_metapac::timer::regs::Sr2ch">Sr2ch</a></dt><dd>status register</dd><dt><a class="struct" href="struct.Sr2chCmp.html" title="struct stm32_metapac::timer::regs::Sr2chCmp">Sr2ch<wbr>Cmp</a></dt><dd>status register</dd><dt><a class="struct" href="struct.SrAdv.html" title="struct stm32_metapac::timer::regs::SrAdv">SrAdv</a></dt><dd>status register</dd><dt><a class="struct" href="struct.SrCore.html" title="struct stm32_metapac::timer::regs::SrCore">SrCore</a></dt><dd>status register</dd><dt><a class="struct" href="struct.SrGp16.html" title="struct stm32_metapac::timer::regs::SrGp16">SrGp16</a></dt><dd>status register</dd><dt><a class="struct" href="struct.Tisel1ch.html" title="struct stm32_metapac::timer::regs::Tisel1ch">Tisel1ch</a></dt><dd>input selection register</dd><dt><a class="struct" href="struct.Tisel2ch.html" title="struct stm32_metapac::timer::regs::Tisel2ch">Tisel2ch</a></dt><dd>input selection register</dd><dt><a class="struct" href="struct.TiselGp16.html" title="struct stm32_metapac::timer::regs::TiselGp16">Tisel<wbr>Gp16</a></dt><dd>input selection register</dd></dl></section></div></main></body></html>