/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  reg [9:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_52z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = ~(celloutsig_0_16z & celloutsig_0_20z);
  assign celloutsig_0_46z = ~(celloutsig_0_30z[6] & celloutsig_0_1z[0]);
  assign celloutsig_1_9z = ~(celloutsig_1_8z[12] & celloutsig_1_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_6z[2] & celloutsig_1_6z[6]);
  assign celloutsig_0_11z = ~(celloutsig_0_2z & celloutsig_0_8z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z & celloutsig_0_1z[6]);
  assign celloutsig_0_2z = ~(in_data[47] & celloutsig_0_1z[6]);
  assign celloutsig_1_0z = !(in_data[176] ? in_data[180] : in_data[185]);
  assign celloutsig_0_8z = !(celloutsig_0_1z[7] ? celloutsig_0_3z : celloutsig_0_2z);
  assign celloutsig_0_15z = !(celloutsig_0_6z ? celloutsig_0_13z : in_data[3]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_1z[5]);
  assign celloutsig_0_16z = ~(celloutsig_0_1z[2] | celloutsig_0_5z);
  assign celloutsig_0_17z = ~(celloutsig_0_12z | celloutsig_0_6z);
  assign celloutsig_1_14z = celloutsig_1_11z | ~(celloutsig_1_2z);
  assign celloutsig_0_45z = ~(celloutsig_0_28z ^ celloutsig_0_33z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z ^ celloutsig_1_12z[2]);
  reg [4:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 5'h00;
    else _17_ <= { celloutsig_0_35z[4:1], celloutsig_0_31z };
  assign out_data[4:0] = _17_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_13z, celloutsig_0_33z, celloutsig_0_19z };
  assign celloutsig_1_12z = { celloutsig_1_3z[1:0], celloutsig_1_7z, celloutsig_1_9z } / { 1'h1, celloutsig_1_9z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_0_14z = { celloutsig_0_4z[7:6], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z } / { 1'h1, celloutsig_0_1z[6:0] };
  assign celloutsig_0_20z = { celloutsig_0_4z[8:6], celloutsig_0_17z, celloutsig_0_9z } === celloutsig_0_14z[5:1];
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z } === { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_47z = { celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_46z } || { celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_26z };
  assign celloutsig_0_7z = { in_data[94:86], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } || { celloutsig_0_4z[6:5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[181:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } || { in_data[160:154], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } || { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_38z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_13z } % { 1'h1, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_52z = { celloutsig_0_29z[5:2], celloutsig_0_47z, celloutsig_0_45z } % { 1'h1, celloutsig_0_1z[5:1] };
  assign celloutsig_0_30z = { celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_17z } % { 1'h1, celloutsig_0_29z[4:0], celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_1_3z = { in_data[127:125], celloutsig_1_1z } * { in_data[167:165], celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[170:169], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_1z } * { celloutsig_1_12z[3:1], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2:1], celloutsig_1_2z } !== { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_23z = { celloutsig_0_4z[5:3], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_13z } !== { in_data[20:13], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_1z[0], celloutsig_0_5z, celloutsig_0_20z } !== celloutsig_0_10z[2:0];
  assign celloutsig_0_27z = { celloutsig_0_1z[3], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_23z } !== { celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_21z } !== { celloutsig_0_4z[4:3], celloutsig_0_17z };
  assign celloutsig_0_31z = { celloutsig_0_4z[5], celloutsig_0_26z, celloutsig_0_16z } !== { celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_36z = celloutsig_0_3z & celloutsig_0_1z[3];
  assign celloutsig_0_50z = _00_[2] & celloutsig_0_31z;
  assign celloutsig_0_6z = celloutsig_0_4z[3] & celloutsig_0_5z;
  assign celloutsig_0_59z = celloutsig_0_29z[1] & celloutsig_0_52z[4];
  assign celloutsig_0_12z = celloutsig_0_8z & celloutsig_0_11z;
  assign celloutsig_0_3z = | celloutsig_0_1z[5:3];
  assign celloutsig_0_33z = | { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_0z = ^ in_data[18:12];
  assign celloutsig_1_7z = ^ { in_data[175:171], celloutsig_1_4z };
  assign celloutsig_0_18z = ^ { celloutsig_0_4z[5:4], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_19z = ^ { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_22z = ^ celloutsig_0_10z[4:0];
  assign celloutsig_0_25z = ^ { in_data[32:23], celloutsig_0_7z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } >>> { in_data[157:152], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_29z = { celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_9z } >>> { celloutsig_0_1z[7:3], celloutsig_0_26z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } - { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_39z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_13z } - { celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_38z, celloutsig_0_37z, celloutsig_0_7z, celloutsig_0_36z };
  assign celloutsig_1_18z = { celloutsig_1_15z[3:1], celloutsig_1_14z } - { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_10z = { in_data[63:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - celloutsig_0_4z[6:1];
  assign celloutsig_0_64z = { celloutsig_0_4z[7:6], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_59z } ^ { celloutsig_0_39z[8:0], celloutsig_0_27z, celloutsig_0_50z, celloutsig_0_7z };
  assign celloutsig_1_8z = in_data[160:147] ^ { in_data[176:167], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[90:83] ^ in_data[53:46];
  always_latch
    if (clkin_data[64]) celloutsig_0_35z = 10'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_35z = in_data[54:45];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[160]) | (in_data[112] & celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_4z & in_data[171]) | (celloutsig_1_3z[0] & celloutsig_1_1z));
  assign { out_data[131:128], out_data[96], out_data[43:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z };
endmodule
