<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-common › cache-c.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache-c.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin cache control code (simpler control-style functions)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/cplbinit.h&gt;</span>

<span class="cm">/* Invalidate the Entire Data cache by</span>
<span class="cm"> * clearing DMC[1:0] bits</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">blackfin_invalidate_entire_dcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dmem</span> <span class="o">=</span> <span class="n">bfin_read_DMEM_CONTROL</span><span class="p">();</span>
	<span class="n">bfin_write_DMEM_CONTROL</span><span class="p">(</span><span class="n">dmem</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xc</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">bfin_write_DMEM_CONTROL</span><span class="p">(</span><span class="n">dmem</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Invalidate the Entire Instruction cache by</span>
<span class="cm"> * clearing IMC bit</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">blackfin_invalidate_entire_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">imem</span> <span class="o">=</span> <span class="n">bfin_read_IMEM_CONTROL</span><span class="p">();</span>
	<span class="n">bfin_write_IMEM_CONTROL</span><span class="p">(</span><span class="n">imem</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x4</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
	<span class="n">bfin_write_IMEM_CONTROL</span><span class="p">(</span><span class="n">imem</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_BFIN_ICACHE) || defined(CONFIG_BFIN_DCACHE)</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_cache_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cplb_entry</span> <span class="o">*</span><span class="n">cplb_tbl</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cplb_addr</span><span class="p">,</span>
                <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cplb_data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mem_control</span><span class="p">,</span>
                <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mem_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write32</span><span class="p">(</span><span class="n">cplb_addr</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">cplb_tbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">bfin_write32</span><span class="p">(</span><span class="n">cplb_data</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">cplb_tbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">_enable_cplb</span><span class="p">(</span><span class="n">mem_control</span><span class="p">,</span> <span class="n">mem_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_BFIN_ICACHE</span>
<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">bfin_icache_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cplb_entry</span> <span class="o">*</span><span class="n">icplb_tbl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bfin_cache_init</span><span class="p">(</span><span class="n">icplb_tbl</span><span class="p">,</span> <span class="n">ICPLB_ADDR0</span><span class="p">,</span> <span class="n">ICPLB_DATA0</span><span class="p">,</span> <span class="n">IMEM_CONTROL</span><span class="p">,</span>
		<span class="p">(</span><span class="n">IMC</span> <span class="o">|</span> <span class="n">ENICPLB</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_BFIN_DCACHE</span>
<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">bfin_dcache_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cplb_entry</span> <span class="o">*</span><span class="n">dcplb_tbl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 *  Anomaly notes:</span>
<span class="cm">	 *  05000287 - We implement workaround #2 - Change the DMEM_CONTROL</span>
<span class="cm">	 *  register, so that the port preferences for DAG0 and DAG1 are set</span>
<span class="cm">	 *  to port B</span>
<span class="cm">	 */</span>
	<span class="n">bfin_cache_init</span><span class="p">(</span><span class="n">dcplb_tbl</span><span class="p">,</span> <span class="n">DCPLB_ADDR0</span><span class="p">,</span> <span class="n">DCPLB_DATA0</span><span class="p">,</span> <span class="n">DMEM_CONTROL</span><span class="p">,</span>
		<span class="p">(</span><span class="n">DMEM_CNTR</span> <span class="o">|</span> <span class="n">PORT_PREF0</span> <span class="o">|</span> <span class="p">(</span><span class="n">ANOMALY_05000287</span> <span class="o">?</span> <span class="n">PORT_PREF1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)));</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
