<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_ewdg_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__ewdg__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_ewdg_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_EWDG_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_EWDG_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CTRL0;                       <span class="comment">/* 0x0: wdog ctrl register 0</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">Note: Parity check is required once writing to this register. The result should be zero by modular two addition of all bits */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t CTRL1;                       <span class="comment">/* 0x4: wdog ctrl register 1</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">Note: Parity check is required once writing to this register. The result should be zero by modular two addition of all bits */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t OT_INT_VAL;                  <span class="comment">/* 0x8: wdog timeout interrupt counter value */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t OT_RST_VAL;                  <span class="comment">/* 0xC: wdog timeout reset counter value */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __W  uint32_t WDT_REFRESH_REG;             <span class="comment">/* 0x10: wdog refresh register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __W  uint32_t WDT_STATUS;                  <span class="comment">/* 0x14: wdog status register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t CFG_PROT;                    <span class="comment">/* 0x18: ctrl register protection register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t REF_PROT;                    <span class="comment">/* 0x1C: refresh protection register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t WDT_EN;                      <span class="comment">/* 0x20: Wdog enable */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t REF_TIME;                    <span class="comment">/* 0x24: Refresh period value */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>} <a class="code hl_struct" href="structEWDG__Type.html">EWDG_Type</a>;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Bitfield definition for register: CTRL0 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/*</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * CLK_SEL (RW)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> *</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * clock select</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * 0：bus clock</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * 1：ext clock</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8f9c795adfc7f4f183090bf14c2b79b7">   36</a></span><span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac47ddd4a6e54b09149c9cc4992099478">   37</a></span><span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_SHIFT (29U)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac202b426557c7849d484bc4c537b6fd0">   38</a></span><span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_CLK_SEL_SHIFT) &amp; EWDG_CTRL0_CLK_SEL_MASK)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a03275f4fdf9f2a37ce2211e314a4adfc">   39</a></span><span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_CLK_SEL_MASK) &gt;&gt; EWDG_CTRL0_CLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * DIV_VALUE (RW)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> *</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * clock divider, the clock divider works as 2 ^ div_value for wdt counter</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3167db144c8cbf54e7185f5468d24702">   46</a></span><span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_MASK (0xE000000UL)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4f7f57ab805a49a502a6ba0e8ac80ded">   47</a></span><span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_SHIFT (25U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a427d9abc4b1206446a54d1b00632750b">   48</a></span><span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_DIV_VALUE_SHIFT) &amp; EWDG_CTRL0_DIV_VALUE_MASK)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a71c994fbe845075fe2d1e8f838f5d04a">   49</a></span><span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_DIV_VALUE_MASK) &gt;&gt; EWDG_CTRL0_DIV_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/*</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * WIN_EN (RW)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> *</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * window mode enable</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a413b9541291a008465935a1a49c9ee30">   56</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8daa21b625cc447fefae88a5762b1a1c">   57</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a036912a959e899091018e1fa4a14d536">   58</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_WIN_EN_SHIFT) &amp; EWDG_CTRL0_WIN_EN_MASK)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a70549faddad16f1a3a18c6162d11100e">   59</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_WIN_EN_MASK) &gt;&gt; EWDG_CTRL0_WIN_EN_SHIFT)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/*</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * WIN_LOWER (RW)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> *</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * Once window mode is opened, the lower counter value to refresh wdt</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * 00: 4/8 overtime value</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * 01: 5/8 of overtime value</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * 10: 6/8 of overtime value</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 11: 7/8 of overtime value</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#accd33ca5e446bf034d81e0e517b80608">   70</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_MASK (0xC00000UL)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a79ec5644ae7807a173d68bd6b1970ad4">   71</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_SHIFT (22U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aba9b37dba19477c2638cce321e2144bd">   72</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_WIN_LOWER_SHIFT) &amp; EWDG_CTRL0_WIN_LOWER_MASK)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a50643bd3faba93c96aa4016ff1abfa51">   73</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_WIN_LOWER_MASK) &gt;&gt; EWDG_CTRL0_WIN_LOWER_SHIFT)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/*</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * CFG_LOCK (RW)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> *</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * The register is locked and unlock is needed before re-config registers</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * Once the lock mechanism takes effect, the CTRL0, CTRL1, timeout int register, timeout rst register, needs unlock before re-config them.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * The register update needs to be finished in the required period defined by UPD_OT_TIME register</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a9951c179f97c05e7c513e908bb91d6bc">   82</a></span><span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab7463c49f101b27f9a73fdb07eb97df9">   83</a></span><span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_SHIFT (21U)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a143e711b01dd840c182274d115a9a6d1">   84</a></span><span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_CFG_LOCK_SHIFT) &amp; EWDG_CTRL0_CFG_LOCK_MASK)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8de9bac914a21969c60a0b7fad3c5b90">   85</a></span><span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_CFG_LOCK_MASK) &gt;&gt; EWDG_CTRL0_CFG_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/*</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * REF_OT_REQ (RW)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> *</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> * If refresh event has to be limited into a period after refresh unlocked.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * Note: the refresh overtime counter works in bus clock domain, not in wdt function clock domain. The wdt divider doesn&#39;t take effect for refresh counter</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a03db34f39dc1c3c651e26d313d25390e">   93</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_MASK (0x8000U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a63fbb6754ea3c10f3d6c3f33007db861">   94</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_SHIFT (15U)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#acbb0f7925cb5c16b4dfdc49f8e5f92c3">   95</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_REF_OT_REQ_SHIFT) &amp; EWDG_CTRL0_REF_OT_REQ_MASK)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a00e5dbd0cb44bd3feeed4f7a0861ec00">   96</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_REF_OT_REQ_MASK) &gt;&gt; EWDG_CTRL0_REF_OT_REQ_SHIFT)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/*</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * WIN_UPPER (RW)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> *</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * The upper threshold of window value</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * The window period upper limit is: lower_limit + (overtime_rst_value / 16) * upper_reg_value</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * If this register value is zero, then no upper level limitation</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4582001e1c7d4bdeebbd490b2bcdaf20">  105</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_MASK (0x7000U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a30f93b1f17ced07a2c273aa650b2062e">  106</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_SHIFT (12U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a152d39cdedaed432376b0c9c4040dcf6">  107</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_WIN_UPPER_SHIFT) &amp; EWDG_CTRL0_WIN_UPPER_MASK)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a43d98574ce6264ed83c98d683dbea01f">  108</a></span><span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_WIN_UPPER_MASK) &gt;&gt; EWDG_CTRL0_WIN_UPPER_SHIFT)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * REF_LOCK (RW)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * WDT refresh has to be unlocked firstly once refresh lock is enable.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab11a9df005c495af49ec25597170c173">  115</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_MASK (0x20U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a13bced5827922e0c4147795c1eb77ee6">  116</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_SHIFT (5U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6e164fee9d918e2573b14dc35d8237c7">  117</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_REF_LOCK_SHIFT) &amp; EWDG_CTRL0_REF_LOCK_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af1cd0191cdf265cb62a3a21e0e28cb96">  118</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_REF_LOCK_MASK) &gt;&gt; EWDG_CTRL0_REF_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * REF_UNLOCK_MEC (RW)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> *</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * Unlock refresh mechanism</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 00: the required unlock password is the same with refresh_psd_register</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * 01: the required unlock password is a ring shift left value of refresh_psd_register</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * 10: the required unlock password is always 16&#39;h55AA, no matter what refresh_psd_register is</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * 11: the required unlock password is a LSFR result of refresh_psd_register, the characteristic polynomial is X^15 + 1</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#abfae0ca9467a402b4245fa36bc466b49">  129</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_MASK (0x18U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1c669cb6d7b84d4f1a023ace910ae606">  130</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_SHIFT (3U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab1bcd006eceb2d88a2c410f4e9ba863d">  131</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_REF_UNLOCK_MEC_SHIFT) &amp; EWDG_CTRL0_REF_UNLOCK_MEC_MASK)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0e86573362e5d69e5b0a5dfd9ba408e4">  132</a></span><span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_REF_UNLOCK_MEC_MASK) &gt;&gt; EWDG_CTRL0_REF_UNLOCK_MEC_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/*</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * EN_DBG (RW)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> *</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * WTD enable or not in debug mode</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4a1817a3cb81d01ee6ab09a54d21ced0">  139</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_DBG_MASK (0x4U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a561c9b33346a4270f55eab98596cae78">  140</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_DBG_SHIFT (2U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af5ace0436178d9e4beedac569cbd33a2">  141</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_DBG_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_EN_DBG_SHIFT) &amp; EWDG_CTRL0_EN_DBG_MASK)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a710619587640159607fc658d587a48d5">  142</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_DBG_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_EN_DBG_MASK) &gt;&gt; EWDG_CTRL0_EN_DBG_SHIFT)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * EN_LP (RW)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * WDT enable or not in low power mode</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 2&#39;b00: wdt is halted once in low power mode</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * 2&#39;b01: wdt will work with 1/4 normal clock freq in low power mode</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * 2&#39;b10: wdt will work with 1/2 normal clock freq in low power mode</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * 2&#39;b11: wdt will work with normal clock freq in low power mode</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a475d213f9277b04f160b48c480810b90">  153</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_LP_MASK (0x3U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af9a9a0824e2c3e5a871d93bdf1fb119c">  154</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_LP_SHIFT (0U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2aedfcf0fe359a460767bf6912a765bf">  155</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_LP_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_EN_LP_SHIFT) &amp; EWDG_CTRL0_EN_LP_MASK)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a547a251367b3f5ca37ef18054afc0f54">  156</a></span><span class="preprocessor">#define EWDG_CTRL0_EN_LP_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_EN_LP_MASK) &gt;&gt; EWDG_CTRL0_EN_LP_SHIFT)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/* Bitfield definition for register: CTRL1 */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/*</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * REF_FAIL_RST_EN (RW)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> *</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * Refresh violation will trigger an reset.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * These event will be taken as a refresh violation:</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * 1) Not refresh in the window once window mode is enabled</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * 2) Not unlock refresh firstly if unlock is required</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * 3) Not refresh in the required time after unlock, once refresh unlock overtime is enabled.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * 4) Not write the required word to refresh wdt.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0e93cb249c322490dd69fa19377c9f14">  169</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8cef0ae236ad5fbb6cba1725117d7229">  170</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a233254ea57d8d84be72e13bccb2e4bfe">  171</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_REF_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_REF_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a532eb00e6e8623ac88dbcbe4f36b1a74">  172</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_REF_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_REF_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/*</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * REF_FAIL_INT_EN (RW)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> *</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * Refresh violation will trigger an interrupt</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2ad7c270684a47af7062f2fcd7650fed">  179</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8740357d3a776f32cb00a4cb0fdb47d3">  180</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aeecefbaf6f4d16ec2e2c7888cab7e696">  181</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_REF_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_REF_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5c921ab573d63b06b22da90eac95328b">  182</a></span><span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_REF_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_REF_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/*</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * UNL_REF_FAIL_RST_EN (RW)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> *</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * Refresh unlock fail will trigger a reset</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a359d205592d9b290eb88f9d91d7146f9">  189</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ada66a1ec29c4d6ec0cc7c838c5ac46bc">  190</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SHIFT (21U)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a800e5a1f250673fed88e2fe5a5483c66">  191</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae9882fce30b523a7525da43cd0c0c43c">  192</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/*</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * UNL_REF_FAIL_INT_EN (RW)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> *</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * Refresh unlock fail will trigger a interrupt</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5e3c29dd1e27ec6356fe4ac515aa0c5a">  199</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad59a2185a1e7f6df463fe5b2d150378f">  200</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SHIFT (20U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a57e4a1b366c1151f61b2ccd347f96410">  201</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a436827cbfea5411e8a6bb3a139c7d040">  202</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * OT_RST_EN (RW)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> *</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * WDT overtime will generate a reset</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a48c957f40b548998f5af6a784ae0eea4">  209</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a99412b27f18d5250bcfae773827f8644">  210</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_SHIFT (17U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2bf84bb39d102e3b2a5adb4241747b91">  211</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_OT_RST_EN_SHIFT) &amp; EWDG_CTRL1_OT_RST_EN_MASK)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5c9960a417d8ab8ef9e9d63901a14049">  212</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_OT_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_OT_RST_EN_SHIFT)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/*</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * OT_INT_EN (RW)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> *</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * WDT can generate an interrupt warning before timeout</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af99b802dbeec3f7065c531b74974ef8b">  219</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a978fccf6cc5a8ccdecf9d3394729dbac">  220</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1ab347d4b999d147e21a13333c51a082">  221</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_OT_INT_EN_SHIFT) &amp; EWDG_CTRL1_OT_INT_EN_MASK)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#adf6d40a319b21aec0999b21e4f2b81e8">  222</a></span><span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_OT_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_OT_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/*</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * CTL_VIO_RST_EN (RW)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> *</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * Ctrl update violation will trigger a reset</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * The violation event is to try updating the locked register before unlock them</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2bd4494737916a220988d39c005f8a71">  230</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aec3dda303bc887bb89c762666cd62db6">  231</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#acb1ee788a1aa52761b12a9750d5dff00">  232</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_CTL_VIO_RST_EN_SHIFT) &amp; EWDG_CTRL1_CTL_VIO_RST_EN_MASK)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#afa5a359b68214ddb8bfcd68245947f9c">  233</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_CTL_VIO_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_CTL_VIO_RST_EN_SHIFT)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/*</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * CTL_VIO_INT_EN (RW)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> *</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * Ctrl update violation will trigger a interrupt</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a632b4e69ccabc0162aea2b0d00507ded">  240</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6d1f64964d29cd2c06186a714cfb25af">  241</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aff954608ca6c0b44a8b81ec77e04e3a9">  242</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_CTL_VIO_INT_EN_SHIFT) &amp; EWDG_CTRL1_CTL_VIO_INT_EN_MASK)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#afa7f3c7d294d3c738d15cfbbe0663a69">  243</a></span><span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_CTL_VIO_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_CTL_VIO_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/*</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * UNL_CTL_FAIL_RST_EN (RW)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> *</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * Unlock register update failure will trigger a reset</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8f240f6e326741caa0b17124c3f87e1d">  250</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aa45899b98b6c52c938987628c31e12c2">  251</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad515c1dd659bfe84ab77f79fcccadb6e">  252</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2f844f199fd13915624efb74e6933149">  253</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/*</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * UNL_CTL_FAIL_INT_EN (RW)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> *</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * Unlock register update failure will trigger a interrupt</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1cdc2e0344a444deca327750d029c56f">  260</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aa7bae27f286b48c1276067cba2e86c63">  261</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af30264a397cc88efdea40e78e912931a">  262</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8916a4838597f001e8e5729025dd3f19">  263</a></span><span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * PARITY_FAIL_RST_EN (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * Parity error will trigger a reset</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * A parity check is required once writing to ctrl0 and ctrl1 register. The result should be zero by modular two addition of all bits</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a138752a670c97e18715ad6a7bf818ac9">  271</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aadc839715159a917f877e6a8c7cc9676">  272</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a28526e11cea8c18936c66dbf398499d2">  273</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_PARITY_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_PARITY_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a91453b4de12a177036da2bf14420f8a5">  274</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_PARITY_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_PARITY_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/*</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * PARITY_FAIL_INT_EN (RW)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> *</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * Parity error will trigger a interrupt</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a75c359ee7de2283c5cd0a370b32b7b46">  281</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2c44428b5111d76e2a3fe9d4066f2161">  282</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af138adfe79731e0ec1f0b7af3193588f">  283</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_PARITY_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_PARITY_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a7f2317e5c31e2983fdb07145ff556cb5">  284</a></span><span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_PARITY_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_PARITY_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* Bitfield definition for register: OT_INT_VAL */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/*</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * OT_INT_VAL (RW)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> *</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * WDT timeout interrupt value</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3ed39d6b5d6d3f57bf4db8873ce5ec1b">  292</a></span><span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0019273bd7587a853666e27f43758e8e">  293</a></span><span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0ff3703fcdd0d16852651245c44c4b7f">  294</a></span><span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_OT_INT_VAL_OT_INT_VAL_SHIFT) &amp; EWDG_OT_INT_VAL_OT_INT_VAL_MASK)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a02c879b759529ee17deb6e39be35922b">  295</a></span><span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_GET(x) (((uint32_t)(x) &amp; EWDG_OT_INT_VAL_OT_INT_VAL_MASK) &gt;&gt; EWDG_OT_INT_VAL_OT_INT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/* Bitfield definition for register: OT_RST_VAL */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/*</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * OT_RST_VAL (RW)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> *</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * WDT timeout reset value</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a34b3a80a3bdcb2c4d2c664f3143705b4">  303</a></span><span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a539513ca1568fa4e4150366c113e2e27">  304</a></span><span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6a5e6afa315e0a95a2f1f855d35fd384">  305</a></span><span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_OT_RST_VAL_OT_RST_VAL_SHIFT) &amp; EWDG_OT_RST_VAL_OT_RST_VAL_MASK)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab76ed3c92c96ea03a6592e8e993b3822">  306</a></span><span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_GET(x) (((uint32_t)(x) &amp; EWDG_OT_RST_VAL_OT_RST_VAL_MASK) &gt;&gt; EWDG_OT_RST_VAL_OT_RST_VAL_SHIFT)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/* Bitfield definition for register: WDT_REFRESH_REG */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/*</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * WDT_REFRESH_REG (WO)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> *</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * Write this register by 32&#39;h5A45_524F to refresh wdog</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * Note: Reading this register can read back wdt real time counter value, while it is only used by debug purpose</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a7291b910727cf5a9e29605e89adb3d6f">  315</a></span><span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae7a3bd1a9e3a04c97fcaf7da04691de8">  316</a></span><span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SHIFT (0U)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad35c90d187bf5ffe2adf0264463a0dc8">  317</a></span><span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SHIFT) &amp; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_MASK)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ada14c2fa075fb0c537958ab746a45b93">  318</a></span><span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_MASK) &gt;&gt; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SHIFT)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/* Bitfield definition for register: WDT_STATUS */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/*</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * PARITY_ERROR (W1C)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> *</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * parity error</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a922ac7a64bb59ddc17f6d2fb58576518">  327</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_MASK (0x40U)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5d4482d709b933828b1e5006443f6bf6">  328</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_SHIFT (6U)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a431ce803493590c86f350a753a5cce6c">  329</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_PARITY_ERROR_SHIFT) &amp; EWDG_WDT_STATUS_PARITY_ERROR_MASK)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad744ff3cd743dc9115a7501fc3e70937">  330</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_PARITY_ERROR_MASK) &gt;&gt; EWDG_WDT_STATUS_PARITY_ERROR_SHIFT)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/*</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * OT_RST (W1C)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> *</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * Timeout happens, a reset will happen once enable bit set</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * This bit can be cleared only by refreshing wdt or reset</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3b9b352e94346fa720d41dea1ffe6ba1">  338</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_MASK (0x20U)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aa048ae7a7719b40682447e3d2e80e65b">  339</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_SHIFT (5U)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a97b45d6aa09721fda414e1322c90d7d9">  340</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_OT_RST_SHIFT) &amp; EWDG_WDT_STATUS_OT_RST_MASK)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1f8f22e592132ea61f89fac929196135">  341</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_OT_RST_MASK) &gt;&gt; EWDG_WDT_STATUS_OT_RST_SHIFT)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/*</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * OT_INT (W1C)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> *</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * Timeout happens, a interrupt will happen once enable bit set</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * This bit can be cleared only by refreshing wdt or reset</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae2cc624c1a52967cffb59539743fca14">  349</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_MASK (0x10U)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aee91fcef9b5e9932d44e97127e835623">  350</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_SHIFT (4U)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#afdb8392a100a3fba8ccd1016cd351d9e">  351</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_OT_INT_SHIFT) &amp; EWDG_WDT_STATUS_OT_INT_MASK)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a02fa65b5c46e476a4e0286cd428ac182">  352</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_OT_INT_MASK) &gt;&gt; EWDG_WDT_STATUS_OT_INT_SHIFT)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/*</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * CTL_UNL_FAIL (W1C)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> *</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * Unlock ctrl reg update protection fail</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a344ec50dceb79c5938bb49dca74a6d03">  360</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_MASK (0x8U)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5110a4403f06a542563f36049b62fe03">  361</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_SHIFT (3U)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a9e17003fd665298831f608e1fdab2bda">  362</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_CTL_UNL_FAIL_SHIFT) &amp; EWDG_WDT_STATUS_CTL_UNL_FAIL_MASK)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad4cf3db7533a0ba200a2ad03cb913890">  363</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_CTL_UNL_FAIL_MASK) &gt;&gt; EWDG_WDT_STATUS_CTL_UNL_FAIL_SHIFT)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * CTL_VIO (W1C)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> *</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * Violate register update protection mechanism</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a296fde7cab06d96e0bbfc52393f29e7d">  371</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_MASK (0x4U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a00a4bfffae557e43f747c7a345a8bdf6">  372</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_SHIFT (2U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0b3d7477e17790c2fd77010e29ddd2fd">  373</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_CTL_VIO_SHIFT) &amp; EWDG_WDT_STATUS_CTL_VIO_MASK)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#abc4589815d3e110ccf2d254afa165637">  374</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_CTL_VIO_MASK) &gt;&gt; EWDG_WDT_STATUS_CTL_VIO_SHIFT)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/*</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * REF_UNL_FAIL (W1C)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> *</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * Refresh unlock fail</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1b42ad9f279d7b601ddca29a445decbf">  382</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_MASK (0x2U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4d9c0fccb21f38a0696dc0c6bd3a1020">  383</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_SHIFT (1U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af7ce7c152b74844ce5a6fd541230ebe2">  384</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_REF_UNL_FAIL_SHIFT) &amp; EWDG_WDT_STATUS_REF_UNL_FAIL_MASK)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac40002b33db08032bb1be0b4bbf830d4">  385</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_REF_UNL_FAIL_MASK) &gt;&gt; EWDG_WDT_STATUS_REF_UNL_FAIL_SHIFT)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/*</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * REF_VIO (W1C)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * Refresh fail</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> */</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af7276be354ebb9889d62ab3b255b7953">  393</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_MASK (0x1U)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1fd0501e9e214bde24eeef97962079cb">  394</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_SHIFT (0U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a9e6d5c130e0ea7cfb19a860c65cb28b5">  395</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_REF_VIO_SHIFT) &amp; EWDG_WDT_STATUS_REF_VIO_MASK)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4775a535f132fc671ecdb7f3345fcf53">  396</a></span><span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_REF_VIO_MASK) &gt;&gt; EWDG_WDT_STATUS_REF_VIO_SHIFT)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/* Bitfield definition for register: CFG_PROT */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * UPD_OT_TIME (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * The period in which register update has to be in after unlock</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * The required period is less than： 128 * 2 ^ UPD_OT_TIME * bus_clock_cycle</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac97e507530e6cedf74a848f3909e1608">  405</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0eaccceb797c73a89b7a0c90142e2672">  406</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_SHIFT (16U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4ba5705679956b810876a784af39b24c">  407</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CFG_PROT_UPD_OT_TIME_SHIFT) &amp; EWDG_CFG_PROT_UPD_OT_TIME_MASK)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae500fe89e504bfd740c1cedecae23360">  408</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_GET(x) (((uint32_t)(x) &amp; EWDG_CFG_PROT_UPD_OT_TIME_MASK) &gt;&gt; EWDG_CFG_PROT_UPD_OT_TIME_SHIFT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * UPD_PSD (RW)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * The password of unlocking register update</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aeae6c267823927d703b59a010417e0e1">  415</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a7d5d9cd4cd505baa3e2deb05fc8d81e6">  416</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_SHIFT (0U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a22ceacf1b6b3509ccfcf10f4afdbf5a7">  417</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CFG_PROT_UPD_PSD_SHIFT) &amp; EWDG_CFG_PROT_UPD_PSD_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac16fb877fc4a42bae2b29d1ae1e2c3a9">  418</a></span><span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_GET(x) (((uint32_t)(x) &amp; EWDG_CFG_PROT_UPD_PSD_MASK) &gt;&gt; EWDG_CFG_PROT_UPD_PSD_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/* Bitfield definition for register: REF_PROT */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * REF_UNL_PSD (RW)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * The password to unlock refreshing</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2c9394d31b41bfa3c2e764daec7fb757">  426</a></span><span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac9640e386acf7aa739a5c4fd3d3a757a">  427</a></span><span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_SHIFT (0U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aaad098f1f4afe1ee9809c41f5a5bd13b">  428</a></span><span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_REF_PROT_REF_UNL_PSD_SHIFT) &amp; EWDG_REF_PROT_REF_UNL_PSD_MASK)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6314280d36695774178dc834011cb7f8">  429</a></span><span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_GET(x) (((uint32_t)(x) &amp; EWDG_REF_PROT_REF_UNL_PSD_MASK) &gt;&gt; EWDG_REF_PROT_REF_UNL_PSD_SHIFT)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/* Bitfield definition for register: WDT_EN */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/*</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * WDOG_EN (RW)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * Wdog is enabled, the re-written of this register is impacted by enable lock function</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a85c28e76e339b6fa13db3fbbb002f900">  437</a></span><span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aead6b0e82705b9b4f89375219b3d0e9c">  438</a></span><span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3f9d4ff2ce9130d2c9d002d2c737fbcc">  439</a></span><span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_EN_WDOG_EN_SHIFT) &amp; EWDG_WDT_EN_WDOG_EN_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3298c724c51c24ce277c8c3aaeccbe88">  440</a></span><span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_EN_WDOG_EN_MASK) &gt;&gt; EWDG_WDT_EN_WDOG_EN_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* Bitfield definition for register: REF_TIME */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/*</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * REFRESH_PERIOD (RW)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> *</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * The refresh period after refresh unlocked</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * Note: the refresh overtime counter works in bus clock domain, not in wdt function clock domain. The wdt divider doesn&#39;t take effect for refresh counter</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af49a816c7bd95f1da7885822a406403d">  449</a></span><span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af0b455263e1d10e678974d244d865181">  450</a></span><span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5ecbc482366e12fc1a900a8b54f7ae39">  451</a></span><span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_REF_TIME_REFRESH_PERIOD_SHIFT) &amp; EWDG_REF_TIME_REFRESH_PERIOD_MASK)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a33aebb56f6be052656c76898649a86e7">  452</a></span><span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_GET(x) (((uint32_t)(x) &amp; EWDG_REF_TIME_REFRESH_PERIOD_MASK) &gt;&gt; EWDG_REF_TIME_REFRESH_PERIOD_SHIFT)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_EWDG_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructEWDG__Type_html"><div class="ttname"><a href="structEWDG__Type.html">EWDG_Type</a></div><div class="ttdef"><b>Definition</b> hpm_ewdg_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html">hpm_ewdg_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:02 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
