{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701361675304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701361675307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 11:27:55 2023 " "Processing started: Thu Nov 30 11:27:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701361675307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701361675307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c part3Alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c part3Alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701361675308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701361675766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/modded_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/modded_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modded_sseg-Behaviour " "Found design unit 1: modded_sseg-Behaviour" {  } { { "../Part 1/modded_sseg.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/modded_sseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676533 ""} { "Info" "ISGN_ENTITY_NAME" "1 modded_sseg " "Found entity 1: modded_sseg" {  } { { "../Part 1/modded_sseg.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/modded_sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/part3Alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/part3Alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3Alu-calculation " "Found design unit 1: part3Alu-calculation" {  } { { "../Part 1/part3Alu.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/part3Alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676568 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3Alu " "Found entity 1: part3Alu" {  } { { "../Part 1/part3Alu.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/part3Alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "../Part 1/sseg.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/sseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676601 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "../Part 1/sseg.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/sseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/4x16decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/4x16decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "../Part 1/4x16decoder.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/4x16decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676635 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Part 1/4x16decoder.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/4x16decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unitB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unitB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_unitB-Behavior " "Found design unit 1: latch_unitB-Behavior" {  } { { "../Part 1/latch_unitB.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unitB.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676675 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_unitB " "Found entity 1: latch_unitB" {  } { { "../Part 1/latch_unitB.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unitB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_unit-Behavior " "Found design unit 1: latch_unit-Behavior" {  } { { "../Part 1/latch_unit.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676716 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_unit " "Found entity 1: latch_unit" {  } { { "../Part 1/latch_unit.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/latch_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "../Part 1/machine.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/machine.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676749 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "../Part 1/machine.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701361676782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701361676782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block3 " "Elaborating entity \"Block3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701361676982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modded_sseg modded_sseg:inst6 " "Elaborating entity \"modded_sseg\" for hierarchy \"modded_sseg:inst6\"" {  } { { "Block3.bdf" "inst6" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 352 1600 1784 432 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701361676989 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "negleds modded_sseg.vhd(10) " "VHDL Signal Declaration warning at modded_sseg.vhd(10): used implicit default value for signal \"negleds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Part 1/modded_sseg.vhd" "" { Text "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 1/modded_sseg.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701361676991 "|Block3|modded_sseg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part3Alu part3Alu:inst5 " "Elaborating entity \"part3Alu\" for hierarchy \"part3Alu:inst5\"" {  } { { "Block3.bdf" "inst5" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 360 1248 1440 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701361676994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_unitB latch_unitB:inst " "Elaborating entity \"latch_unitB\" for hierarchy \"latch_unitB:inst\"" {  } { { "Block3.bdf" "inst" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 880 1040 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701361676998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst3 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst3\"" {  } { { "Block3.bdf" "inst3" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 560 896 1104 640 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701361677004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst2 " "Elaborating entity \"machine\" for hierarchy \"machine:inst2\"" {  } { { "Block3.bdf" "inst2" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 536 496 696 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701361677008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst4 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst4\"" {  } { { "Block3.bdf" "inst4" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 720 888 1064 800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701361677012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 368 1808 1984 384 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701361678051 "|Block3|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 368 1808 1984 384 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701361678051 "|Block3|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 368 1808 1984 384 "leds\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701361678051 "|Block3|leds[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701361678051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701361678750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361678750 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 304 608 776 320 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "Block3.bdf" "" { Schematic "/home/student2/nrecto/coe328/Lab6_nat (1)/Part 3/Block3.bdf" { { 440 664 832 456 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701361680397 "|Block3|B[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1701361680397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701361680400 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701361680400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701361680400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701361680400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701361680729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 11:28:00 2023 " "Processing ended: Thu Nov 30 11:28:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701361680729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701361680729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701361680729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701361680729 ""}
