
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-96-generic) on Mon Apr 20 17:14:53 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/vivado/ready/Fir'
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit f[19C[2Kvivado_hls> gedit fir.[22C[2Kvivado_hls> gedit fir.c[23C[2Kvivado_hls> gedit fir.cpp[25C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cpp[25C[2Kvivado_hls> gedit fir.cp[24C[2Kvivado_hls> gedit fir.c[23C[2Kvivado_hls> gedit fir.[22C[2Kvivado_hls> gedit fir[21C[2Kvivado_hls> gedit fi[20C[2Kvivado_hls> gedit f[19C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedi[16C[2Kvivado_hls> ged[15C[2Kvivado_hls> ge[14C[2Kvivado_hls> g[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project proj/[30C
ERROR: [HLS 200-70] The name 'proj/' contains illegal character '/' 
[2Kvivado_hls> [12C[2Kvivado_hls> open_project proj/[30C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/ready/Fir/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/ready/Fir/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/HLStools/vivado/ready/Fir/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2K
[1;32mcsim_design 
csynth_design 
[0m[32mcsh 
csplit 
csplit.exe 
cspmonitor 
[0m
[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 34503 ; free virtual = 44934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 34503 ; free virtual = 44934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 34502 ; free virtual = 44933
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 34502 ; free virtual = 44933
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 34485 ; free virtual = 44916
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 34485 ; free virtual = 44916
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.38 seconds; current allocated memory: 97.411 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 97.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/coef' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/taps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fir_mac_muladd_16s_16s_16ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 98.280 MB.
INFO: [RTMG 210-278] Implementing memory 'fir_data_in_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fir_data_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 34474 ; free virtual = 44907
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 58.86 seconds; peak allocated memory: 98.280 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 20 17:15:51 2020...
