{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609727086582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609727086582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 04 10:24:46 2021 " "Processing started: Mon Jan 04 10:24:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609727086582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609727086582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_test -c SDRAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_test -c SDRAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609727086582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1609727086992 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 pictureSelector.v(15) " "Verilog HDL Expression warning at pictureSelector.v(15): truncated literal to match 27 bits" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1609727094266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/pictureselector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/pictureselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 PICselector " "Found entity 1: PICselector" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/flash_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/flash_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLASH_controller " "Found entity 1: FLASH_controller" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Motion_Detection.sv(86) " "Verilog HDL warning at Motion_Detection.sv(86): extended using \"x\" or \"z\"" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609727094271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/motion_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/motion_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion_detection " "Found entity 1: motion_detection" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "../src/verilog/Line_Buffer1.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Line_Buffer1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../src/verilog/SEG7_LUT.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "../src/verilog/Line_Buffer.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "../src/verilog/SDRAM_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SDRAM_control.v(1065) " "Verilog HDL warning at SDRAM_control.v(1065): extended using \"x\" or \"z\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1065 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1609727094286 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SDRAM_Control SDRAM_control.v(818) " "Verilog Module Declaration warning at SDRAM_control.v(818): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SDRAM_Control\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 818 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727094286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Control " "Found entity 1: SDRAM_Control" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094287 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "../src/verilog/SDRAM_control/sdr_data_path.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1609727094290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "../src/verilog/SDRAM_control/sdr_data_path.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../src/verilog/SDRAM_control/control_interface.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../src/verilog/SDRAM_control/command.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "../src/verilog/SEG7_LUT_8.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "../src/verilog/sdram_pll.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../src/verilog/Reset_Delay.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "../src/verilog/RAW2RGB.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/RAW2RGB.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/verilog/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/verilog/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "../src/verilog/CCD_Capture.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094316 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SDRAM_test.v(786) " "Verilog HDL Module Instantiation warning at SDRAM_test.v(786): ignored dangling comma in List of Port Connections" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1609727094318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/team06/desktop/final_0103/sdram_test/src/sdram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/team06/desktop/final_0103/sdram_test/src/sdram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_test " "Found entity 1: SDRAM_test" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK SDRAM_test.v(450) " "Verilog HDL Implicit Net warning at SDRAM_test.v(450): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 450 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727094319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_HC SDRAM_test.v(893) " "Verilog HDL Implicit Net warning at SDRAM_test.v(893): created implicit net for \"VGA_HC\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 893 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727094319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_VC SDRAM_test.v(894) " "Verilog HDL Implicit Net warning at SDRAM_test.v(894): created implicit net for \"VGA_VC\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 894 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727094319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_test " "Elaborating entity \"SDRAM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609727094392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 SDRAM_test.v(440) " "Verilog HDL assignment warning at SDRAM_test.v(440): truncated value with size 5 to match size of target (4)" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094393 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 SDRAM_test.v(461) " "Verilog HDL assignment warning at SDRAM_test.v(461): truncated value with size 21 to match size of target (20)" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094394 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA SDRAM_test.v(298) " "Output port \"ENET0_TX_DATA\" at SDRAM_test.v(298) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094400 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA SDRAM_test.v(317) " "Output port \"ENET1_TX_DATA\" at SDRAM_test.v(317) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094400 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR SDRAM_test.v(329) " "Output port \"OTG_ADDR\" at SDRAM_test.v(329) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094400 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT SDRAM_test.v(207) " "Output port \"SMA_CLKOUT\" at SDRAM_test.v(207) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094400 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON SDRAM_test.v(233) " "Output port \"LCD_BLON\" at SDRAM_test.v(233) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN SDRAM_test.v(235) " "Output port \"LCD_EN\" at SDRAM_test.v(235) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON SDRAM_test.v(236) " "Output port \"LCD_ON\" at SDRAM_test.v(236) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS SDRAM_test.v(237) " "Output port \"LCD_RS\" at SDRAM_test.v(237) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW SDRAM_test.v(238) " "Output port \"LCD_RW\" at SDRAM_test.v(238) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS SDRAM_test.v(242) " "Output port \"UART_RTS\" at SDRAM_test.v(242) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK SDRAM_test.v(253) " "Output port \"SD_CLK\" at SDRAM_test.v(253) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SDRAM_test.v(272) " "Output port \"AUD_DACDAT\" at SDRAM_test.v(272) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SDRAM_test.v(274) " "Output port \"AUD_XCK\" at SDRAM_test.v(274) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK SDRAM_test.v(277) " "Output port \"EEP_I2C_SCLK\" at SDRAM_test.v(277) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK SDRAM_test.v(281) " "Output port \"I2C_SCLK\" at SDRAM_test.v(281) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK SDRAM_test.v(285) " "Output port \"ENET0_GTX_CLK\" at SDRAM_test.v(285) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC SDRAM_test.v(288) " "Output port \"ENET0_MDC\" at SDRAM_test.v(288) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N SDRAM_test.v(290) " "Output port \"ENET0_RST_N\" at SDRAM_test.v(290) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN SDRAM_test.v(299) " "Output port \"ENET0_TX_EN\" at SDRAM_test.v(299) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER SDRAM_test.v(300) " "Output port \"ENET0_TX_ER\" at SDRAM_test.v(300) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK SDRAM_test.v(304) " "Output port \"ENET1_GTX_CLK\" at SDRAM_test.v(304) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC SDRAM_test.v(307) " "Output port \"ENET1_MDC\" at SDRAM_test.v(307) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 307 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N SDRAM_test.v(309) " "Output port \"ENET1_RST_N\" at SDRAM_test.v(309) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 309 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN SDRAM_test.v(318) " "Output port \"ENET1_TX_EN\" at SDRAM_test.v(318) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER SDRAM_test.v(319) " "Output port \"ENET1_TX_ER\" at SDRAM_test.v(319) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N SDRAM_test.v(325) " "Output port \"TD_RESET_N\" at SDRAM_test.v(325) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N SDRAM_test.v(330) " "Output port \"OTG_CS_N\" at SDRAM_test.v(330) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N SDRAM_test.v(333) " "Output port \"OTG_RD_N\" at SDRAM_test.v(333) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N SDRAM_test.v(334) " "Output port \"OTG_RST_N\" at SDRAM_test.v(334) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 334 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N SDRAM_test.v(335) " "Output port \"OTG_WE_N\" at SDRAM_test.v(335) has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1609727094401 "|SDRAM_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "../src/SDRAM_test.v" "u2" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "../src/SDRAM_test.v" "u3" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(166) " "Verilog HDL or VHDL warning at CCD_Capture.v(166): object \"ifval_fedge\" assigned a value but never read" {  } { { "../src/verilog/CCD_Capture.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/CCD_Capture.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1609727094427 "|SDRAM_test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(167) " "Verilog HDL or VHDL warning at CCD_Capture.v(167): object \"y_cnt_d\" assigned a value but never read" {  } { { "../src/verilog/CCD_Capture.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/CCD_Capture.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1609727094427 "|SDRAM_test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/CCD_Capture.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094427 "|SDRAM_test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(131) " "Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/CCD_Capture.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/CCD_Capture.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094427 "|SDRAM_test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(187) " "Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)" {  } { { "../src/verilog/CCD_Capture.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/CCD_Capture.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094428 "|SDRAM_test|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "../src/SDRAM_test.v" "u4" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer1 RAW2RGB:u4\|Line_Buffer1:u0 " "Elaborating entity \"Line_Buffer1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\"" {  } { { "../src/verilog/RAW2RGB.v" "u0" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/RAW2RGB.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../src/verilog/Line_Buffer1.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Line_Buffer1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../src/verilog/Line_Buffer1.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Line_Buffer1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727094494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094495 ""}  } { { "../src/verilog/Line_Buffer1.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Line_Buffer1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609727094495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3uv " "Found entity 1: shift_taps_3uv" {  } { { "db/shift_taps_3uv.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/shift_taps_3uv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3uv RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated " "Elaborating entity \"shift_taps_3uv\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rma1 " "Found entity 1: altsyncram_rma1" {  } { { "db/altsyncram_rma1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_rma1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rma1 RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|altsyncram_rma1:altsyncram2 " "Elaborating entity \"altsyncram_rma1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|altsyncram_rma1:altsyncram2\"" {  } { { "db/shift_taps_3uv.tdf" "altsyncram2" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/shift_taps_3uv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_3uv.tdf" "cntr1" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/shift_taps_3uv.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer1:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_3uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "../src/SDRAM_test.v" "u5" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "../src/verilog/SEG7_LUT_8.v" "u0" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SEG7_LUT_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "../src/SDRAM_test.v" "u6" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "../src/verilog/sdram_pll.v" "altpll_component" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/sdram_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "../src/verilog/sdram_pll.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/sdram_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727094735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3 " "Parameter \"clk4_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094739 ""}  } { { "../src/verilog/sdram_pll.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/sdram_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609727094739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_q423.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_q423.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_q423 " "Found entity 1: altpll_q423" {  } { { "db/altpll_q423.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altpll_q423.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_q423 sdram_pll:u6\|altpll:altpll_component\|altpll_q423:auto_generated " "Elaborating entity \"altpll_q423\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_q423:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Control SDRAM_Control:fuck2 " "Elaborating entity \"SDRAM_Control\" for hierarchy \"SDRAM_Control:fuck2\"" {  } { { "../src/SDRAM_test.v" "fuck2" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SDRAM_control.v(1170) " "Verilog HDL assignment warning at SDRAM_control.v(1170): truncated value with size 32 to match size of target (10)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094790 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH SDRAM_control.v(1318) " "Verilog HDL Always Construct warning at SDRAM_control.v(1318): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094792 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094799 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094800 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] SDRAM_control.v(1318) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094801 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094802 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] SDRAM_control.v(1318) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094803 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] SDRAM_control.v(1318) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094804 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] SDRAM_control.v(1318) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at SDRAM_control.v(1318)" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1318 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727094805 "|SDRAM_test|SDRAM_Control:fuck2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface SDRAM_Control:fuck2\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"SDRAM_Control:fuck2\|control_interface:u_control_interface\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "u_control_interface" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/SDRAM_control/control_interface.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094831 "|SDRAM_test|SDRAM_Control:fuck2|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/SDRAM_control/control_interface.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094831 "|SDRAM_test|SDRAM_Control:fuck2|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/SDRAM_control/control_interface.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094831 "|SDRAM_test|SDRAM_Control:fuck2|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command SDRAM_Control:fuck2\|command:u_command " "Elaborating entity \"command\" for hierarchy \"SDRAM_Control:fuck2\|command:u_command\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "u_command" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094842 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/command.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094844 "|SDRAM_test|SDRAM_Control:fuck2|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/command.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094844 "|SDRAM_test|SDRAM_Control:fuck2|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/SDRAM_control/command.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727094844 "|SDRAM_test|SDRAM_Control:fuck2|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path SDRAM_Control:fuck2\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"SDRAM_Control:fuck2\|sdr_data_path:u_sdr_data_path\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "u_sdr_data_path" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "../src/verilog/SDRAM_control/sdr_data_path.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727094857 "|SDRAM_test|SDRAM_Control:fuck2|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "u_write1_fifo" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../src/verilog/SDRAM_control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../src/verilog/SDRAM_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727094916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094917 ""}  } { { "../src/verilog/SDRAM_control/Sdram_WR_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609727094917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhh1 " "Found entity 1: dcfifo_lhh1" {  } { { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhh1 SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated " "Elaborating entity \"dcfifo_lhh1\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727094975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727094975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727094975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g1p" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_ojc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "wrptr_g1p" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_lhh1.tdf" "fifo_ram" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_brp" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_ikd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_dgwp" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_ikd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_jkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_lhh1.tdf" "ws_dgrp" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_jkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lhh1.tdf" "rdempty_eq_comp" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_lhh1.tdf" "cntr_b" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_lhh1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "../src/verilog/SDRAM_control/SDRAM_control.v" "u_read1_fifo" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727095355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095356 ""}  } { { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609727095356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dih1 " "Found entity 1: dcfifo_dih1" {  } { { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dih1 SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated " "Elaborating entity \"dcfifo_dih1\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "rdptr_g1p" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "wrptr_g1p" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_dih1.tdf" "fifo_ram" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_kkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_dih1.tdf" "rs_dgwp" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe12" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_kkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_lkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_dih1.tdf" "ws_dgrp" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727095652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727095652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe15" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/alt_synch_pipe_lkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "../src/SDRAM_test.v" "u8" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095695 "|SDRAM_test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095697 "|SDRAM_test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095697 "|SDRAM_test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095697 "|SDRAM_test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095697 "|SDRAM_test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095697 "|SDRAM_test|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "../src/verilog/I2C_CCD_Config.v" "u0" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095714 "|SDRAM_test|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095714 "|SDRAM_test|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095714 "|SDRAM_test|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PICselector PICselector:p0 " "Elaborating entity \"PICselector\" for hierarchy \"PICselector:p0\"" {  } { { "../src/SDRAM_test.v" "p0" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pictureSelector.v(54) " "Verilog HDL assignment warning at pictureSelector.v(54): truncated value with size 32 to match size of target (5)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095727 "|SDRAM_test|PICselector:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 pictureSelector.v(65) " "Verilog HDL assignment warning at pictureSelector.v(65): truncated value with size 32 to match size of target (27)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095728 "|SDRAM_test|PICselector:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter_w pictureSelector.v(59) " "Verilog HDL Always Construct warning at pictureSelector.v(59): inferring latch(es) for variable \"counter_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727095728 "|SDRAM_test|PICselector:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_w pictureSelector.v(59) " "Verilog HDL Always Construct warning at pictureSelector.v(59): inferring latch(es) for variable \"state_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727095728 "|SDRAM_test|PICselector:p0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bossstate_w pictureSelector.v(59) " "Verilog HDL Always Construct warning at pictureSelector.v(59): inferring latch(es) for variable \"bossstate_w\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1609727095728 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bossstate_w pictureSelector.v(94) " "Inferred latch for \"bossstate_w\" at pictureSelector.v(94)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_w pictureSelector.v(73) " "Inferred latch for \"state_w\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[0\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[0\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[1\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[1\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[2\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[2\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[3\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[3\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[4\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[4\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[5\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[5\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[6\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[6\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[7\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[7\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[8\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[8\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[9\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[9\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[10\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[10\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[11\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[11\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[12\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[12\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[13\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[13\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[14\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[14\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095730 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[15\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[15\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[16\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[16\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[17\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[17\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[18\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[18\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[19\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[19\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[20\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[20\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[21\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[21\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[22\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[22\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[23\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[23\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[24\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[24\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[25\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[25\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_w\[26\] pictureSelector.v(73) " "Inferred latch for \"counter_w\[26\]\" at pictureSelector.v(73)" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1609727095731 "|SDRAM_test|PICselector:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH_controller FLASH_controller:u10 " "Elaborating entity \"FLASH_controller\" for hierarchy \"FLASH_controller:u10\"" {  } { { "../src/SDRAM_test.v" "u10" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 flash_controller.sv(59) " "Verilog HDL assignment warning at flash_controller.sv(59): truncated value with size 32 to match size of target (4)" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095739 "|SDRAM_test|FLASH_controller:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 flash_controller.sv(61) " "Verilog HDL assignment warning at flash_controller.sv(61): truncated value with size 32 to match size of target (22)" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095739 "|SDRAM_test|FLASH_controller:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 flash_controller.sv(86) " "Verilog HDL assignment warning at flash_controller.sv(86): truncated value with size 32 to match size of target (12)" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095740 "|SDRAM_test|FLASH_controller:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 flash_controller.sv(102) " "Verilog HDL assignment warning at flash_controller.sv(102): truncated value with size 32 to match size of target (2)" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095740 "|SDRAM_test|FLASH_controller:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 flash_controller.sv(106) " "Verilog HDL assignment warning at flash_controller.sv(106): truncated value with size 32 to match size of target (12)" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095740 "|SDRAM_test|FLASH_controller:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 flash_controller.sv(112) " "Verilog HDL assignment warning at flash_controller.sv(112): truncated value with size 32 to match size of target (12)" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095740 "|SDRAM_test|FLASH_controller:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u30 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u30\"" {  } { { "../src/SDRAM_test.v" "u30" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(136) " "Verilog HDL assignment warning at VGA_Controller.v(136): truncated value with size 32 to match size of target (13)" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095753 "|SDRAM_test|VGA_Controller:u30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(137) " "Verilog HDL assignment warning at VGA_Controller.v(137): truncated value with size 32 to match size of target (13)" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095753 "|SDRAM_test|VGA_Controller:u30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(143) " "Verilog HDL assignment warning at VGA_Controller.v(143): truncated value with size 32 to match size of target (10)" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095753 "|SDRAM_test|VGA_Controller:u30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(146) " "Verilog HDL assignment warning at VGA_Controller.v(146): truncated value with size 32 to match size of target (10)" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095754 "|SDRAM_test|VGA_Controller:u30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(149) " "Verilog HDL assignment warning at VGA_Controller.v(149): truncated value with size 32 to match size of target (10)" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095754 "|SDRAM_test|VGA_Controller:u30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(206) " "Verilog HDL assignment warning at VGA_Controller.v(206): truncated value with size 32 to match size of target (13)" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095754 "|SDRAM_test|VGA_Controller:u30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(232) " "Verilog HDL assignment warning at VGA_Controller.v(232): truncated value with size 32 to match size of target (13)" {  } { { "../src/verilog/VGA_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/VGA_Controller.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095755 "|SDRAM_test|VGA_Controller:u30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion_detection motion_detection:md1 " "Elaborating entity \"motion_detection\" for hierarchy \"motion_detection:md1\"" {  } { { "../src/SDRAM_test.v" "md1" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727095765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_r Motion_Detection.sv(67) " "Verilog HDL or VHDL warning at Motion_Detection.sv(67): object \"enable_r\" assigned a value but never read" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1609727095767 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Motion_Detection.sv(137) " "Verilog HDL assignment warning at Motion_Detection.sv(137): truncated value with size 32 to match size of target (20)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095768 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Motion_Detection.sv(143) " "Verilog HDL assignment warning at Motion_Detection.sv(143): truncated value with size 32 to match size of target (10)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095768 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Motion_Detection.sv(148) " "Verilog HDL assignment warning at Motion_Detection.sv(148): truncated value with size 32 to match size of target (10)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095768 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Motion_Detection.sv(172) " "Verilog HDL assignment warning at Motion_Detection.sv(172): truncated value with size 32 to match size of target (24)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095769 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Motion_Detection.sv(173) " "Verilog HDL assignment warning at Motion_Detection.sv(173): truncated value with size 32 to match size of target (20)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095769 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Motion_Detection.sv(188) " "Verilog HDL assignment warning at Motion_Detection.sv(188): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095769 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Motion_Detection.sv(190) " "Verilog HDL assignment warning at Motion_Detection.sv(190): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095769 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Motion_Detection.sv(192) " "Verilog HDL assignment warning at Motion_Detection.sv(192): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095769 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Motion_Detection.sv(194) " "Verilog HDL assignment warning at Motion_Detection.sv(194): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095769 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Motion_Detection.sv(208) " "Verilog HDL assignment warning at Motion_Detection.sv(208): truncated value with size 17 to match size of target (16)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095770 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Motion_Detection.sv(211) " "Verilog HDL assignment warning at Motion_Detection.sv(211): truncated value with size 32 to match size of target (16)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095770 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Motion_Detection.sv(264) " "Verilog HDL assignment warning at Motion_Detection.sv(264): truncated value with size 32 to match size of target (20)" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609727095770 "|SDRAM_test|motion_detection:md1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Motion_Detection.sv(123) " "Verilog HDL Case Statement warning at Motion_Detection.sv(123): incomplete case statement has no default case item" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1609727095771 "|SDRAM_test|motion_detection:md1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Motion_Detection.sv(123) " "Verilog HDL Case Statement information at Motion_Detection.sv(123): all case item expressions in this case statement are onehot" {  } { { "../src/verilog/Motion_Detection.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/Motion_Detection.sv" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1609727095771 "|SDRAM_test|motion_detection:md1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4u14 " "Found entity 1: altsyncram_4u14" {  } { { "db/altsyncram_4u14.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_4u14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727096976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727096976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bgi " "Found entity 1: cntr_bgi" {  } { { "db/cntr_bgi.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cntr_bgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727097554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727097554 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727097726 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1609727097752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.04.10:25:00 Progress: Loading sld0e7d1b64/alt_sld_fab_wrapper_hw.tcl " "2021.01.04.10:25:00 Progress: Loading sld0e7d1b64/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727100928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727102536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727102651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727103745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727103761 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727103777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727103809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727103813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1609727103814 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1609727105145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0e7d1b64/alt_sld_fab.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/ip/sld0e7d1b64/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727105235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727105235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727105253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727105253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727105255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727105255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727105260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727105260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727105280 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727105280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727105280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/ip/sld0e7d1b64/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727105289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727105289 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 42 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 76 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 382 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 416 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[12\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 450 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[13\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 484 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[14\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 518 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 552 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1058 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"SDRAM_Control:fuck2\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/altsyncram_sj31.tdf" 552 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "../src/verilog/SDRAM_control/Sdram_RD_FIFO.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/Sdram_RD_FIFO.v" 87 0 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1047 0 0 } } { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 786 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727105693 "|SDRAM_test|SDRAM_Control:fuck2|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1609727105693 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1609727105693 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FLASH_controller:u10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FLASH_controller:u10\|Mult0\"" {  } { { "../src/verilog/flash_controller.sv" "Mult0" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727107004 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1609727107004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FLASH_controller:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FLASH_controller:u10\|lpm_mult:Mult0\"" {  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727107046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FLASH_controller:u10\|lpm_mult:Mult0 " "Instantiated megafunction \"FLASH_controller:u10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609727107047 ""}  } { { "../src/verilog/flash_controller.sv" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/flash_controller.sv" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609727107047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgt " "Found entity 1: mult_tgt" {  } { { "db/mult_tgt.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/mult_tgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609727107085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609727107085 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1609727107482 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1609727107564 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1609727107564 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 364 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 234 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 247 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 250 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 254 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 255 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 255 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 255 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 255 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 270 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 271 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 273 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 278 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 282 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 289 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 308 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1609727107575 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1609727107575 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 65 -1 0 } } { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 80 -1 0 } } { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 61 -1 0 } } { "../src/verilog/I2C_Controller.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_Controller.v" 64 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_t57.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_s57.tdf" 38 2 0 } } { "../src/verilog/SDRAM_control/SDRAM_control.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/SDRAM_control/SDRAM_control.v" 1337 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_t57.tdf" 45 2 0 } } { "../src/verilog/I2C_CCD_Config.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/I2C_CCD_Config.v" 134 -1 0 } } { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/db/a_graycounter_ojc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1609727107595 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1609727107595 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PICselector:p0\|mdstate_r\[2\] PICselector:p0\|mdstate_r\[2\]~_emulated PICselector:p0\|mdstate_r\[2\]~1 " "Register \"PICselector:p0\|mdstate_r\[2\]\" is converted into an equivalent circuit using register \"PICselector:p0\|mdstate_r\[2\]~_emulated\" and latch \"PICselector:p0\|mdstate_r\[2\]~1\"" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1609727107596 "|SDRAM_test|PICselector:p0|mdstate_r[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PICselector:p0\|mdstate_r\[1\] PICselector:p0\|mdstate_r\[1\]~_emulated PICselector:p0\|mdstate_r\[1\]~5 " "Register \"PICselector:p0\|mdstate_r\[1\]\" is converted into an equivalent circuit using register \"PICselector:p0\|mdstate_r\[1\]~_emulated\" and latch \"PICselector:p0\|mdstate_r\[1\]~5\"" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1609727107596 "|SDRAM_test|PICselector:p0|mdstate_r[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PICselector:p0\|mdstate_r\[0\] PICselector:p0\|mdstate_r\[0\]~_emulated PICselector:p0\|mdstate_r\[0\]~9 " "Register \"PICselector:p0\|mdstate_r\[0\]\" is converted into an equivalent circuit using register \"PICselector:p0\|mdstate_r\[0\]~_emulated\" and latch \"PICselector:p0\|mdstate_r\[0\]~9\"" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1609727107596 "|SDRAM_test|PICselector:p0|mdstate_r[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PICselector:p0\|switch_r PICselector:p0\|switch_r~_emulated PICselector:p0\|switch_r~1 " "Register \"PICselector:p0\|switch_r\" is converted into an equivalent circuit using register \"PICselector:p0\|switch_r~_emulated\" and latch \"PICselector:p0\|switch_r~1\"" {  } { { "../src/verilog/pictureSelector.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/verilog/pictureSelector.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1609727107596 "|SDRAM_test|PICselector:p0|switch_r"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1609727107596 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 207 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 230 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 307 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 357 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 363 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 368 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 369 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_TRIGGER VCC " "Pin \"D5M_TRIGGER\" is stuck at VCC" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 380 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1609727108346 "|SDRAM_test|D5M_TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1609727108346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727108511 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1609727109818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/output_files/SDRAM_test.map.smsg " "Generated suppressed messages file C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/quartus/output_files/SDRAM_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1609727110010 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 74 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 74 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1609727110471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1609727110541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 203 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 214 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 269 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 291 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 301 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 305 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 306 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 310 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 311 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 312 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 313 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 313 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 313 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 313 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 314 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 322 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 323 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 324 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 326 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "No output dependent on input pin \"D5M_STROBE\"" {  } { { "../src/SDRAM_test.v" "" { Text "C:/Users/team06/Desktop/FINAL_0103/SDRAM_test/src/SDRAM_test.v" 379 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609727110882 "|SDRAM_test|D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1609727110882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3963 " "Implemented 3963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1609727110888 ""} { "Info" "ICUT_CUT_TM_OPINS" "233 " "Implemented 233 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1609727110888 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "104 " "Implemented 104 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1609727110888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3433 " "Implemented 3433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1609727110888 ""} { "Info" "ICUT_CUT_TM_RAMS" "99 " "Implemented 99 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1609727110888 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1609727110888 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1609727110888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1609727110888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 332 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 332 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609727110962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 04 10:25:10 2021 " "Processing ended: Mon Jan 04 10:25:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609727110962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609727110962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609727110962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609727110962 ""}
