<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TARGETC Prototype IP Component: arch_imp Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TARGETC Prototype IP Component
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="class_t_c___control.html">TC_Control</a></li><li class="navelem"><a class="el" href="class_t_c___control_1_1arch__imp.html">arch_imp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Processes">Processes</a>  </div>
  <div class="headertitle">
<div class="title">arch_imp Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a4960be63b5f3f2ba53bfb2fff2eaf0aa"><td class="memItemLeft" align="right" valign="top"><a id="a4960be63b5f3f2ba53bfb2fff2eaf0aa"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a4960be63b5f3f2ba53bfb2fff2eaf0aa">PROCESS_0</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ad2814c41a1786b59f0886e5d093ea5e7"><td class="memItemLeft" align="right" valign="top"><a id="ad2814c41a1786b59f0886e5d093ea5e7"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ad2814c41a1786b59f0886e5d093ea5e7">PROCESS_1</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a335f48b0697d0fe9dcb1e70a2cc134cf"><td class="memItemLeft" align="right" valign="top"><a id="a335f48b0697d0fe9dcb1e70a2cc134cf"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a335f48b0697d0fe9dcb1e70a2cc134cf">PROCESS_2</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a98b5649008b783e74377155316fa9008"><td class="memItemLeft" align="right" valign="top"><a id="a98b5649008b783e74377155316fa9008"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a98b5649008b783e74377155316fa9008">PROCESS_3</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ae9d46f01059e96dcc7fee55223256710"><td class="memItemLeft" align="right" valign="top"><a id="ae9d46f01059e96dcc7fee55223256710"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ae9d46f01059e96dcc7fee55223256710">PROCESS_4</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:abe5bb94a56c5eda887645c50ebb7c7aa"><td class="memItemLeft" align="right" valign="top"><a id="abe5bb94a56c5eda887645c50ebb7c7aa"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#abe5bb94a56c5eda887645c50ebb7c7aa">PROCESS_5</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:abaec1c4401a449759fc9bbcef7f5dfb4"><td class="memItemLeft" align="right" valign="top"><a id="abaec1c4401a449759fc9bbcef7f5dfb4"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#abaec1c4401a449759fc9bbcef7f5dfb4">PROCESS_6</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:af185ac32d40a83840bd7272a35a6f1d1"><td class="memItemLeft" align="right" valign="top"><a id="af185ac32d40a83840bd7272a35a6f1d1"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#af185ac32d40a83840bd7272a35a6f1d1">PROCESS_7</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axi_araddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg_rden</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a59dec5a0c15378d8c3e40314ff373063"><td class="memItemLeft" align="right" valign="top"><a id="a59dec5a0c15378d8c3e40314ff373063"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a59dec5a0c15378d8c3e40314ff373063">PROCESS_8</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a3e2039c2e4df27e3e721d6f567a0e48b"><td class="memItemLeft" align="right" valign="top"><a id="a3e2039c2e4df27e3e721d6f567a0e48b"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a3e2039c2e4df27e3e721d6f567a0e48b">PROCESS_9</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ClockBus</span><span class="vhdlchar">.</span><span class="vhdlchar">HSCLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ace42d3cb149efb158bbd4bb01dc08d15"><td class="memItemLeft" align="right" valign="top"><a id="ace42d3cb149efb158bbd4bb01dc08d15"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ace42d3cb149efb158bbd4bb01dc08d15">PROCESS_10</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ClockBus</span><span class="vhdlchar">.</span><span class="vhdlchar">HSCLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a2d758f7e0ee2c1aca7ebea237fc49b85"><td class="memItemLeft" align="right" valign="top"><a id="a2d758f7e0ee2c1aca7ebea237fc49b85"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a2d758f7e0ee2c1aca7ebea237fc49b85">PROCESS_11</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ClockBus</span><span class="vhdlchar">.</span><span class="vhdlchar">RDAD_CLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a9d7bbe9363b21c667d2e5210080479d1"><td class="memItemLeft" align="right" valign="top"><a id="a9d7bbe9363b21c667d2e5210080479d1"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a9d7bbe9363b21c667d2e5210080479d1">PROCESS_12</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ClockBus</span><span class="vhdlchar">.</span><span class="vhdlchar">SSTIN</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a442f22e99ddc39acd6c007673b140452"><td class="memItemLeft" align="right" valign="top"><a id="a442f22e99ddc39acd6c007673b140452"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a442f22e99ddc39acd6c007673b140452">PROCESS_13</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ClockBus</span><span class="vhdlchar">.</span><span class="vhdlchar">HSCLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a9f0630bf1a91d0d6c5c2f07eb359cf2c"><td class="memItemLeft" align="right" valign="top"><a id="a9f0630bf1a91d0d6c5c2f07eb359cf2c"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a9f0630bf1a91d0d6c5c2f07eb359cf2c">PROCESS_14</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a09f1f4d4e26833cbe92c83d21b687947"><td class="memItemLeft" align="right" valign="top"><a id="a09f1f4d4e26833cbe92c83d21b687947"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a09f1f4d4e26833cbe92c83d21b687947">PROCESS_15</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ClockBus</span><span class="vhdlchar">.</span><span class="vhdlchar">HSCLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a7f675d819617faed546b28e82c3b3353"><td class="memItemLeft" align="right" valign="top"><a id="a7f675d819617faed546b28e82c3b3353"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a7f675d819617faed546b28e82c3b3353">PROCESS_16</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">AxiBusIn</span><span class="vhdlchar">.</span><span class="vhdlchar">ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a92f00d1b43f901f1bf5684d1e79aab84"><td class="memItemLeft" align="right" valign="top"><a id="a92f00d1b43f901f1bf5684d1e79aab84"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac9e4ba49433405d16f9970eb657d0f4e"><td class="memItemLeft" align="right" valign="top"><a id="ac9e4ba49433405d16f9970eb657d0f4e"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ac9e4ba49433405d16f9970eb657d0f4e">OPT_MEM_ADDR_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ac022af52d7126cf515130cdd10e089fc"><td class="memItemLeft" align="right" valign="top"><a id="ac022af52d7126cf515130cdd10e089fc"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ac022af52d7126cf515130cdd10e089fc">axi_awaddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abe920675e5bffe2b708237782acd713d"><td class="memItemLeft" align="right" valign="top"><a id="abe920675e5bffe2b708237782acd713d"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#abe920675e5bffe2b708237782acd713d">axi_awready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a65364960779319dfc2c67e7d943d0499"><td class="memItemLeft" align="right" valign="top"><a id="a65364960779319dfc2c67e7d943d0499"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a65364960779319dfc2c67e7d943d0499">axi_wready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5e5ea90e34af927db9507875d261a1a"><td class="memItemLeft" align="right" valign="top"><a id="ae5e5ea90e34af927db9507875d261a1a"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ae5e5ea90e34af927db9507875d261a1a">axi_bresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af832611b20471b9b894f1c7b2a610c42"><td class="memItemLeft" align="right" valign="top"><a id="af832611b20471b9b894f1c7b2a610c42"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#af832611b20471b9b894f1c7b2a610c42">axi_bvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7021e05b2835d54b416f8f625294c281"><td class="memItemLeft" align="right" valign="top"><a id="a7021e05b2835d54b416f8f625294c281"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a7021e05b2835d54b416f8f625294c281">axi_araddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69962da3d056f22a65685a15fdeb4e0f"><td class="memItemLeft" align="right" valign="top"><a id="a69962da3d056f22a65685a15fdeb4e0f"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a69962da3d056f22a65685a15fdeb4e0f">axi_arready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3822d29533f13edfb2a908f59a3081b1"><td class="memItemLeft" align="right" valign="top"><a id="a3822d29533f13edfb2a908f59a3081b1"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a3822d29533f13edfb2a908f59a3081b1">axi_rdata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6baf9b64b80d0ea1576fcafcd288fc59"><td class="memItemLeft" align="right" valign="top"><a id="a6baf9b64b80d0ea1576fcafcd288fc59"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a6baf9b64b80d0ea1576fcafcd288fc59">axi_rresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac3dce2b96763a673bcda9c9fb42441c5"><td class="memItemLeft" align="right" valign="top"><a id="ac3dce2b96763a673bcda9c9fb42441c5"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ac3dce2b96763a673bcda9c9fb42441c5">axi_rvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a926db8eeef0238555606fd62a7a560c9"><td class="memItemLeft" align="right" valign="top"><a id="a926db8eeef0238555606fd62a7a560c9"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a926db8eeef0238555606fd62a7a560c9">slv_reg_rden</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad4e436bcbbc19fe53c2ec05286f1fd3"><td class="memItemLeft" align="right" valign="top"><a id="aad4e436bcbbc19fe53c2ec05286f1fd3"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#aad4e436bcbbc19fe53c2ec05286f1fd3">slv_reg_wren</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa3772389d05ea4ed4ef3659c59ecc979"><td class="memItemLeft" align="right" valign="top"><a id="aa3772389d05ea4ed4ef3659c59ecc979"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#aa3772389d05ea4ed4ef3659c59ecc979">reg_data_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac6ee69e440f203370b48953fe931a36c"><td class="memItemLeft" align="right" valign="top"><a id="ac6ee69e440f203370b48953fe931a36c"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ac6ee69e440f203370b48953fe931a36c">byte_index</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:affd63c0fc94483c7ef4788ed826c6787"><td class="memItemLeft" align="right" valign="top"><a id="affd63c0fc94483c7ef4788ed826c6787"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#affd63c0fc94483c7ef4788ed826c6787">aw_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab778e90ce2a5fb6ab174144d9a3ebca3"><td class="memItemLeft" align="right" valign="top"><a id="ab778e90ce2a5fb6ab174144d9a3ebca3"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ab778e90ce2a5fb6ab174144d9a3ebca3">start_write_stm</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Pulse_State_Type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac52d9fc4f708ec60641c418d181bd0e1"><td class="memItemLeft" align="right" valign="top"><a id="ac52d9fc4f708ec60641c418d181bd0e1"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ac52d9fc4f708ec60641c418d181bd0e1">ss_incr_stm</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Pulse_State_Type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5a4b37f5885ba624c3df101690fec96f"><td class="memItemLeft" align="right" valign="top"><a id="a5a4b37f5885ba624c3df101690fec96f"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a5a4b37f5885ba624c3df101690fec96f">rdad_stm</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Pulse_State_Type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae2b0a1db080fb8cc126f667e56999fa8"><td class="memItemLeft" align="right" valign="top"><a id="ae2b0a1db080fb8cc126f667e56999fa8"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ae2b0a1db080fb8cc126f667e56999fa8">startstorage_stm</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Pulse_State_Type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2135ffbe8f90af2eb77192d2e384defb"><td class="memItemLeft" align="right" valign="top"><a id="a2135ffbe8f90af2eb77192d2e384defb"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a2135ffbe8f90af2eb77192d2e384defb">SSack_stm</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Pulse_State_Type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af42ebd2136487bd8274804ae70b0ea3f"><td class="memItemLeft" align="right" valign="top"><a id="af42ebd2136487bd8274804ae70b0ea3f"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#af42ebd2136487bd8274804ae70b0ea3f">TestStream_stm</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Pulse_State_Type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afed4950b77e39cd85ff82f2dc95f867d"><td class="memItemLeft" align="right" valign="top"><a id="afed4950b77e39cd85ff82f2dc95f867d"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#afed4950b77e39cd85ff82f2dc95f867d">testfifo_stm</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Pulse_State_Type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af0ceb924aea97221f4f876da63d8583c"><td class="memItemLeft" align="right" valign="top"><a id="af0ceb924aea97221f4f876da63d8583c"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#af0ceb924aea97221f4f876da63d8583c">TC_ADDR_s</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3d8e1321c6d2f5261d4cc7fdc70f3965"><td class="memItemLeft" align="right" valign="top"><a id="a3d8e1321c6d2f5261d4cc7fdc70f3965"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a3d8e1321c6d2f5261d4cc7fdc70f3965">TC_DATA_s</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3732c8c34be2139e7f17694fda508b01"><td class="memItemLeft" align="right" valign="top"><a id="a3732c8c34be2139e7f17694fda508b01"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#a3732c8c34be2139e7f17694fda508b01">STATUS_intl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab7ae20bf8947d3ff008bbf6439018f08"><td class="memItemLeft" align="right" valign="top"><a id="ab7ae20bf8947d3ff008bbf6439018f08"></a>
<a class="el" href="class_t_c___control_1_1arch__imp.html#ab7ae20bf8947d3ff008bbf6439018f08">TCReg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv_array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TC_REGISTER_NUMBER</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/jonathan/VivadoProjects/00_WATCHMANN/TARGETC_Prototype/hw/user_ip/TARGETC_1.0/hdl/TARGETC_Control.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
