{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670447173666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670447173673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 15:06:13 2022 " "Processing started: Wed Dec  7 15:06:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670447173673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670447173673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off itemcount -c itemcount " "Command: quartus_map --read_settings_files=on --write_settings_files=off itemcount -c itemcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670447173673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670447174074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670447174074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "itemcount.bdf 1 1 " "Using design file itemcount.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 itemcount " "Found entity 1: itemcount" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670447178552 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670447178552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "itemcount " "Elaborating entity \"itemcount\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670447178553 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W2 " "Found inconsistent dimensions for element \"W2\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 1248 1464 1481 1440 "W2\[0\]" "" } { 1240 1256 1273 1440 "W2\[1\]" "" } { 1240 992 1009 1440 "W2\[2\]" "" } { 1248 744 761 1440 "W2\[3\]" "" } { 3688 1576 1626 3705 "W2\[3..0\]" "" } { 3872 -88 80 3888 "W2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178600 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W1 " "Found inconsistent dimensions for element \"W1\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 824 736 753 1016 "W1\[3\]" "" } { 816 984 1001 1016 "W1\[2\]" "" } { 816 1248 1265 1016 "W1\[1\]" "" } { 824 1456 1473 1016 "W1\[0\]" "" } { 3672 1584 1624 3689 "W1\[3..0\]" "" } { 3888 -88 80 3904 "W1" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178600 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W0 " "Found inconsistent dimensions for element \"W0\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 272 1480 1497 464 "W0\[0\]" "" } { 264 1272 1289 464 "W0\[1\]" "" } { 264 1008 1025 464 "W0\[2\]" "" } { 272 768 785 464 "W0\[3\]" "" } { 3656 1592 1632 3673 "W0\[3..0\]" "" } { 3904 -88 80 3920 "W0" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178600 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W0 " "Converted elements in bus name \"W0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[0\] W00 " "Converted element name(s) from \"W0\[0\]\" to \"W00\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 272 1480 1497 464 "W0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[1\] W01 " "Converted element name(s) from \"W0\[1\]\" to \"W01\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 264 1272 1289 464 "W0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[2\] W02 " "Converted element name(s) from \"W0\[2\]\" to \"W02\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 264 1008 1025 464 "W0\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[3\] W03 " "Converted element name(s) from \"W0\[3\]\" to \"W03\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 272 768 785 464 "W0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[3..0\] W03..0 " "Converted element name(s) from \"W0\[3..0\]\" to \"W03..0\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3656 1592 1632 3673 "W0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""}  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 272 1480 1497 464 "W0\[0\]" "" } { 264 1272 1289 464 "W0\[1\]" "" } { 264 1008 1025 464 "W0\[2\]" "" } { 272 768 785 464 "W0\[3\]" "" } { 3656 1592 1632 3673 "W0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670447178602 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W1 " "Converted elements in bus name \"W1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[3\] W13 " "Converted element name(s) from \"W1\[3\]\" to \"W13\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 824 736 753 1016 "W1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[2\] W12 " "Converted element name(s) from \"W1\[2\]\" to \"W12\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 816 984 1001 1016 "W1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[1\] W11 " "Converted element name(s) from \"W1\[1\]\" to \"W11\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 816 1248 1265 1016 "W1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[0\] W10 " "Converted element name(s) from \"W1\[0\]\" to \"W10\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 824 1456 1473 1016 "W1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[3..0\] W13..0 " "Converted element name(s) from \"W1\[3..0\]\" to \"W13..0\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3672 1584 1624 3689 "W1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178602 ""}  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 824 736 753 1016 "W1\[3\]" "" } { 816 984 1001 1016 "W1\[2\]" "" } { 816 1248 1265 1016 "W1\[1\]" "" } { 824 1456 1473 1016 "W1\[0\]" "" } { 3672 1584 1624 3689 "W1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670447178602 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W2 " "Converted elements in bus name \"W2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[0\] W20 " "Converted element name(s) from \"W2\[0\]\" to \"W20\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 1248 1464 1481 1440 "W2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178603 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[1\] W21 " "Converted element name(s) from \"W2\[1\]\" to \"W21\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 1240 1256 1273 1440 "W2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178603 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[2\] W22 " "Converted element name(s) from \"W2\[2\]\" to \"W22\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 1240 992 1009 1440 "W2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178603 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[3\] W23 " "Converted element name(s) from \"W2\[3\]\" to \"W23\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 1248 744 761 1440 "W2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178603 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[3..0\] W23..0 " "Converted element name(s) from \"W2\[3..0\]\" to \"W23..0\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3688 1576 1626 3705 "W2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178603 ""}  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 1248 1464 1481 1440 "W2\[0\]" "" } { 1240 1256 1273 1440 "W2\[1\]" "" } { 1240 992 1009 1440 "W2\[2\]" "" } { 1248 744 761 1440 "W2\[3\]" "" } { 3688 1576 1626 3705 "W2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670447178603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_8b.v 1 1 " "Using design file mux8_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_8b " "Found entity 1: Mux8_8b" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670447178788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670447178788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_8b Mux8_8b:inst " "Elaborating entity \"Mux8_8b\" for hierarchy \"Mux8_8b:inst\"" {  } { { "itemcount.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3592 1616 1776 3832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178790 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux8_8b.v(9) " "Verilog HDL Always Construct warning at mux8_8b.v(9): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178813 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux8_8b.v(10) " "Verilog HDL Always Construct warning at mux8_8b.v(10): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178813 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W2 mux8_8b.v(11) " "Verilog HDL Always Construct warning at mux8_8b.v(11): variable \"W2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178813 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W3 mux8_8b.v(12) " "Verilog HDL Always Construct warning at mux8_8b.v(12): variable \"W3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178813 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W4 mux8_8b.v(13) " "Verilog HDL Always Construct warning at mux8_8b.v(13): variable \"W4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178813 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W5 mux8_8b.v(14) " "Verilog HDL Always Construct warning at mux8_8b.v(14): variable \"W5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178813 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W6 mux8_8b.v(15) " "Verilog HDL Always Construct warning at mux8_8b.v(15): variable \"W6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178813 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W7 mux8_8b.v(16) " "Verilog HDL Always Construct warning at mux8_8b.v(16): variable \"W7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_8b.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/mux8_8b.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670447178814 "|itemcount|Mux8_8b:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670447178888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670447178888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:9 " "Elaborating entity \"register\" for hierarchy \"register:9\"" {  } { { "itemcount.bdf" "9" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 240 632 744 368 "9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178888 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT " "Pin \"OUT\" is missing source" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { { 144 960 1136 160 "OUT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1670447178911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 register:9\|DFF2:inst " "Elaborating entity \"DFF2\" for hierarchy \"register:9\|DFF2:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:9\|DFF2:inst " "Elaborated megafunction instantiation \"register:9\|DFF2:inst\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX register:9\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"register:9\|BUSMUX:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:9\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:9\|BUSMUX:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447178991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:9\|BUSMUX:inst1 " "Instantiated megafunction \"register:9\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670447178991 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670447178991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux register:9\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"register:9\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447179014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "register:9\|BUSMUX:inst1\|lpm_mux:\$00000 register:9\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:9\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"register:9\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447179039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/zFinalProj/itemcount/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670447179120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670447179120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc register:9\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"register:9\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447179120 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/zFinalProj/itemcount/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670447179245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670447179245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst113 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst113\"" {  } { { "itemcount.bdf" "inst113" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3832 80 208 4008 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447179245 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3616 1776 1952 3632 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670447180195 "|itemcount|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3616 1776 1952 3632 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670447180195 "|itemcount|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3616 1776 1952 3632 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670447180195 "|itemcount|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3616 1776 1952 3632 "OUT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670447180195 "|itemcount|OUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670447180195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670447180940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670447180940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 200 56 224 216 "RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W2 " "No output dependent on input pin \"W2\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3872 -88 80 3888 "W2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|W2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W1 " "No output dependent on input pin \"W1\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3888 -88 80 3904 "W1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|W1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W0 " "No output dependent on input pin \"W0\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3904 -88 80 3920 "W0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|W0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 176 32 200 192 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2 " "No output dependent on input pin \"R2\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3616 1448 1616 3632 "R2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|R2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1 " "No output dependent on input pin \"R1\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3632 1448 1616 3648 "R1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|R1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0 " "No output dependent on input pin \"R0\"" {  } { { "itemcount.bdf" "" { Schematic "U:/CPRE281/zFinalProj/itemcount/itemcount.bdf" { { 3648 1448 1616 3664 "R0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670447181171 "|itemcount|R0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670447181171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670447181173 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670447181173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670447181173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670447181276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 15:06:21 2022 " "Processing ended: Wed Dec  7 15:06:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670447181276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670447181276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670447181276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670447181276 ""}
