// Seed: 839392387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always_comb id_3 <= 1;
  assign id_3 = id_2;
  reg  id_5;
  wire id_6;
  wire id_7;
  always id_3 = id_5;
  assign id_7 = id_6;
endmodule
program module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    output supply1 id_3
    , id_8,
    input tri1 id_4,
    input wor id_5,
    input wire id_6
);
  reg id_9, id_10, id_11, id_12 = 1, id_13;
  reg id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  always begin
    id_20 <= id_8;
    id_12 <= id_19;
    release id_10;
    id_13 <= id_10;
  end
  assign id_3 = id_2;
  tri0 id_22 = 1;
  final begin
    $display(1 & 1, id_21);
  end
  module_0(
      id_22, id_10, id_8, id_22
  );
endprogram
