$comment
	File created using the following command:
		vcd file CPU_Design.msim.vcd -direction
$end
$date
	Fri May 22 19:03:25 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CPU_Design_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var wire 1 " ACC_output [15] $end
$var wire 1 # ACC_output [14] $end
$var wire 1 $ ACC_output [13] $end
$var wire 1 % ACC_output [12] $end
$var wire 1 & ACC_output [11] $end
$var wire 1 ' ACC_output [10] $end
$var wire 1 ( ACC_output [9] $end
$var wire 1 ) ACC_output [8] $end
$var wire 1 * ACC_output [7] $end
$var wire 1 + ACC_output [6] $end
$var wire 1 , ACC_output [5] $end
$var wire 1 - ACC_output [4] $end
$var wire 1 . ACC_output [3] $end
$var wire 1 / ACC_output [2] $end
$var wire 1 0 ACC_output [1] $end
$var wire 1 1 ACC_output [0] $end
$var wire 1 2 EXEC1 $end
$var wire 1 3 EXEC2 $end
$var wire 1 4 FETCH $end
$var wire 1 5 IRQ [15] $end
$var wire 1 6 IRQ [14] $end
$var wire 1 7 IRQ [13] $end
$var wire 1 8 IRQ [12] $end
$var wire 1 9 IRQ [11] $end
$var wire 1 : IRQ [10] $end
$var wire 1 ; IRQ [9] $end
$var wire 1 < IRQ [8] $end
$var wire 1 = IRQ [7] $end
$var wire 1 > IRQ [6] $end
$var wire 1 ? IRQ [5] $end
$var wire 1 @ IRQ [4] $end
$var wire 1 A IRQ [3] $end
$var wire 1 B IRQ [2] $end
$var wire 1 C IRQ [1] $end
$var wire 1 D IRQ [0] $end
$var wire 1 E memaddress [11] $end
$var wire 1 F memaddress [10] $end
$var wire 1 G memaddress [9] $end
$var wire 1 H memaddress [8] $end
$var wire 1 I memaddress [7] $end
$var wire 1 J memaddress [6] $end
$var wire 1 K memaddress [5] $end
$var wire 1 L memaddress [4] $end
$var wire 1 M memaddress [3] $end
$var wire 1 N memaddress [2] $end
$var wire 1 O memaddress [1] $end
$var wire 1 P memaddress [0] $end
$var wire 1 Q pc_enale $end
$var wire 1 R PC_out [11] $end
$var wire 1 S PC_out [10] $end
$var wire 1 T PC_out [9] $end
$var wire 1 U PC_out [8] $end
$var wire 1 V PC_out [7] $end
$var wire 1 W PC_out [6] $end
$var wire 1 X PC_out [5] $end
$var wire 1 Y PC_out [4] $end
$var wire 1 Z PC_out [3] $end
$var wire 1 [ PC_out [2] $end
$var wire 1 \ PC_out [1] $end
$var wire 1 ] PC_out [0] $end
$var wire 1 ^ PC_sload $end
$var wire 1 _ Ram_out [15] $end
$var wire 1 ` Ram_out [14] $end
$var wire 1 a Ram_out [13] $end
$var wire 1 b Ram_out [12] $end
$var wire 1 c Ram_out [11] $end
$var wire 1 d Ram_out [10] $end
$var wire 1 e Ram_out [9] $end
$var wire 1 f Ram_out [8] $end
$var wire 1 g Ram_out [7] $end
$var wire 1 h Ram_out [6] $end
$var wire 1 i Ram_out [5] $end
$var wire 1 j Ram_out [4] $end
$var wire 1 k Ram_out [3] $end
$var wire 1 l Ram_out [2] $end
$var wire 1 m Ram_out [1] $end
$var wire 1 n Ram_out [0] $end
$var wire 1 o wren $end

$scope module i1 $end
$var wire 1 p gnd $end
$var wire 1 q vcc $end
$var wire 1 r unknown $end
$var tri1 1 s devclrn $end
$var tri1 1 t devpor $end
$var tri1 1 u devoe $end
$var wire 1 v FETCH~output_o $end
$var wire 1 w EXEC1~output_o $end
$var wire 1 x EXEC2~output_o $end
$var wire 1 y pc_enale~output_o $end
$var wire 1 z PC_sload~output_o $end
$var wire 1 { wren~output_o $end
$var wire 1 | ACC_output[15]~output_o $end
$var wire 1 } ACC_output[14]~output_o $end
$var wire 1 ~ ACC_output[13]~output_o $end
$var wire 1 !! ACC_output[12]~output_o $end
$var wire 1 "! ACC_output[11]~output_o $end
$var wire 1 #! ACC_output[10]~output_o $end
$var wire 1 $! ACC_output[9]~output_o $end
$var wire 1 %! ACC_output[8]~output_o $end
$var wire 1 &! ACC_output[7]~output_o $end
$var wire 1 '! ACC_output[6]~output_o $end
$var wire 1 (! ACC_output[5]~output_o $end
$var wire 1 )! ACC_output[4]~output_o $end
$var wire 1 *! ACC_output[3]~output_o $end
$var wire 1 +! ACC_output[2]~output_o $end
$var wire 1 ,! ACC_output[1]~output_o $end
$var wire 1 -! ACC_output[0]~output_o $end
$var wire 1 .! IRQ[15]~output_o $end
$var wire 1 /! IRQ[14]~output_o $end
$var wire 1 0! IRQ[13]~output_o $end
$var wire 1 1! IRQ[12]~output_o $end
$var wire 1 2! IRQ[11]~output_o $end
$var wire 1 3! IRQ[10]~output_o $end
$var wire 1 4! IRQ[9]~output_o $end
$var wire 1 5! IRQ[8]~output_o $end
$var wire 1 6! IRQ[7]~output_o $end
$var wire 1 7! IRQ[6]~output_o $end
$var wire 1 8! IRQ[5]~output_o $end
$var wire 1 9! IRQ[4]~output_o $end
$var wire 1 :! IRQ[3]~output_o $end
$var wire 1 ;! IRQ[2]~output_o $end
$var wire 1 <! IRQ[1]~output_o $end
$var wire 1 =! IRQ[0]~output_o $end
$var wire 1 >! memaddress[11]~output_o $end
$var wire 1 ?! memaddress[10]~output_o $end
$var wire 1 @! memaddress[9]~output_o $end
$var wire 1 A! memaddress[8]~output_o $end
$var wire 1 B! memaddress[7]~output_o $end
$var wire 1 C! memaddress[6]~output_o $end
$var wire 1 D! memaddress[5]~output_o $end
$var wire 1 E! memaddress[4]~output_o $end
$var wire 1 F! memaddress[3]~output_o $end
$var wire 1 G! memaddress[2]~output_o $end
$var wire 1 H! memaddress[1]~output_o $end
$var wire 1 I! memaddress[0]~output_o $end
$var wire 1 J! PC_out[11]~output_o $end
$var wire 1 K! PC_out[10]~output_o $end
$var wire 1 L! PC_out[9]~output_o $end
$var wire 1 M! PC_out[8]~output_o $end
$var wire 1 N! PC_out[7]~output_o $end
$var wire 1 O! PC_out[6]~output_o $end
$var wire 1 P! PC_out[5]~output_o $end
$var wire 1 Q! PC_out[4]~output_o $end
$var wire 1 R! PC_out[3]~output_o $end
$var wire 1 S! PC_out[2]~output_o $end
$var wire 1 T! PC_out[1]~output_o $end
$var wire 1 U! PC_out[0]~output_o $end
$var wire 1 V! Ram_out[15]~output_o $end
$var wire 1 W! Ram_out[14]~output_o $end
$var wire 1 X! Ram_out[13]~output_o $end
$var wire 1 Y! Ram_out[12]~output_o $end
$var wire 1 Z! Ram_out[11]~output_o $end
$var wire 1 [! Ram_out[10]~output_o $end
$var wire 1 \! Ram_out[9]~output_o $end
$var wire 1 ]! Ram_out[8]~output_o $end
$var wire 1 ^! Ram_out[7]~output_o $end
$var wire 1 _! Ram_out[6]~output_o $end
$var wire 1 `! Ram_out[5]~output_o $end
$var wire 1 a! Ram_out[4]~output_o $end
$var wire 1 b! Ram_out[3]~output_o $end
$var wire 1 c! Ram_out[2]~output_o $end
$var wire 1 d! Ram_out[1]~output_o $end
$var wire 1 e! Ram_out[0]~output_o $end
$var wire 1 f! Clock~input_o $end
$var wire 1 g! inst|inst~0_combout $end
$var wire 1 h! inst|inst~q $end
$var wire 1 i! MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 j! inst7|sel3~0_combout $end
$var wire 1 k! inst7|add_sub~0_combout $end
$var wire 1 l! PC|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 m! MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 n! MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 o! inst7|cnt_en~0_combout $end
$var wire 1 p! inst1|EQ~0_combout $end
$var wire 1 q! inst1|EQ~1_combout $end
$var wire 1 r! inst1|EQ~2_combout $end
$var wire 1 s! inst7|PC_sload~0_combout $end
$var wire 1 t! inst7|PC_sload~1_combout $end
$var wire 1 u! inst7|PC_sload~2_combout $end
$var wire 1 v! inst7|cnt_en~1_combout $end
$var wire 1 w! PC|auto_generated|_~0_combout $end
$var wire 1 x! PC|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 y! PC|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 z! MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 {! PC|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 |! PC|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 }! MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 ~! PC|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 !" PC|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 "" MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 #" PC|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 $" PC|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 %" MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 &" PC|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 '" PC|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 (" MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 )" PC|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 *" PC|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 +" MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 ," PC|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 -" PC|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 ." MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 /" PC|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 0" PC|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 1" MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 2" PC|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 3" PC|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 4" MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 5" PC|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 6" PC|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 7" MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 8" MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 9" PC|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 :" PC|auto_generated|counter_comb_bita11~sumout $end
$var wire 1 ;" MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 <" MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 =" MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 >" MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 ?" MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 @" MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 A" MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 B" MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 C" MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 D" MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 E" MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 F" ALU|auto_generated|add_sub_cella[0]~2_cout $end
$var wire 1 G" ALU|auto_generated|add_sub_cella[0]~COUT $end
$var wire 1 H" ALU|auto_generated|add_sub_cella[1]~COUT $end
$var wire 1 I" ALU|auto_generated|add_sub_cella[2]~COUT $end
$var wire 1 J" ALU|auto_generated|add_sub_cella[3]~COUT $end
$var wire 1 K" ALU|auto_generated|add_sub_cella[4]~COUT $end
$var wire 1 L" ALU|auto_generated|add_sub_cella[5]~COUT $end
$var wire 1 M" ALU|auto_generated|add_sub_cella[6]~COUT $end
$var wire 1 N" ALU|auto_generated|add_sub_cella[7]~COUT $end
$var wire 1 O" ALU|auto_generated|add_sub_cella[8]~COUT $end
$var wire 1 P" ALU|auto_generated|add_sub_cella[9]~COUT $end
$var wire 1 Q" acc|_~9_combout $end
$var wire 1 R" inst7|acc_en~1_combout $end
$var wire 1 S" inst7|acc_en~combout $end
$var wire 1 T" acc|_~10_combout $end
$var wire 1 U" acc|_~11_combout $end
$var wire 1 V" acc|_~12_combout $end
$var wire 1 W" acc|_~13_combout $end
$var wire 1 X" acc|_~14_combout $end
$var wire 1 Y" acc|_~15_combout $end
$var wire 1 Z" acc|_~1_combout $end
$var wire 1 [" acc|_~2_combout $end
$var wire 1 \" acc|_~3_combout $end
$var wire 1 ]" acc|_~4_combout $end
$var wire 1 ^" MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 _" ALU|auto_generated|add_sub_cella[10]~COUT $end
$var wire 1 `" acc|_~8_combout $end
$var wire 1 a" ALU|auto_generated|add_sub_cella[11]~COUT $end
$var wire 1 b" acc|_~7_combout $end
$var wire 1 c" MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 d" inst7|acc_en~0_combout $end
$var wire 1 e" inst7|acc_sload~0_combout $end
$var wire 1 f" ALU|auto_generated|add_sub_cella[12]~COUT $end
$var wire 1 g" ALU|auto_generated|add_sub_cella[13]~COUT $end
$var wire 1 h" acc|_~5_combout $end
$var wire 1 i" acc|_~6_combout $end
$var wire 1 j" MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 k" inst7|sel3~1_combout $end
$var wire 1 l" ALU|auto_generated|add_sub_cella[14]~COUT $end
$var wire 1 m" acc|_~0_combout $end
$var wire 1 n" inst7|WRen~0_combout $end
$var wire 1 o" statemachine|NS[1]~0_combout $end
$var wire 1 p" inst|inst1~q $end
$var wire 1 q" statemachine|FETCH~0_combout $end
$var wire 1 r" inst7|cnt_en~2_combout $end
$var wire 1 s" RAM|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 t" RAM|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 u" RAM|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 v" RAM|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 w" RAM|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 x" RAM|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 y" RAM|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 z" RAM|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 {" RAM|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 |" RAM|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 }" RAM|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 ~" RAM|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 !# RAM|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 "# RAM|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 ## RAM|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 $# RAM|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 %# IR1|dffs [15] $end
$var wire 1 &# IR1|dffs [14] $end
$var wire 1 '# IR1|dffs [13] $end
$var wire 1 (# IR1|dffs [12] $end
$var wire 1 )# IR1|dffs [11] $end
$var wire 1 *# IR1|dffs [10] $end
$var wire 1 +# IR1|dffs [9] $end
$var wire 1 ,# IR1|dffs [8] $end
$var wire 1 -# IR1|dffs [7] $end
$var wire 1 .# IR1|dffs [6] $end
$var wire 1 /# IR1|dffs [5] $end
$var wire 1 0# IR1|dffs [4] $end
$var wire 1 1# IR1|dffs [3] $end
$var wire 1 2# IR1|dffs [2] $end
$var wire 1 3# IR1|dffs [1] $end
$var wire 1 4# IR1|dffs [0] $end
$var wire 1 5# PC|auto_generated|counter_reg_bit [11] $end
$var wire 1 6# PC|auto_generated|counter_reg_bit [10] $end
$var wire 1 7# PC|auto_generated|counter_reg_bit [9] $end
$var wire 1 8# PC|auto_generated|counter_reg_bit [8] $end
$var wire 1 9# PC|auto_generated|counter_reg_bit [7] $end
$var wire 1 :# PC|auto_generated|counter_reg_bit [6] $end
$var wire 1 ;# PC|auto_generated|counter_reg_bit [5] $end
$var wire 1 <# PC|auto_generated|counter_reg_bit [4] $end
$var wire 1 =# PC|auto_generated|counter_reg_bit [3] $end
$var wire 1 ># PC|auto_generated|counter_reg_bit [2] $end
$var wire 1 ?# PC|auto_generated|counter_reg_bit [1] $end
$var wire 1 @# PC|auto_generated|counter_reg_bit [0] $end
$var wire 1 A# ALU|auto_generated|result [15] $end
$var wire 1 B# ALU|auto_generated|result [14] $end
$var wire 1 C# ALU|auto_generated|result [13] $end
$var wire 1 D# ALU|auto_generated|result [12] $end
$var wire 1 E# ALU|auto_generated|result [11] $end
$var wire 1 F# ALU|auto_generated|result [10] $end
$var wire 1 G# ALU|auto_generated|result [9] $end
$var wire 1 H# ALU|auto_generated|result [8] $end
$var wire 1 I# ALU|auto_generated|result [7] $end
$var wire 1 J# ALU|auto_generated|result [6] $end
$var wire 1 K# ALU|auto_generated|result [5] $end
$var wire 1 L# ALU|auto_generated|result [4] $end
$var wire 1 M# ALU|auto_generated|result [3] $end
$var wire 1 N# ALU|auto_generated|result [2] $end
$var wire 1 O# ALU|auto_generated|result [1] $end
$var wire 1 P# ALU|auto_generated|result [0] $end
$var wire 1 Q# acc|dffs [15] $end
$var wire 1 R# acc|dffs [14] $end
$var wire 1 S# acc|dffs [13] $end
$var wire 1 T# acc|dffs [12] $end
$var wire 1 U# acc|dffs [11] $end
$var wire 1 V# acc|dffs [10] $end
$var wire 1 W# acc|dffs [9] $end
$var wire 1 X# acc|dffs [8] $end
$var wire 1 Y# acc|dffs [7] $end
$var wire 1 Z# acc|dffs [6] $end
$var wire 1 [# acc|dffs [5] $end
$var wire 1 \# acc|dffs [4] $end
$var wire 1 ]# acc|dffs [3] $end
$var wire 1 ^# acc|dffs [2] $end
$var wire 1 _# acc|dffs [1] $end
$var wire 1 `# acc|dffs [0] $end
$var wire 1 a# RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 b# RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 c# RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 d# RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 e# RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 f# RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 g# RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 h# RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 i# RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 j# RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 k# RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 l# RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 m# RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 n# RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 o# RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 p# RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
1a"
0b"
0c"
0d"
1e"
1f"
1g"
0h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
0r"
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
02
03
14
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0Q
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0^
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0o
0p
1q
xr
1s
1t
1u
1v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
1g!
0h!
0i!
0j!
0k!
1l!
0m!
0n!
0o!
1p!
1q!
1r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
1F"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
$end
#10000
0!
0f!
#20000
1!
1f!
1h!
1w
1q"
1w!
12
1r"
1o"
1y
0v
04
1Q
0g!
#20001
1h#
1k#
1o#
1p#
1b#
1z"
1}"
1##
1$#
1s"
1V!
1e!
1d!
1`!
1]!
1A#
1d"
1R"
0G"
1P#
0H"
1O#
0L"
1K#
0O"
1H#
1f
1i
1m
1n
1_
0o"
1n!
1m!
1z!
1("
11"
15!
18!
1<!
1=!
1.!
0O#
0I"
1N#
0M"
1J#
0P"
1G#
1S"
0e"
15
1D
1C
1?
1<
0J"
1M#
0N"
1I#
0_"
1F#
1]"
1\"
1X"
1U"
0K"
1L#
0H#
0a"
1E#
0K#
0f"
1D#
0g"
1C#
0l"
1B#
0A#
#30000
0!
0f!
#40000
1!
1f!
1,#
1/#
13#
14#
1%#
1`#
1_#
1[#
1X#
1@#
0h!
0w
1U!
1%!
1(!
1,!
1-!
0q"
0d"
0R"
0w!
1x!
1H#
0r!
1K#
1O#
0p!
1G"
0P#
11
10
1,
1)
1]
02
0r"
1^"
0l!
1I!
0y
1v
1H"
0O#
0S"
1e"
14
0Q
1P
1y!
1m"
1g!
1I"
0N#
0m"
0\"
1Y"
0X"
1V"
0U"
1J"
0M#
1K"
0L#
1L"
0K#
1M"
0J#
1N"
0I#
1O"
0H#
1P"
0G#
1_"
0F#
1a"
0E#
1f"
0D#
1g"
0C#
1l"
0B#
1A#
#50000
0!
0f!
#60000
1!
1f!
1h!
1w
1q"
1d"
1R"
1w!
12
1r"
1y
0v
1S"
0e"
04
1Q
0g!
1\"
0Y"
1X"
0V"
1U"
#60001
0h#
0k#
0o#
0p#
0b#
0z"
0}"
0##
0$#
0s"
0V!
0e!
0d!
0`!
0]!
0A#
0d"
0R"
1P#
1O#
1K#
1H#
0f
0i
0m
0n
0_
1o"
0^"
0n!
0]"
0m!
0\"
0z!
0X"
0("
0U"
01"
05!
08!
0<!
0=!
0.!
0I!
0S"
1e"
0P
05
0D
0C
0?
0<
1]"
1Y"
1V"
#70000
0!
0f!
#80000
1!
1f!
0,#
0/#
03#
04#
0%#
1p"
1?#
0@#
0h!
0w
0U!
1T!
1x
1j!
0w!
0x!
1{!
13
1\
0]
02
0r"
0o"
1E"
1l!
0y!
1H!
0y
0{!
0e"
1S"
0Q
1O
1y!
1|!
0|!
0]"
0Y"
0V"
#80001
1h#
1k#
1o#
1p#
1b#
1z"
1}"
1##
1$#
1s"
1V!
1e!
1d!
1`!
1]!
1A#
0P#
0O#
0K#
0H#
1f
1i
1m
1n
1_
1m"
1]"
1\"
1X"
1U"
#90000
0!
0f!
#100000
1!
1f!
1,#
1/#
13#
14#
1%#
0p"
1Q#
1|
0x
0j!
0A#
0q!
0q"
03
1"
1n!
1m!
1z!
1("
11"
15!
18!
1<!
1=!
1.!
1v
1e"
0S"
14
15
1D
1C
1?
1<
1g!
0m"
1h"
0\"
1Y"
0X"
1V"
0U"
#100001
0k#
0p#
1c#
0b#
0}"
0$#
1v"
0s"
0V!
1Y!
0e!
0`!
1A#
0f"
1D#
1P#
1K#
0i
0n
1b
0_
0g"
1C#
0l"
1B#
0A#
#110000
0!
0f!
#120000
1!
1f!
0/#
1(#
04#
0%#
1h!
1w
1q"
1w!
12
0n!
0m!
1c"
0("
1r"
1n"
1>"
1A!
1{
1y
08!
11!
0=!
0.!
0v
04
05
0D
18
0?
1Q
1o
1H
0g!
#130000
0!
0f!
#140000
1!
1f!
1@#
0h!
0w
1U!
0q"
0w!
1x!
1]
02
0r"
0n"
1^"
0>"
0l!
0A!
1I!
0{
0y
1v
1{!
14
0Q
0o
1P
0H
0y!
1g!
1|!
#140001
1k#
1p#
0c#
1b#
1}"
1$#
0v"
1s"
1V!
0Y!
1e!
1`!
1A#
1f"
0D#
0P#
0K#
1i
1n
0b
1_
1g"
0C#
1l"
0B#
0A#
#150000
0!
0f!
#160000
1!
1f!
1/#
0(#
14#
1%#
1h!
1w
1q"
1d"
1R"
1w!
12
1n!
1m!
0c"
1("
1r"
1y
18!
01!
1=!
1.!
0v
1S"
0e"
04
15
1D
08
1?
1Q
0g!
0h"
1\"
0Y"
1X"
0V"
1U"
#160001
0h#
0k#
0o#
0p#
1d#
0z"
0}"
0##
0$#
1u"
1X!
0e!
0d!
0`!
0]!
0g"
1C#
0d"
1P#
1O#
1K#
1H#
0f
0i
0m
0n
1a
1j"
1i"
0]"
0m!
0\"
0z!
0X"
0("
0U"
01"
05!
08!
0<!
0=!
10!
0l"
1B#
1e"
1v!
0t!
17
0D
0C
0?
0<
1m"
1A#
0m"
0i"
1h"
1]"
1Y"
1V"
#170000
0!
0f!
#180000
1!
1f!
1'#
0,#
0/#
03#
04#
0Q#
1R#
0_#
1\#
0[#
1Y#
0X#
1>#
0?#
0@#
0h!
0w
0U!
0T!
1S!
0%!
1&!
0(!
1)!
0,!
1}
0|
0q"
0R"
0w!
0x!
0{!
1~!
0H#
1I#
0K#
1L#
0O#
1l"
0B#
0A#
0"
1#
00
1-
0,
1*
0)
1[
0\
0]
02
0r"
0^"
0E"
1D"
1l!
1y!
0|!
0V"
1W"
0Y"
1Z"
0]"
1i"
0h"
1G!
0H!
0I!
0y
1v
0~!
1A#
0S"
14
0Q
0P
0O
1N
0y!
1|!
1!"
1g!
0!"
#190000
0!
0f!
#200000
1!
1f!
1h!
1w
1q"
1R"
1w!
12
1r"
1y
0v
1S"
04
1Q
0g!
#200001
1o#
0b#
1##
0s"
0V!
1d!
0A#
0R"
0H"
1O#
1m
0_
1o"
1E"
0D"
0n!
1z!
1<!
0.!
0G!
1H!
0I"
1N#
0S"
1O
0N
05
1C
0J"
1M#
0L#
#210000
0!
0f!
#220000
1!
1f!
13#
0%#
1p"
1@#
0h!
0w
1U!
1x
1j!
0w!
1x!
13
1]
02
0r"
0o"
1^"
0E"
1D"
0l!
1G!
0H!
1I!
0y
1k"
0e"
1S"
1k!
0Q
1P
0O
1N
1y!
1A#
0l"
1B#
1g"
0C#
0f"
1D#
0a"
1E#
0_"
1F#
0P"
1G#
0O"
1H#
0I#
0M"
1J#
0L"
1K#
0K"
1L#
0M#
0N#
1H"
0O#
0P#
0F"
1]"
1\"
1["
0W"
1V"
0A#
1l"
0B#
0g"
1C#
0D#
0E#
0F#
0G#
0N"
1I#
0J#
0K#
1N#
0G"
1P#
0]"
0\"
0["
0Z"
1Y"
1X"
1W"
0V"
1U"
1T"
1Q"
1`"
1b"
0i"
1h"
1m"
1A#
0l"
1B#
0H#
0H"
1O#
1]"
1["
0X"
0W"
1V"
0T"
0Q"
0`"
0b"
1i"
0h"
0m"
0A#
0N#
1\"
0U"
1h"
1m"
0["
0m"
#220001
1h#
1c#
0d#
1z"
1v"
0u"
0X!
1Y!
1]!
0C#
1D#
1H#
1f
1b
0a
1U"
1b"
0i"
#230000
0!
0f!
#240000
1!
1f!
0'#
1,#
1(#
0p"
1T#
1_#
1X#
1%!
1,!
1!!
0x
1o!
1O"
0H#
1H"
0O#
1f"
0D#
0q"
0j!
03
1%
10
1)
1c"
11"
0j"
00!
15!
11!
1v
1G#
1N#
1C#
0k"
1e"
0S"
0k!
14
18
1<
07
1g!
0b"
0\"
0U"
1A#
1l"
0B#
1g"
0C#
0f"
1D#
1E#
1F#
1P"
0G#
0O"
1H#
1N"
0I#
1J#
1K#
1K"
0L#
1M#
1I"
0N#
0H"
1O#
1G"
0P#
1F"
1i"
0h"
1`"
1Z"
0Y"
1W"
0A#
1B#
0g"
1C#
1_"
0F#
0P"
1G#
1O"
0H#
1L"
0K#
1J"
0M#
0I"
1N#
1H"
0O#
1P#
0B#
1a"
0E#
0_"
1F#
1P"
0G#
1M"
0J#
1L#
0J"
1M#
1I"
0N#
1f"
0D#
0a"
1E#
1_"
0F#
1I#
0L#
1J"
0M#
1g"
0C#
0f"
1D#
1a"
0E#
1L#
1B#
0g"
1C#
1f"
0D#
0B#
1g"
0C#
1B#
#240001
0h#
1d#
0z"
1u"
1X!
0]!
0g"
1C#
1H#
0f
1a
0B#
#250000
0!
0f!
#260000
1!
1f!
1'#
0,#
1h!
1w
1q"
1w!
12
01"
1j"
1r"
1o"
0^"
1E"
0D"
0G!
1H!
0I!
1y
10!
05!
0v
0v!
04
0<
17
1Q
0P
1O
0N
0g!
#270000
0!
0f!
#280000
1!
1f!
1p"
1?#
0@#
0h!
0w
0U!
1T!
1x
0w!
1j!
0x!
1{!
13
1\
0]
02
0r"
0o"
1D"
1l!
0y!
1G!
0y
0{!
1~!
1k"
0e"
1S"
0Q
1N
1y!
0|!
0~!
1|!
1!"
0`"
0Z"
1Y"
0W"
1U"
0!"
#280001
1h#
0d#
1z"
0u"
0X!
1]!
1g"
0C#
0H#
1f
0a
1B#
0U"
0i"
1h"
#290000
0!
0f!
#300000
1!
1f!
0'#
1,#
0p"
0T#
0_#
0X#
0%!
0,!
0!!
0x
0O"
1H#
0H"
1O#
0f"
1D#
0q"
0j!
03
0%
00
0)
11"
0j"
00!
15!
1v
0P"
1G#
0I"
1N#
0g"
1C#
0k"
1e"
0S"
1v!
14
1<
07
1g!
1b"
1\"
1U"
0_"
1F#
0J"
1M#
0B#
1i"
0h"
0b"
0]"
0\"
1Z"
0Y"
1W"
0V"
0U"
0a"
1E#
0L#
0D#
#300001
0c#
0v"
0Y!
1D#
0b
#310000
0!
0f!
#320000
1!
1f!
0(#
1h!
1w
0o!
1q"
1w!
12
0c"
1r"
1o"
0D"
1>"
1A!
0G!
1y
01!
0v
0v!
1t!
04
08
1Q
0N
1H
0g!
#330000
0!
0f!
#340000
1!
1f!
1p"
1@#
0h!
0w
1U!
1x
0w!
1j!
1x!
13
1]
02
0r"
0o"
1^"
1D"
0>"
0l!
0A!
1G!
1I!
0y
1{!
0e"
1S"
0Q
1P
1N
0H
0y!
1~!
0|!
0i"
1\"
0Z"
0W"
1U"
1!"
#340001
1k#
1p#
1b#
1}"
1$#
1s"
1V!
1e!
1`!
1A#
0P#
0L"
1K#
1i
1n
1_
1m"
1]"
1X"
0M"
1J#
0I#
#350000
0!
0f!
#360000
1!
1f!
1/#
14#
1%#
0p"
1Q#
0R#
1_#
0\#
1[#
0Y#
1X#
1%!
0&!
1(!
0)!
1,!
0}
1|
0x
0j!
1O"
0H#
0N"
1I#
1L"
0K#
0K"
1L#
1H"
0O#
0l"
1B#
0A#
0q"
03
1"
0#
10
0-
1,
0*
1)
1n!
1m!
1("
18!
1=!
1.!
1v
1P"
0G#
0O"
1H#
1M"
0J#
0L"
1K#
1I"
0N#
1A#
1e"
0S"
14
15
1D
1?
1g!
1_"
0F#
0P"
1G#
1N"
0I#
0M"
1J#
1J"
0M#
0m"
1h"
0\"
1Y"
0X"
1V"
0U"
1a"
0E#
0_"
1F#
1O"
0H#
0N"
1I#
1K"
0L#
1f"
0D#
0a"
1E#
1P"
0G#
0O"
1H#
1L"
0K#
1g"
0C#
0f"
1D#
1_"
0F#
0P"
1G#
1M"
0J#
1l"
0B#
0g"
1C#
1a"
0E#
0_"
1F#
1N"
0I#
0A#
0l"
1B#
1f"
0D#
0a"
1E#
1O"
0H#
1A#
1g"
0C#
0f"
1D#
1P"
0G#
1l"
0B#
0g"
1C#
1_"
0F#
0A#
0l"
1B#
1a"
0E#
1A#
1f"
0D#
1g"
0C#
1l"
0B#
0A#
#360001
0h#
0k#
0o#
0p#
0z"
0}"
0##
0$#
0e!
0d!
0`!
0]!
1P#
1O#
1K#
1H#
0f
0i
0m
0n
#370000
0!
0f!
#380000
1!
1f!
0,#
0/#
03#
04#
1h!
1w
1q"
1d"
1R"
1w!
12
0m!
0z!
0("
01"
1r"
1y
05!
08!
0<!
0=!
0v
1S"
0e"
04
0D
0C
0?
0<
1Q
0g!
0h"
0]"
0Y"
0V"
#390000
0!
0f!
#400000
1!
1f!
0Q#
0`#
0_#
0[#
0X#
1=#
0>#
0?#
0@#
0h!
0w
0U!
0T!
0S!
1R!
0%!
0(!
0,!
0-!
0|
0q"
0d"
0R"
0w!
0x!
0{!
0~!
1#"
0H#
1r!
0K#
0O#
1p!
0P#
1A#
1q!
0"
01
00
0,
0)
1Z
0[
0\
0]
02
0r"
0^"
0E"
0D"
1C"
1l!
1y!
1|!
0!"
1F!
0G!
0H!
0I!
0y
1v
0#"
0S"
1e"
14
0Q
0P
0O
0N
1M
0y!
0|!
1!"
1$"
1m"
1g!
0$"
0m"
#410000
0!
0f!
#420000
1!
1f!
1h!
1w
1q"
1d"
1R"
1w!
12
1r"
1y
0v
1S"
0e"
04
1Q
0g!
#420001
1m#
1o#
1d#
0b#
1a#
1!#
1##
1u"
0s"
1t"
1W!
0V!
1X!
1d!
1b!
0l"
1B#
0d"
0R"
0A#
0g"
1C#
0H"
1O#
0J"
1M#
1k
1m
1a
0_
1`
1h"
1i!
0n!
1j"
1i"
1\"
1z!
1Z"
1""
1:!
1<!
10!
0.!
1/!
1A#
0B#
0I"
1N#
0K"
1L#
0S"
1e"
16
05
17
1C
1A
0r"
1u!
1z
0y
0M#
0L"
1K#
0Q
1^
0i"
0h"
0\"
0Z"
0M"
1J#
0N"
1I#
0O"
1H#
0P"
1G#
0_"
1F#
0a"
1E#
0f"
1D#
0C#
#430000
0!
0f!
#440000
1!
1f!
1'#
11#
13#
0%#
1&#
1?#
0h!
0w
1T!
0q"
0w!
1\
02
1E"
0u!
1y!
0z
1H!
1v
14
1O
0^
1g!
#450000
0!
0f!
#460000
1!
1f!
1h!
1w
1q"
1w!
12
1u!
1z
0v
04
1^
0g!
#460001
1h#
0m#
0o#
1c#
0d#
1z"
0!#
0##
1v"
0u"
0X!
1Y!
0d!
0b!
1]!
1C#
0D#
1o!
1H"
0O#
1M#
0H#
1f
0k
0m
1b
0a
0j"
1c"
0z!
0""
11"
15!
0:!
0<!
11!
00!
1I"
0N#
1v!
0t!
07
18
0C
0A
1<
1J"
0M#
0u!
1r"
1y
0z
1K"
0L#
0^
1Q
1L"
0K#
1M"
0J#
1N"
0I#
1H#
#470000
0!
0f!
#480000
1!
1f!
0'#
1,#
01#
03#
1(#
1@#
0h!
0w
1U!
0q"
0w!
1x!
1]
02
0r"
1^"
0l!
1I!
0y
1v
1{!
14
0Q
1P
0y!
1g!
1|!
#490000
0!
0f!
#500000
1!
1f!
1h!
1w
1q"
1w!
12
1r"
1y
0v
04
1Q
0g!
#500001
0h#
1p#
0c#
1b#
0a#
0z"
1$#
0v"
1s"
0t"
0W!
1V!
0Y!
1e!
0]!
1B#
1d"
1R"
0A#
1D#
0o!
0G"
1P#
1O"
0H#
0f
1n
0b
1_
0`
0i!
1n!
0c"
1m!
01"
05!
1=!
01!
1.!
0/!
0H"
1O#
1P"
0G#
1S"
0e"
0v!
1t!
06
15
08
1D
0<
0I"
1N#
1_"
0F#
1]"
0J"
1M#
1a"
0E#
0K"
1L#
1f"
0D#
0L"
1K#
1g"
0C#
0M"
1J#
1l"
0B#
0N"
1I#
1A#
0O"
1H#
0P"
1G#
0_"
1F#
0a"
1E#
0f"
1D#
0g"
1C#
0l"
1B#
0A#
#510000
0!
0f!
#520000
1!
1f!
0,#
0(#
14#
1%#
0&#
1`#
1>#
0?#
0@#
0h!
0w
0U!
0T!
1S!
1-!
0q"
0d"
0R"
0w!
0x!
0{!
1~!
1G"
0P#
0p!
11
1[
0\
0]
02
0r"
0^"
0E"
1D"
1l!
1y!
0|!
1G!
0H!
0I!
0y
1v
0~!
1#"
1H"
0O#
0S"
1e"
14
0Q
0P
0O
1N
0y!
1|!
0!"
1m"
1g!
0#"
1I"
0N#
1!"
1$"
0m"
0]"
1J"
0M#
0$"
1K"
0L#
1L"
0K#
1M"
0J#
1N"
0I#
1O"
0H#
1P"
0G#
1_"
0F#
1a"
0E#
1f"
0D#
1g"
0C#
1l"
0B#
1A#
#530000
0!
0f!
#540000
1!
1f!
1h!
1w
1q"
1d"
1R"
1w!
12
1r"
1y
0v
1S"
0e"
04
1Q
0g!
1]"
#540001
1h#
0p#
1d#
0b#
1a#
1z"
0$#
1u"
0s"
1t"
1W!
0V!
1X!
0e!
1]!
0l"
1B#
0d"
0R"
0A#
0g"
1C#
1P#
0O"
1H#
1f
0n
1a
0_
1`
1h"
1i!
0n!
1j"
1i"
0]"
0m!
1U"
11"
15!
0=!
10!
0.!
1/!
1A#
0B#
0P"
1G#
0S"
1e"
1v!
0t!
16
05
17
0D
1<
0r"
1u!
1z
0y
0_"
1F#
0Q
1^
0u!
1r"
0i"
0h"
0U"
1y
0z
0a"
1E#
0^
1Q
0f"
1D#
0C#
#550000
0!
0f!
#560000
1!
1f!
1'#
1,#
04#
0%#
1&#
1@#
0h!
0w
1U!
0q"
0w!
1x!
1]
02
0r"
1^"
0l!
1I!
0y
1v
14
0Q
1P
1y!
1g!
#570000
0!
0f!
#580000
1!
1f!
1h!
1w
1q"
1w!
12
1r"
1y
0v
04
1Q
0g!
#580001
1p#
0d#
0a#
1$#
0u"
0t"
0W!
0X!
1e!
1B#
1C#
0P#
1n
0a
0`
1o"
0D"
0C"
1>"
0i!
0j"
1m!
1=!
00!
0/!
1A!
0F!
0G!
0v!
1t!
0N
0M
1H
06
07
1D
#590000
0!
0f!
#600000
1!
1f!
0'#
14#
0&#
1p"
1?#
0@#
0h!
0w
0U!
1T!
1x
0w!
1j!
0x!
1{!
13
1\
0]
02
0r"
0o"
0^"
1E"
1D"
1C"
0>"
1l!
0y!
0A!
1F!
1G!
1H!
0I!
0y
0{!
1~!
0e"
1S"
0Q
0P
1O
1N
1M
0H
1y!
0|!
0~!
1#"
1|!
0!"
1]"
1U"
0#"
1!"
1$"
0$"
#600001
0h#
0p#
1b#
0z"
0$#
1s"
1V!
0e!
0]!
0A#
1P#
1O"
0H#
0f
0n
1_
1m"
0]"
0U"
1P"
0G#
1_"
0F#
1a"
0E#
1f"
0D#
1g"
0C#
1l"
0B#
1A#
#610000
0!
0f!
#620000
1!
1f!
0,#
04#
1%#
0p"
1Q#
0`#
0-!
1|
0x
0j!
0P#
1p!
0A#
0q!
0q"
03
1"
01
1n!
0m!
01"
05!
0=!
1.!
1v
1e"
0S"
14
15
0D
0<
1g!
0m"
1h"
#620001
1l#
1c#
0b#
1a#
1~"
1v"
0s"
1t"
1W!
0V!
1Y!
1a!
0l"
1B#
1A#
0f"
1D#
0K"
1L#
1j
1b
0_
1`
0A#
0g"
1C#
0L"
1K#
0B#
0M"
1J#
0N"
1I#
0O"
1H#
0P"
1G#
0_"
1F#
0a"
1E#
0D#
#630000
0!
0f!
#640000
1!
1f!
10#
1(#
0%#
1&#
1h!
1w
1q"
1w!
12
1i!
0n!
1c"
1%"
1r"
1y
19!
11!
0.!
1/!
0v
04
16
05
18
1@
1Q
0g!
0r"
1u!
1z
0y
0Q
1^
#650000
0!
0f!
#660000
1!
1f!
1<#
0=#
0>#
0?#
0h!
0w
0T!
0S!
0R!
1Q!
0q"
0w!
1Y
0Z
0[
0\
02
0E"
0D"
0C"
1B"
0u!
0y!
0|!
0!"
1$"
0z
1E!
0F!
0G!
0H!
1v
14
0O
0N
0M
1L
0^
1g!
#670000
0!
0f!
#680000
1!
1f!
1h!
1w
1q"
1w!
12
1u!
1z
0v
04
1^
0g!
#680001
0l#
1d#
0~"
1u"
1X!
0a!
0C#
1K"
0L#
0j
1a
1j"
0%"
09!
10!
1L"
0K#
0t!
17
0@
1M"
0J#
0w!
0u!
0z
1N"
0I#
0^
1O"
0H#
1P"
0G#
1_"
0F#
1a"
0E#
1D#
#690000
0!
0f!
#700000
1!
1f!
1'#
00#
0h!
0w
0q"
02
1v
14
1g!
#710000
0!
0f!
#720000
1!
1f!
1h!
1w
1q"
12
0v
04
0g!
#730000
0!
0f!
#740000
1!
1f!
0h!
0w
0q"
02
1v
14
1g!
#750000
0!
0f!
#760000
1!
1f!
1h!
1w
1q"
12
0v
04
0g!
#770000
0!
0f!
#780000
1!
1f!
0h!
0w
0q"
02
1v
14
1g!
#790000
0!
0f!
#800000
1!
1f!
1h!
1w
1q"
12
0v
04
0g!
#810000
0!
0f!
#820000
1!
1f!
0h!
0w
0q"
02
1v
14
1g!
#830000
0!
0f!
#840000
1!
1f!
1h!
1w
1q"
12
0v
04
0g!
#850000
0!
0f!
#860000
1!
1f!
0h!
0w
0q"
02
1v
14
1g!
#870000
0!
0f!
#880000
1!
1f!
1h!
1w
1q"
12
0v
04
0g!
#890000
0!
0f!
#900000
1!
1f!
0h!
0w
0q"
02
1v
14
1g!
#910000
0!
0f!
#920000
1!
1f!
1h!
1w
1q"
12
0v
04
0g!
#930000
0!
0f!
#940000
1!
1f!
0h!
0w
0q"
02
1v
14
1g!
#950000
0!
0f!
#960000
1!
1f!
1h!
1w
1q"
12
0v
04
0g!
#970000
0!
0f!
#980000
1!
1f!
0h!
0w
0q"
02
1v
14
1g!
#990000
0!
0f!
#1000000
