Return-Path: <linux-doc+bounces-80110-lists+linux-doc=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-doc@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id AEn2EM5Uu2lMigIAu9opvQ
	(envelope-from <linux-doc+bounces-80110-lists+linux-doc=lfdr.de@vger.kernel.org>)
	for <lists+linux-doc@lfdr.de>; Thu, 19 Mar 2026 02:43:42 +0100
X-Original-To: lists+linux-doc@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id A1ABE2C498A
	for <lists+linux-doc@lfdr.de>; Thu, 19 Mar 2026 02:43:41 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 83841303A268
	for <lists+linux-doc@lfdr.de>; Thu, 19 Mar 2026 01:42:35 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 91E4433260C;
	Thu, 19 Mar 2026 01:42:33 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="VZ6Ky4cQ"
X-Original-To: linux-doc@vger.kernel.org
Received: from CY3PR05CU001.outbound.protection.outlook.com (mail-westcentralusazon11013032.outbound.protection.outlook.com [40.93.201.32])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 32B6131E858;
	Thu, 19 Mar 2026 01:42:23 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.201.32
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1773884552; cv=fail; b=dT7NPPr5ZAhtyGlwtmaXo7e20YAaR4hL3Qxh2Qjs91TZwLeqR/SAFsxLnmSIxpWWwX+jnssSldqmUwpBfd/XVyrzKB3LFW6SCgwhUaCWc0Y7YO2Bhh6TICl4Taej4/2LVS8pwJU5ASiTlcEqBIeMK8kU0LQV9pKMWCuz81H1KZg=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1773884552; c=relaxed/simple;
	bh=ZaqMtIMS3dZc9BtvhAzP3ZtMtdzssP7YIN5MbEif76E=;
	h=Content-Type:Date:Message-Id:Cc:Subject:From:To:References:
	 In-Reply-To:MIME-Version; b=G5BoEvU0AJyLACxwFm1TqXtimlz8GzmHs1IwbN83xqA0rfK2p00oYynNmXAuj6yjILFE+B338vJAhMIJdMgEoovAD3TtOaICnI9S85koZXJqiMtDyAs17i0SLHHMpyZrzZtqRCvj2PpxCmUapJpn0Jj+nixEkqsQUQck4igGfEQ=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=VZ6Ky4cQ; arc=fail smtp.client-ip=40.93.201.32
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com
Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=Xgqo4Rjmf+8MejWvoPmipit6K5F/beC8B2Lsr/TpKSMtnkjJoebPtHKxo51JyDfIt8mdtp3Vsi1+KdbORhBemH4qMOvwMfwhwfe9aYHUgg2Ox6cYPai/lAbneGVEZjPBOdAleMZWfIqtJyv6sH79CzavRbHHRFs8K6uJ+eymZed5zcn88hDUrHGHPUyAMA2/BRWgmwJ0NAGW7e+K7Z2eNVy2ag13PyLN9hLTDnZ4NCMJ/axVquQz8h0HvmwwKJTFl/xmS7YUpvjkkIgpy647HO9XM1qyr8aLR91ZHkgmC6avyEMheuYNBL0HParARuugK5OraNysnQay/R3VDXeyAQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=/DpufpA3oRlOHKRQkM8TcRZU4IRKBbB05UXlL1B+fy0=;
 b=tYO599B+PhvPIa9/ZaPD8ypv0gond8yDlO9z2PFI48nsN/MIBlTBTxh93+jrpElS36VVmHCTGWzxqWto8RayeFdA2tSLGw7/5ftpuOtjO3M4ENKjQOk4J5pZsCgp8adM4Z4M/MMeThfnHC8yJlQX7WRaiNxD5BwipnEqoPQwUYJfPG0pgrACSVDEAW16NBBJSbo0oh8X76YD0Bgrs+eswZq8a9nk/I08FZqpPMsg6LVY/tm2FrddHRMpOMWt0M8+93zuym/voZ+FQevUMQx+JDxN+lm2X38g6xPacAJGky1g4ud1adWdOcv7SOZiAYtGbEavF8VD3z9LYXpiQWhG+A==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com;
 dkim=pass header.d=nvidia.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=/DpufpA3oRlOHKRQkM8TcRZU4IRKBbB05UXlL1B+fy0=;
 b=VZ6Ky4cQYu6V3Hc5vFqr0WdnTSkeWzUic+X3QQlFOLd/bNs5VGIvXNEgAlblxCMAQWs0jopAFAY5Jjq/AG2pkgOD8HYfs+w2rPCVVhNxx9S4dzEWm2hwAyVi++Ut9SFloF5JE5wvRwRGe88EU+HjLP7TiKlfzHvmCnX893/C4ogHLxZjDwHvnx/WnppzoyEBXPkHcfnnfSNC+sdRpUfbey3pXnXzP+g7TJymfuNUV8pwulUqZavS3N/zI8KqUFMSx68w8V5mpaSXyaF4RVFJNvU4RcITFDWHMmwZ5L5xKe8pwexHL6AYomK8dLPjk/HZQ7Pa4fMGcs/xMZUeSknXnA==
Authentication-Results: dkim=none (message not signed)
 header.d=none;dmarc=none action=none header.from=nvidia.com;
Received: from BL0PR12MB2353.namprd12.prod.outlook.com (2603:10b6:207:4c::31)
 by DS0PR12MB9448.namprd12.prod.outlook.com (2603:10b6:8:1bb::8) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.9; Thu, 19 Mar
 2026 01:42:18 +0000
Received: from BL0PR12MB2353.namprd12.prod.outlook.com
 ([fe80::99b:dcff:8d6d:78e0]) by BL0PR12MB2353.namprd12.prod.outlook.com
 ([fe80::99b:dcff:8d6d:78e0%4]) with mapi id 15.20.9723.016; Thu, 19 Mar 2026
 01:42:18 +0000
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=UTF-8
Date: Thu, 19 Mar 2026 10:42:14 +0900
Message-Id: <DH6DL5899CLZ.2FMG8UQSNEII7@nvidia.com>
Cc: "John Hubbard" <jhubbard@nvidia.com>, "Alistair Popple"
 <apopple@nvidia.com>, "Joel Fernandes" <joelagnelf@nvidia.com>, "Timur
 Tabi" <ttabi@nvidia.com>, "Zhi Wang" <zhiw@nvidia.com>, "Eliot Courtney"
 <ecourtney@nvidia.com>, <dri-devel@lists.freedesktop.org>,
 <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
 <linux-doc@vger.kernel.org>, <rust-for-linux@vger.kernel.org>
Subject: Re: [PATCH 1/8] gpu: nova-core: convert PMC registers to kernel
 register macro
From: "Eliot Courtney" <ecourtney@nvidia.com>
To: "Alexandre Courbot" <acourbot@nvidia.com>, "Danilo Krummrich"
 <dakr@kernel.org>, "Alice Ryhl" <aliceryhl@google.com>, "David Airlie"
 <airlied@gmail.com>, "Simona Vetter" <simona@ffwll.ch>, "Maarten Lankhorst"
 <maarten.lankhorst@linux.intel.com>, "Maxime Ripard" <mripard@kernel.org>,
 "Thomas Zimmermann" <tzimmermann@suse.de>, "Miguel Ojeda"
 <ojeda@kernel.org>, "Boqun Feng" <boqun@kernel.org>, "Gary Guo"
 <gary@garyguo.net>, =?utf-8?q?Bj=C3=B6rn_Roy_Baron?=
 <bjorn3_gh@protonmail.com>, "Benno Lossin" <lossin@kernel.org>, "Andreas
 Hindborg" <a.hindborg@kernel.org>, "Trevor Gross" <tmgross@umich.edu>
X-Mailer: aerc 0.21.0-0-g5549850facc2
References: <20260318-b4-nova-register-v1-0-22a358aa4c63@nvidia.com>
 <20260318-b4-nova-register-v1-1-22a358aa4c63@nvidia.com>
In-Reply-To: <20260318-b4-nova-register-v1-1-22a358aa4c63@nvidia.com>
X-ClientProxiedBy: TYWPR01CA0015.jpnprd01.prod.outlook.com
 (2603:1096:400:a9::20) To BL0PR12MB2353.namprd12.prod.outlook.com
 (2603:10b6:207:4c::31)
Precedence: bulk
X-Mailing-List: linux-doc@vger.kernel.org
List-Id: <linux-doc.vger.kernel.org>
List-Subscribe: <mailto:linux-doc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-doc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: BL0PR12MB2353:EE_|DS0PR12MB9448:EE_
X-MS-Office365-Filtering-Correlation-Id: 144b4aca-7b2b-46ad-d666-08de8558c180
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|376014|7416014|366016|10070799003|1800799024|56012099003|18002099003|22082099003|921020;
X-Microsoft-Antispam-Message-Info:
	BlVIvUezcEEY5p8H47PMuKbVxechX3QHiTvgOZrfwSZOkYuxj0COd17BTd+qaRB9gBb40BZZ4kBs7jmGi1McR0O3nzNy+kCbRsJIIWCEboQQG/i9SBhsXCqCd5oqBH3zB7Fpwetvx3aquq9x+zGO/ZzcwnFoMZC+akQ3CTE0KnS3t6HpTSwKkRCy6u/fWYKMkNplbfiWQCSFssFka6k7nwlKbnXECh2GEMvXdAOBUPWWJKMYXeMwR+WY1KQnH8tSrTq4mxOmQpniZK7ILIqj2MPnfpOy9cWrTFjz5eZdVU5rpeulaBUo4wygZIqn5D7r63q6uv72CJ8Hk5Op1UaAL2B+rO7LUPNQ87UXyI9EucI0C4EZCRfNS3fHxIOLZXtncaVeN70RjFT9j0fG5f4QCnPbe7BEkgZvbcnl/5L9C9pDGo6WGkpsPhLrwBty5iPMyIXf9haHvCwQ3s9jwFqZyclsOoYHhGlWBnNvo4Y+zrR1EHoBuFZzHWO30fgUbKDYJzw+IrqMyQzL2XCATO1klCvRzoeGmni/HMgkL++Fj0t33ZT62kvcJNgDWu0j3GFcSLLOEhpkVryfa79NYzPzjpL/MSXxxTUo3wZwdjpcqgbstVH2aJoMXP8yWYFXCrRnU9oOCWA34lgIYaTGIeAafkW7eeouXIu/LQwaoDdzik2PyyyV/heYiQzlgJ+Jt/+Jz47RYkq7Of5AluGUH/m0rnc4qlQdir7U1ilkv2WlXvx+OMS+9riAn/H+mE5JhNbOLAiUaU5G0ynHxL/w8GSTrA==
X-Forefront-Antispam-Report:
	CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:BL0PR12MB2353.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(7416014)(366016)(10070799003)(1800799024)(56012099003)(18002099003)(22082099003)(921020);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 2
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?Y24wdjFFSzBFZXg0eXZ1TjlSZkdMcGxGZ05kZitPYjRwajBleWlrQ3JHSFA0?=
 =?utf-8?B?WlFSdXRxZXhHSzZZb3pkVDBDVDhDU09jZHZZdTl3bVJGejFyZ3FrNmt3OE5o?=
 =?utf-8?B?UG5iOXJxeVAyTnFtbkZjRXVvQk5DM2Y0MjBNc2Y1T1RLVE1VUU1Wa1RiQnhn?=
 =?utf-8?B?T3VrQzJpWnM2S1ZDaTZpSElyL0RGdDdXZWRjZnJWYlRZNVMvSGNEWHdTMGN5?=
 =?utf-8?B?SnZaS29OTmZjd2NXWHozbWpXSm1ydzk1dHl4RDlPVWptblRmaWNvekUvM3dv?=
 =?utf-8?B?Vzk1WGpYSDdSU3JQT0VqUVdsZHRpOThVdGFwQTZxaGo1RlgzWlprN0N5N1Y0?=
 =?utf-8?B?OWM5RjlIazAvWTVwMFpoVDJ4NWI5WjlUVjlrUEFRcUhOd1FKazJpU2FwdHJI?=
 =?utf-8?B?Tkw1NVZGd1FvWlJwd25NMUJjdDh6aGoxblRFREN3cGlXaFBHT1NDZksxQk1W?=
 =?utf-8?B?N2swd1p0aFpKNEZHalo0cy82TGQraUxlQzdyTXdyc0JJeWVDNE5wSnB0aE1s?=
 =?utf-8?B?cXQ1bXpIU0hLWHAyUXM1cE5ENkdXRDdCZ0hlK0RLdCt5WjBvU3grY3l6UE45?=
 =?utf-8?B?RzA3SmZWQThNd0NvT3dLeWJxVkhyMk1TYVVCTzJXeU9JZUFCS3o5bG5pRXpL?=
 =?utf-8?B?b2lyRUUzNVlOWnVKeEdLTVhLcTFmd2laU0RrWUhjMHZLdFVJeG44eU1LM2RE?=
 =?utf-8?B?N2hjSVlQL1c4cW13ZHVuNVIwSm1aMVVPQlp5NlJZVnAySE1abmNiUXNvVTNS?=
 =?utf-8?B?ck51djBXU0tEYkt4cXczRDl0NnVvbGJSYzdyMVlFODJBVURhcjI1dUdxUE5a?=
 =?utf-8?B?dmtUOHpGeVVUdDR6bVdvWXRnUXFPazBoMm1nMEpLNkxCWlR6V005cGovaVpt?=
 =?utf-8?B?UWdKRUFPc0JDU0t0M3BOeUlNWWxMbHczTS84QzVXd2tJVzRybHV2ajdwZmtY?=
 =?utf-8?B?b2paSEZIYXN6RzZsNGJkWVJPblhOOUVEVW1WZzNleWVqR2VsRDFVRU44SFBs?=
 =?utf-8?B?cE5TVU9Ma21WaFhZRDlKVXN4bFJMNjh6V25wTllVR0VwWkVpMm45eDNtRy9t?=
 =?utf-8?B?QnVzaEN4RUJ2M0ZMVTcvSEVUcHRUdlJGRGNFRUdqZXB1MzFFVERJc1NEOUtI?=
 =?utf-8?B?aFZmYlBna3pWTzlNMmp3OTAyazRwY05HT3ZDZnBhUTdBUmFZbEJxWnZGUHFW?=
 =?utf-8?B?bUFhNlRORzZPY0pRUklzNHdrNVZORWxWTUpFZXlnY0ExbWk2V1VZTTVVS0Nk?=
 =?utf-8?B?TkdkT1NuZmk0K3NiNEd4elhYL2VNampyRnVISTk0M0JqL1J3T1o4VUEvTU5E?=
 =?utf-8?B?dHlEZnYvaisxdUlESFBGMktKNGVDaHZFVE5kK29hQ1U4NXNQc1BLVEk5Nkdt?=
 =?utf-8?B?UjhTT05XZ3cybWNYejZkUWFyRG5jYzBpZnM4MUhjUFBTQ3duZDRIQUFYM3Ra?=
 =?utf-8?B?UzRiUkZkYXUvMGNHclpSb2lORStRRW52TGErQ3prOHdORkRPSjJPdmJVT21G?=
 =?utf-8?B?N05GL2Jva25nVW9EcEZjdDhkMXpoQkFsMFBydHd6bEw3cHNwbHFmcXZvU2Fn?=
 =?utf-8?B?Y00yNVl5S3czRDJYZzNoZGwrMWk4VHIzcmZyWjA0dUM0RnFIRmVjdVNReDQ2?=
 =?utf-8?B?VGgzblRBbnJRejN3RWMzVEdhZm9tMTFLeUxUN3R6Y1orZGVpQkJwQTRSMytz?=
 =?utf-8?B?bWV1b1ZFMWxMQStEbUp5OXAycFdURUFiZkc5NFp1b2plVHpIRmNVU2cvVnN4?=
 =?utf-8?B?a2VkNDR2UldoL3AwOU4vdDgxb0l0ZE5XWWVwQnVkNWMxR1FHbFJBWkVGajFr?=
 =?utf-8?B?WVNtRHpHY2pMVENyZk9PMllKa0Y0VTEwZ1V0VDd6a1U1YTJMRHQ4bGtBbDBN?=
 =?utf-8?B?TmNENG9IdlZieHBGZytBWloxT01Dc0dRa0ZJdVVxczhwbGhZa08wWXN0WGlI?=
 =?utf-8?B?dTZscFNOYkY2cHVJL2VLZ0NwcUlhRXpQQjBDVlJqeDFwK3NkdWhReVd1MEVT?=
 =?utf-8?B?amY2Q3RacFp0NTk3V25YaUtCbWVXUTFEWXdoTHhXT0NHWmJkaEJTR3RKcUJ6?=
 =?utf-8?B?YllRK2gxUFdYZGFqY0UxUkVVKzVoZG90RStQVkNSNlIxMjZpVXlhdjFmRGFF?=
 =?utf-8?B?NXdQRnYxeVJvT1JxaXpieTd6N3ZRMTg0ZnVvdGl5KzZScUZheE1pMCtZUUNz?=
 =?utf-8?B?V0FrMUtyMEd3Z2xtdWdrY0lpNEVhWGpXemdoZXdZRSs1U0VtWkY2RzVKZEl1?=
 =?utf-8?B?QjdqdXN4cGVmV2YzUSs5ZUx3NWVLMjBtYW4xMHpOTUw2NmN1WWhKNlFpTjA2?=
 =?utf-8?B?cmJ5bkQ4S21nWTF2OU1Ld2tpM1QyRHM4dzBtakdJS0k4NXB0bVVBZUFDZ0g2?=
 =?utf-8?Q?dH66rLPgiodJ5QWcIE5RIJy41jgD83kAgLA7IcaUs6qw5?=
X-MS-Exchange-AntiSpam-MessageData-1: SMjlFwwMb0FjrQ==
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 144b4aca-7b2b-46ad-d666-08de8558c180
X-MS-Exchange-CrossTenant-AuthSource: BL0PR12MB2353.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Mar 2026 01:42:18.4818
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 9/Y8ZpDhtHwlmNHqt/XqAxatvIP/2uQwJcNksCHljYRTsPh56G/hO2hBsvXWYe5P/Ry99TvWS+I2zQgBnGg2WQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB9448
X-Spamd-Result: default: False [-0.16 / 15.00];
	ARC_REJECT(1.00)[cv is fail on i=2];
	DMARC_POLICY_ALLOW(-0.50)[nvidia.com,reject];
	R_DKIM_ALLOW(-0.20)[Nvidia.com:s=selector2];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	RCPT_COUNT_TWELVE(0.00)[26];
	TAGGED_FROM(0.00)[bounces-80110-lists,linux-doc=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	FREEMAIL_TO(0.00)[nvidia.com,kernel.org,google.com,gmail.com,ffwll.ch,linux.intel.com,suse.de,garyguo.net,protonmail.com,umich.edu];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[ecourtney@nvidia.com,linux-doc@vger.kernel.org];
	DKIM_TRACE(0.00)[Nvidia.com:+];
	NEURAL_HAM(-0.00)[-0.998];
	TAGGED_RCPT(0.00)[linux-doc];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	DBL_BLOCKED_OPENRESOLVER(0.00)[Nvidia.com:dkim,sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,nvidia.com:email,nvidia.com:mid]
X-Rspamd-Queue-Id: A1ABE2C498A
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Wed Mar 18, 2026 at 5:05 PM JST, Alexandre Courbot wrote:
> Convert all PMC registers to use the kernel's register macro and update
> the code accordingly.
>
> nova-core's registers have some constant properties (like a 32-bit size
> and a crate visibility), so introduce the `nv_reg` macro to shorten
> their declaration.
>
> Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
> ---
>  drivers/gpu/nova-core/falcon.rs |  7 ++--
>  drivers/gpu/nova-core/gpu.rs    | 37 ++++++++++-----------
>  drivers/gpu/nova-core/regs.rs   | 73 +++++++++++++++++++++++++++++++----=
------
>  3 files changed, 78 insertions(+), 39 deletions(-)
>
> diff --git a/drivers/gpu/nova-core/falcon.rs b/drivers/gpu/nova-core/falc=
on.rs
> index 7097a206ec3c..4721865f59d9 100644
> --- a/drivers/gpu/nova-core/falcon.rs
> +++ b/drivers/gpu/nova-core/falcon.rs
> @@ -13,7 +13,10 @@
>          DmaAddress,
>          DmaMask, //
>      },
> -    io::poll::read_poll_timeout,
> +    io::{
> +        poll::read_poll_timeout, //
> +        Io,
> +    },

nit: // should be on the last import?

>      prelude::*,
>      sync::aref::ARef,
>      time::Delta,
> @@ -532,7 +535,7 @@ pub(crate) fn reset(&self, bar: &Bar0) -> Result {
>          self.hal.reset_wait_mem_scrubbing(bar)?;
> =20
>          regs::NV_PFALCON_FALCON_RM::default()
> -            .set_value(regs::NV_PMC_BOOT_0::read(bar).into())
> +            .set_value(bar.read(regs::NV_PMC_BOOT_0).into())
>              .write(bar, &E::ID);
> =20
>          Ok(())
> diff --git a/drivers/gpu/nova-core/gpu.rs b/drivers/gpu/nova-core/gpu.rs
> index 8579d632e717..d81abc7de3d7 100644
> --- a/drivers/gpu/nova-core/gpu.rs
> +++ b/drivers/gpu/nova-core/gpu.rs
> @@ -4,6 +4,8 @@
>      device,
>      devres::Devres,
>      fmt,
> +    io::Io,
> +    num::Bounded,
>      pci,
>      prelude::*,
>      sync::Arc, //
> @@ -129,24 +131,18 @@ fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::R=
esult {
>  }
> =20
>  /// Enum representation of the GPU generation.
> -///
> -/// TODO: remove the `Default` trait implementation, and the `#[default]=
`
> -/// attribute, once the register!() macro (which creates Architecture it=
ems) no
> -/// longer requires it for read-only fields.
> -#[derive(fmt::Debug, Default, Copy, Clone)]
> -#[repr(u8)]
> +#[derive(fmt::Debug, Copy, Clone)]
>  pub(crate) enum Architecture {
> -    #[default]
>      Turing =3D 0x16,
>      Ampere =3D 0x17,
>      Ada =3D 0x19,
>  }
> =20
> -impl TryFrom<u8> for Architecture {
> +impl TryFrom<Bounded<u32, 6>> for Architecture {
>      type Error =3D Error;
> =20
> -    fn try_from(value: u8) -> Result<Self> {
> -        match value {
> +    fn try_from(value: Bounded<u32, 6>) -> Result<Self> {
> +        match u8::from(value) {
>              0x16 =3D> Ok(Self::Turing),
>              0x17 =3D> Ok(Self::Ampere),
>              0x19 =3D> Ok(Self::Ada),
> @@ -155,23 +151,26 @@ fn try_from(value: u8) -> Result<Self> {
>      }
>  }
> =20
> -impl From<Architecture> for u8 {
> +impl From<Architecture> for Bounded<u32, 6> {
>      fn from(value: Architecture) -> Self {
> -        // CAST: `Architecture` is `repr(u8)`, so this cast is always lo=
ssless.
> -        value as u8
> +        match value {
> +            Architecture::Turing =3D> Bounded::<u32, 6>::new::<0x16>(),
> +            Architecture::Ampere =3D> Bounded::<u32, 6>::new::<0x17>(),
> +            Architecture::Ada =3D> Bounded::<u32, 6>::new::<0x19>(),
> +        }
>      }
>  }
> =20
>  pub(crate) struct Revision {
> -    major: u8,
> -    minor: u8,
> +    major: Bounded<u8, 4>,
> +    minor: Bounded<u8, 4>,
>  }
> =20
>  impl From<regs::NV_PMC_BOOT_42> for Revision {
>      fn from(boot0: regs::NV_PMC_BOOT_42) -> Self {
>          Self {
> -            major: boot0.major_revision(),
> -            minor: boot0.minor_revision(),
> +            major: boot0.major_revision().cast(),
> +            minor: boot0.minor_revision().cast(),
>          }
>      }
>  }
> @@ -208,13 +207,13 @@ fn new(dev: &device::Device, bar: &Bar0) -> Result<=
Spec> {
>          //     from an earlier (pre-Fermi) era, and then using boot42 to=
 precisely identify the GPU.
>          //     Somewhere in the Rubin timeframe, boot0 will no longer ha=
ve space to add new GPU IDs.
> =20
> -        let boot0 =3D regs::NV_PMC_BOOT_0::read(bar);
> +        let boot0 =3D bar.read(regs::NV_PMC_BOOT_0);
> =20
>          if boot0.is_older_than_fermi() {
>              return Err(ENODEV);
>          }
> =20
> -        let boot42 =3D regs::NV_PMC_BOOT_42::read(bar);
> +        let boot42 =3D bar.read(regs::NV_PMC_BOOT_42);
>          Spec::try_from(boot42).inspect_err(|_| {
>              dev_err!(dev, "Unsupported chipset: {}\n", boot42);
>          })
> diff --git a/drivers/gpu/nova-core/regs.rs b/drivers/gpu/nova-core/regs.r=
s
> index 53f412f0ca32..62c2065e63ef 100644
> --- a/drivers/gpu/nova-core/regs.rs
> +++ b/drivers/gpu/nova-core/regs.rs
> @@ -35,20 +35,64 @@
>      num::FromSafeCast,
>  };
> =20
> +// All nova-core registers are 32-bit and `pub(crate)`. Wrap the `regist=
er!` macro to avoid
> +// repeating this information for every register.
> +macro_rules! nv_reg {
> +    (
> +        $(
> +            $(#[$attr:meta])* $name:ident $([ $size:expr $(, stride =3D =
$stride:expr)? ])?
> +                $(@ $offset:literal)?
> +                $(@ $base:ident + $base_offset:literal)?
> +                $(=3D> $alias:ident $(+ $alias_offset:ident)? $([$alias_=
idx:expr])? )?
> +            $(, $comment:literal)? { $($fields:tt)* }
> +        )*
> +    )=3D> {
> +        $(
> +        ::kernel::io::register!(
> +            @reg $(#[$attr])* pub(crate) $name(u32) $([$size $(, stride =
=3D $stride)?])?
> +                $(@ $offset)?
> +                $(@ $base + $base_offset)?
> +                $(=3D> $alias $(+ $alias_offset)? $([$alias_idx])? )?
> +            $(, $comment)? { $($fields)* }
> +        );
> +        )*
> +    };
> +}
> +

Is it really worth introducing this macro to save pub(crate) and (u32)?
Are we definitely going to always be using pub(crate) and u32?

