// Seed: 1439233483
module module_0 (
    input  wand  id_0,
    output uwire id_1
);
  tri1 id_3;
  id_4(
      .id_0(((id_3))), .id_1((id_0)), .id_2()
  );
  always @(negedge 1) begin
    assert (1'b0);
  end
  always #1 begin
    if (id_3 && !id_0) disable id_5;
  end
  initial
  fork : id_6
  join_any : id_7
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    output uwire id_5
);
  always @(1'b0) begin
    id_1 <= id_0;
  end
  module_0(
      id_2, id_5
  );
endmodule
