{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1687919240201 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu_prj EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"cpu_prj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687919240232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687919240273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687919240273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687919240273 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687919240351 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687919240520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687919240520 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1687919240520 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687919240520 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 12169 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687919240530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 12171 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687919240530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 12173 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687919240530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 12175 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687919240530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 12177 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1687919240530 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687919240530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687919240531 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1687919241345 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu_prj.sdc " "Synopsys Design Constraints File file not found: 'cpu_prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687919241345 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687919241345 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~2  from: datab  to: combout " "Cell: u_RISCV\|INST_EX_UNIT\|u_cu\|Selector11~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1687919241401 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687919241401 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687919241416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687919241416 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687919241430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[0\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[1\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[1\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5701 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[2\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[2\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5700 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5699 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[4\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[4\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5698 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[5\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[5\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5697 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5696 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5693 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[12\] " "Destination node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[12\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5695 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|if_id:u_if_id\|ins_o\[2\] " "Destination node RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|if_id:u_if_id\|ins_o\[2\]" {  } { { "../rtl/core/if_id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/if_id.v" 45 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 5968 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1687919241661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1687919241661 ""}  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 27 0 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 12163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687919241661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|Selector56~5  " "Automatically promoted node RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|Selector56~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id|Selector56~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 10079 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687919241661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|Selector15~0  " "Automatically promoted node RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|Selector15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 8459 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687919241661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[0\]~42 " "Destination node ram:u_ram\|data_o\[0\]~42" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[0]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 6520 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[1\]~85 " "Destination node ram:u_ram\|data_o\[1\]~85" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[1]~85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[2\]~128 " "Destination node ram:u_ram\|data_o\[2\]~128" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[2]~128 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7174 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[3\]~171 " "Destination node ram:u_ram\|data_o\[3\]~171" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[3]~171 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[8\]~214 " "Destination node ram:u_ram\|data_o\[8\]~214" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[8]~214 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[16\]~257 " "Destination node ram:u_ram\|data_o\[16\]~257" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[16]~257 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[24\]~300 " "Destination node ram:u_ram\|data_o\[24\]~300" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[24]~300 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7372 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[23\]~343 " "Destination node ram:u_ram\|data_o\[23\]~343" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[23]~343 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7510 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[15\]~386 " "Destination node ram:u_ram\|data_o\[15\]~386" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[15]~386 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:u_ram\|data_o\[7\]~429 " "Destination node ram:u_ram\|data_o\[7\]~429" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 34 -1 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram:u_ram|data_o[7]~429 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 7596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1687919241661 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1687919241661 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1687919241661 ""}  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 0 0 } } { "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 0 { 0 ""} 0 12162 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687919241661 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687919242292 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687919242308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687919242308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687919242308 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687919242323 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687919242340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687919242340 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687919242340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687919242565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1687919242585 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687919242585 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687919242650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687919243380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687919245112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687919245143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687919258107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687919258107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687919258898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "44 " "Router estimated average interconnect usage is 44% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "53 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687919263830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687919263830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687919288212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1687919288212 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.47 " "Total time spent on timing analysis during the Fitter is 9.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687919288362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687919288402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687919288902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687919288949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687919289636 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687919290630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/output_files/cpu_prj.fit.smsg " "Generated suppressed messages file D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/output_files/cpu_prj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687919291420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5988 " "Peak virtual memory: 5988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687919292619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 10:28:12 2023 " "Processing ended: Wed Jun 28 10:28:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687919292619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687919292619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687919292619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687919292619 ""}
