\hypertarget{arch_2x86_2tlb_8hh}{
\section{arch/x86/tlb.hh}
\label{arch_2x86_2tlb_8hh}\index{arch/x86/tlb.hh@{arch/x86/tlb.hh}}
}
{\ttfamily \#include $<$list$>$}\par
{\ttfamily \#include $<$string$>$}\par
{\ttfamily \#include $<$vector$>$}\par
{\ttfamily \#include \char`\"{}arch/x86/regs/segment.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/x86/pagetable.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/trie.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/mem\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/request.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/X86TLB.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/fault\_\-fwd.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/tlb.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classX86ISA_1_1TLB}{TLB}
\end{DoxyCompactItemize}
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceX86ISA}{X86ISA}
\end{DoxyCompactItemize}
