<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://ttchisholm.github.io/ethernet/2023/05/01/designing-10g-eth-1.html">Original</a>
    <h1>Designing a Low Latency 10G Ethernet Core (2023)</h1>
    
    <div id="readability-page-1" class="page"><div aria-label="Content">
      <div>
        <article itemscope="" itemtype="http://schema.org/BlogPosting">

  

  <div itemprop="articleBody">
    <p><a href="https://github.com/ttchisholm/10g-low-latency-ethernet"><img src="https://img.shields.io/badge/github-%23121011.svg?style=for-the-badge&amp;logo=github&amp;logoColor=white" alt="GitHub"/></a> View the code on GitHub</p>

<p><em>Links to the other parts in this series:</em></p>
<ol>
  <li><a href="https://ttchisholm.github.io/ethernet/2023/05/01/designing-10g-eth-1.html">Introduction</a> <em>(this post)</em></li>
  <li><a href="https://ttchisholm.github.io/ethernet/2023/05/02/designing-10g-eth-2.html">Design Overview and Verification</a></li>
  <li><a href="https://ttchisholm.github.io/ethernet/2023/05/06/designing-10g-eth-3.html">Low Latency Techniques</a></li>
  <li><a href="https://ttchisholm.github.io/ethernet/2023/05/07/designing-10g-eth-4.html">Performance Measurement and Comparison</a></li>
  <li><a href="https://ttchisholm.github.io/ethernet/2023/05/07/designing-10g-eth-5.html">Potential Improvements</a></li>
</ol>

<h2 id="introduction">Introduction</h2>

<p>This is the first in a series of blog posts describing my experience developing a low latency 10G Ethernet core for FPGA. I decided to do this as a personal project to develop expertise in low latency FPGA design and high-speed Ethernet, as well as to experiment with tools and techniques that I could use full-time. As a small spoiler, the design has less than <strong>60ns loopback latency</strong>, which is comparable to commercial offerings.</p>

<p>These posts will focus on the things that are likely different to a ‘standard’ design, as I believe this will be more interesting to the reader. Specifically:</p>
<ul>
  <li>The use of <a href="https://www.cocotb.org/">cocotb</a> and <a href="https://github.com/pyuvm/pyuvm">pyuvm</a> for verification</li>
  <li>The techniques implemented to reduce packet processing latency</li>
  <li>Analysis of commercially available low latency and ‘ultra’-low latency cores</li>
  <li>Latency measurement results and comparison</li>
  <li>Other techniques not implemented</li>
</ul>

<p>If the reader is unfamiliar with Layer 1/2 Ethernet, I would recommend the following resources:</p>
<ul>
  <li><a href="https://old.fmad.io/blog-10g-ethernet-layer1-overview.html">10G Ethernet Layer 1 Overview</a></li>
  <li><a href="https://www.youtube.com/watch?v=4YRsq8iM4n0">YouTube - The Big MAC Mystery</a></li>
  <li><a href="https://standards.ieee.org/ieee/802.3/10422/">IEEE Standard for Ethernet</a> - Full Ethernet (802.3) spec</li>
  <li><a href="https://www.ieee802.org/3/10GEPON_study/public/july06/thaler_1_0706.pdf">64B/66B overview</a> - Overview of 10G PCS from the spec above</li>
</ul>

<p>Next Post - <a href="https://ttchisholm.github.io/ethernet/2023/05/02/designing-10g-eth-2.html">Design Overview and Verification</a></p>


  </div>
</article>

      </div>
    </div></div>
  </body>
</html>
