--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top_Design.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
iBoton      |    0.114(R)|    1.091(R)|iClk_BUFGP        |   0.000|
iBotonCount1|    0.791(R)|    0.547(R)|iClk_BUFGP        |   0.000|
iBotonCount2|    0.127(R)|    1.078(R)|iClk_BUFGP        |   0.000|
iReset      |    1.911(R)|    0.846(R)|iClk_BUFGP        |   0.000|
ivDatos<0>  |    5.546(R)|    0.689(R)|iClk_BUFGP        |   0.000|
ivDatos<1>  |    4.576(R)|    0.930(R)|iClk_BUFGP        |   0.000|
ivDatos<2>  |    4.952(R)|    0.820(R)|iClk_BUFGP        |   0.000|
ivDatos<3>  |    5.117(R)|    0.614(R)|iClk_BUFGP        |   0.000|
ivDatos<4>  |    5.148(R)|    0.914(R)|iClk_BUFGP        |   0.000|
ivDatos<5>  |    3.917(R)|    0.533(R)|iClk_BUFGP        |   0.000|
ivDatos<6>  |    4.330(R)|    1.200(R)|iClk_BUFGP        |   0.000|
ivDatos<7>  |    4.231(R)|    1.084(R)|iClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock iClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blue<0>     |    7.741(R)|iClk_BUFGP        |   0.000|
blue<1>     |    8.205(R)|iClk_BUFGP        |   0.000|
green<0>    |    8.342(R)|iClk_BUFGP        |   0.000|
green<1>    |    7.999(R)|iClk_BUFGP        |   0.000|
green<2>    |    7.980(R)|iClk_BUFGP        |   0.000|
hsync       |    7.567(R)|iClk_BUFGP        |   0.000|
ovAnode<0>  |    8.005(R)|iClk_BUFGP        |   0.000|
ovAnode<1>  |    7.182(R)|iClk_BUFGP        |   0.000|
ovAnode<2>  |    8.292(R)|iClk_BUFGP        |   0.000|
ovAnode<3>  |    7.121(R)|iClk_BUFGP        |   0.000|
ovDisplay<0>|    7.619(R)|iClk_BUFGP        |   0.000|
ovDisplay<1>|    7.543(R)|iClk_BUFGP        |   0.000|
ovDisplay<2>|    7.727(R)|iClk_BUFGP        |   0.000|
ovDisplay<3>|    7.774(R)|iClk_BUFGP        |   0.000|
ovDisplay<4>|    7.817(R)|iClk_BUFGP        |   0.000|
ovDisplay<5>|    7.680(R)|iClk_BUFGP        |   0.000|
ovDisplay<6>|    7.619(R)|iClk_BUFGP        |   0.000|
ovLED<0>    |    7.705(R)|iClk_BUFGP        |   0.000|
ovLED<1>    |    7.975(R)|iClk_BUFGP        |   0.000|
ovLED<2>    |    7.862(R)|iClk_BUFGP        |   0.000|
red<0>      |    8.605(R)|iClk_BUFGP        |   0.000|
red<1>      |    8.188(R)|iClk_BUFGP        |   0.000|
red<2>      |    8.490(R)|iClk_BUFGP        |   0.000|
vsync       |    7.922(R)|iClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock iClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iClk           |   12.196|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 07 13:04:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



