{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530794096215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530794096216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 09:34:56 2018 " "Processing started: Thu Jul  5 09:34:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530794096216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530794096216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema_dois -c problema_dois_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema_dois -c problema_dois_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530794096216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1530794096562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write " "Found entity 1: lcd_write" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794110830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794110830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_crc_stats_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_crc_stats_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_crc_stats_dec " "Found entity 1: lcd_crc_stats_dec" {  } { { "sources/lcd_crc_stats_dec.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_crc_stats_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794110831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794110831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "sources/lcd.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794110832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794110832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_clk_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_clk_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_clk_decoder " "Found entity 1: lcd_clk_decoder" {  } { { "sources/lcd_clk_decoder.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_clk_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794110833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794110833 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(126) " "Verilog HDL information at lcd_controller.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530794110834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE lcd_controller.v(14) " "Verilog HDL Declaration information at lcd_controller.v(14): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530794110834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794110835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794110835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_decoder " "Found entity 1: lcd_decoder" {  } { { "sources/lcd_decoder.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794110836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794110836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/problema_dois_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/problema_dois_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 problema_dois_top " "Found entity 1: problema_dois_top" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794110837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794110837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema_dois_top " "Elaborating entity \"problema_dois_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530794110904 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "serial_out problema_dois_top.v(6) " "Output port \"serial_out\" at problema_dois_top.v(6) has no driver" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530794110906 "|problema_dois_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cts problema_dois_top.v(7) " "Output port \"cts\" at problema_dois_top.v(7) has no driver" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530794110906 "|problema_dois_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "sources/problema_dois_top.v" "lcd" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530794110912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_clk_decoder lcd:lcd\|lcd_clk_decoder:clkd " "Elaborating entity \"lcd_clk_decoder\" for hierarchy \"lcd:lcd\|lcd_clk_decoder:clkd\"" {  } { { "sources/lcd.v" "clkd" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530794110919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_decoder lcd:lcd\|lcd_decoder:dec " "Elaborating entity \"lcd_decoder\" for hierarchy \"lcd:lcd\|lcd_decoder:dec\"" {  } { { "sources/lcd.v" "dec" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530794110923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_crc_stats_dec lcd:lcd\|lcd_crc_stats_dec:statsdec " "Elaborating entity \"lcd_crc_stats_dec\" for hierarchy \"lcd:lcd\|lcd_crc_stats_dec:statsdec\"" {  } { { "sources/lcd.v" "statsdec" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530794110944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd:lcd\|lcd_controller:ctrl " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd:lcd\|lcd_controller:ctrl\"" {  } { { "sources/lcd.v" "ctrl" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530794110947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num_of_lines lcd_controller.v(54) " "Verilog HDL or VHDL warning at lcd_controller.v(54): object \"num_of_lines\" assigned a value but never read" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530794110949 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cursor_direction lcd_controller.v(54) " "Verilog HDL or VHDL warning at lcd_controller.v(54): object \"cursor_direction\" assigned a value but never read" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530794110949 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lcd_clk lcd_controller.v(56) " "Verilog HDL warning at lcd_controller.v(56): object lcd_clk used but never assigned" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1530794110949 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_20ms lcd_controller.v(59) " "Verilog HDL or VHDL warning at lcd_controller.v(59): object \"flag_20ms\" assigned a value but never read" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530794110949 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_idle lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530794110953 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_rs lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_rs\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530794110953 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_db lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_db\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530794110953 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530794110954 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_rw lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_rw\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530794110954 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_clk 0 lcd_controller.v(56) " "Net \"lcd_clk\" at lcd_controller.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530794110955 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rw lcd_controller.v(126) " "Inferred latch for \"reg_rw\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110956 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.ENTRY_MODE lcd_controller.v(126) " "Inferred latch for \"next.ENTRY_MODE\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110956 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.DISPLAY_CLEAR lcd_controller.v(126) " "Inferred latch for \"next.DISPLAY_CLEAR\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110956 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.IDLE lcd_controller.v(126) " "Inferred latch for \"next.IDLE\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110956 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.DISPLAY_ON lcd_controller.v(126) " "Inferred latch for \"next.DISPLAY_ON\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110956 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.CONTRAST lcd_controller.v(126) " "Inferred latch for \"next.CONTRAST\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.FOLLOWER_CONTROL lcd_controller.v(126) " "Inferred latch for \"next.FOLLOWER_CONTROL\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.POWER_CONTROL lcd_controller.v(126) " "Inferred latch for \"next.POWER_CONTROL\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.OSC_FREQ lcd_controller.v(126) " "Inferred latch for \"next.OSC_FREQ\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.FUNCTION_SET lcd_controller.v(126) " "Inferred latch for \"next.FUNCTION_SET\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.CONFIG_2 lcd_controller.v(126) " "Inferred latch for \"next.CONFIG_2\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.CONFIG lcd_controller.v(126) " "Inferred latch for \"next.CONFIG\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.0000 lcd_controller.v(126) " "Inferred latch for \"next.0000\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[0\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[0\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110957 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[1\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[1\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110958 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[2\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[2\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110958 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[3\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[3\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110958 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[4\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[4\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110958 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[5\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[5\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110958 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[6\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[6\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110958 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[7\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[7\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110958 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rs lcd_controller.v(126) " "Inferred latch for \"reg_rs\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110959 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_idle lcd_controller.v(126) " "Inferred latch for \"reg_idle\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110959 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_write lcd:lcd\|lcd_write:lcdw " "Elaborating entity \"lcd_write\" for hierarchy \"lcd:lcd\|lcd_write:lcdw\"" {  } { { "sources/lcd.v" "lcdw" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530794110969 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out lcd_write.v(13) " "Verilog HDL or VHDL warning at lcd_write.v(13): object \"data_out\" assigned a value but never read" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530794110970 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_en lcd_write.v(16) " "Verilog HDL or VHDL warning at lcd_write.v(16): object \"reg_en\" assigned a value but never read" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530794110970 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bytes_sent lcd_write.v(28) " "Verilog HDL Always Construct warning at lcd_write.v(28): inferring latch(es) for variable \"bytes_sent\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530794110971 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data_out lcd_write.v(5) " "Output port \"lcd_data_out\" at lcd_write.v(5) has no driver" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530794110971 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data_en lcd_write.v(7) " "Output port \"lcd_data_en\" at lcd_write.v(7) has no driver" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530794110971 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[0\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[0\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110972 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[1\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[1\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110972 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[2\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[2\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110972 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[3\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[3\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530794110972 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c124 " "Found entity 1: altsyncram_c124" {  } { { "db/altsyncram_c124.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/altsyncram_c124.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/mux_qsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_fgi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_gbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794112921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794112921 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530794113104 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1530794113156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.05.09:35:20 Progress: Loading sld520c60e5/alt_sld_fab_wrapper_hw.tcl " "2018.07.05.09:35:20 Progress: Loading sld520c60e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794120148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794122456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794122674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794123323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794123340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794123361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794123419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794123425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530794123426 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1530794125469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld520c60e5/alt_sld_fab.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794125659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794125659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794125687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794125687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794125688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794125688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794125697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794125697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794125730 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794125730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794125730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530794125744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530794125744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[2\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[2\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530794126476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[1\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[1\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530794126476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[0\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[0\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530794126476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[3\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[3\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530794126476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530794126677 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out GND " "Pin \"serial_out\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|serial_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "cts GND " "Pin \"cts\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|cts"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[4\] GND " "Pin \"lcd_data\[4\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[5\] GND " "Pin \"lcd_data\[5\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw VCC " "Pin \"lcd_rw\" is stuck at VCC" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_backlight VCC " "Pin \"lcd_backlight\" is stuck at VCC" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530794126784 "|problema_dois_top|lcd_backlight"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530794126784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530794126882 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530794127300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/output_files/problema_dois_top.map.smsg " "Generated suppressed messages file /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/output_files/problema_dois_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530794127361 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1530794127729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530794127812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530794127812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in " "No output dependent on input pin \"serial_in\"" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530794128028 "|problema_dois_top|serial_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530794128028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1103 " "Implemented 1103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530794128029 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530794128029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1017 " "Implemented 1017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530794128029 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530794128029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530794128029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1082 " "Peak virtual memory: 1082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530794128074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 09:35:28 2018 " "Processing ended: Thu Jul  5 09:35:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530794128074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530794128074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530794128074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530794128074 ""}
