Warning (10268): Verilog HDL information at DigitoAceso.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/DigitoAceso.v Line: 10
Info (10281): Verilog HDL Declaration information at teste1.v(3): object "CLK" differs only in case from object "clk" in the same scope File: C:/Users/gcmor/Desktop/UEFS/MI Circuitos Digitais/PBL4CD/PBL4CD/teste1.v Line: 3
