Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  4 16:52:41 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: nolabel_line108/a2/audio_out_inst/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line108/a2/clk1052hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line108/a2/clk1320hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line108/a2/clk1405hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line108/a2/clk50Mhz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line108/a2/clk787hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line108/a2/clk937hz/clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line108/a2/clock_1s/CLOCK_1HZ_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line108/a3/c4/SLOW_CLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/hundreds_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/hundreds_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/hundreds_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/thousands_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/thousands_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/digs/thousands_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line108/hz10/clk_out_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/seg7/digit_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line108/seg7/digit_select_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line118/nolabel_line39/SLOW_CLOCK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line79/left_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/xpos_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line79/ypos_reg[9]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: nolabel_line91/ccd_inst_2/clk_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line91/ccd_inst_27/clk_s_reg/Q (HIGH)

 There are 1083 register/latch pins with no clock driven by root clock pin: nolabel_line91/clock_mouse/clk_fdiv_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: nolabel_line91/unit_6p25m/clk_output_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line98/nolabel_line102/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line98/nolabel_line25/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line98/nolabel_line27/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line98/nolabel_line83/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line98/nolabel_line95/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3729 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.143        0.000                      0                 2373        0.051        0.000                      0                 2373        4.500        0.000                       0                  1259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.143        0.000                      0                 2323        0.051        0.000                      0                 2323        4.500        0.000                       0                  1259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.986        0.000                      0                   50        0.792        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 6.520ns (70.482%)  route 2.731ns (29.518%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[11]
                         net (fo=1, routed)           0.682    13.627    nolabel_line91/nn_inst/ct_inst/addr0_n_94
    SLICE_X49Y13         LUT4 (Prop_lut4_I0_O)        0.124    13.751 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_2/O
                         net (fo=1, routed)           0.588    14.339    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 6.520ns (70.559%)  route 2.720ns (29.441%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[4]
                         net (fo=1, routed)           0.658    13.603    nolabel_line91/nn_inst/ct_inst/addr0_n_101
    SLICE_X51Y11         LUT4 (Prop_lut4_I0_O)        0.124    13.727 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_9/O
                         net (fo=1, routed)           0.602    14.329    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 6.520ns (70.578%)  route 2.718ns (29.422%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[3]
                         net (fo=1, routed)           0.668    13.613    nolabel_line91/nn_inst/ct_inst/addr0_n_102
    SLICE_X49Y10         LUT4 (Prop_lut4_I0_O)        0.124    13.737 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_10/O
                         net (fo=1, routed)           0.590    14.326    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 6.520ns (70.633%)  route 2.711ns (29.367%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[5]
                         net (fo=1, routed)           0.648    13.593    nolabel_line91/nn_inst/ct_inst/addr0_n_100
    SLICE_X51Y10         LUT4 (Prop_lut4_I0_O)        0.124    13.717 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_8/O
                         net (fo=1, routed)           0.602    14.319    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 6.520ns (70.640%)  route 2.710ns (29.360%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[0]
                         net (fo=1, routed)           0.801    13.746    nolabel_line91/nn_inst/ct_inst/addr0_n_105
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.124    13.870 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_13/O
                         net (fo=1, routed)           0.448    14.318    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 6.520ns (70.673%)  route 2.706ns (29.327%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[6]
                         net (fo=1, routed)           0.646    13.590    nolabel_line91/nn_inst/ct_inst/addr0_n_99
    SLICE_X50Y11         LUT4 (Prop_lut4_I0_O)        0.124    13.714 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_7/O
                         net (fo=1, routed)           0.599    14.314    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 6.520ns (70.804%)  route 2.689ns (29.196%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[8]
                         net (fo=1, routed)           0.795    13.739    nolabel_line91/nn_inst/ct_inst/addr0_n_97
    SLICE_X48Y11         LUT4 (Prop_lut4_I0_O)        0.124    13.863 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=1, routed)           0.434    14.297    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 6.520ns (70.860%)  route 2.681ns (29.140%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[7]
                         net (fo=1, routed)           0.764    13.709    nolabel_line91/nn_inst/ct_inst/addr0_n_98
    SLICE_X51Y12         LUT4 (Prop_lut4_I0_O)        0.124    13.833 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=1, routed)           0.456    14.289    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 6.520ns (71.390%)  route 2.613ns (28.610%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[2]
                         net (fo=1, routed)           0.513    13.458    nolabel_line91/nn_inst/ct_inst/addr0_n_103
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124    13.582 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_11/O
                         net (fo=1, routed)           0.640    14.221    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 6.520ns (71.582%)  route 2.588ns (28.418%))
  Logic Levels:           5  (DSP48E1=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.567     5.088    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.419     5.507 f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/Q
                         net (fo=10, routed)          0.468     5.975    nolabel_line91/nn_inst/ct_inst/A[4]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.299     6.274 f  nolabel_line91/nn_inst/ct_inst/addr1_i_9/O
                         net (fo=2, routed)           0.275     6.549    nolabel_line91/nn_inst/ct_inst/addr1_i_9_n_0
    SLICE_X53Y12         LUT5 (Prop_lut5_I2_O)        0.124     6.673 r  nolabel_line91/nn_inst/ct_inst/addr1_i_1/O
                         net (fo=5, routed)           0.716     7.389    nolabel_line91/nn_inst/ct_inst/A__0[11]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    11.425 r  nolabel_line91/nn_inst/ct_inst/addr1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.427    nolabel_line91/nn_inst/ct_inst/addr1_n_106
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.945 r  nolabel_line91/nn_inst/ct_inst/addr0/P[9]
                         net (fo=1, routed)           0.693    13.638    nolabel_line91/nn_inst/ct_inst/addr0_n_96
    SLICE_X48Y13         LUT4 (Prop_lut4_I0_O)        0.124    13.762 r  nolabel_line91/nn_inst/ct_inst/blk_mem_gen_0_inst_i_4/O
                         net (fo=1, routed)           0.435    14.197    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.483    14.824    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.482    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.768%)  route 0.187ns (45.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.562     1.445    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  nolabel_line79/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.187     1.761    nolabel_line79/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X28Y49         LUT4 (Prop_lut4_I1_O)        0.099     1.860 r  nolabel_line79/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.860    nolabel_line79/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.834     1.961    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     1.809    nolabel_line79/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line79/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.226ns (54.054%)  route 0.192ns (45.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.564     1.447    nolabel_line79/clock_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  nolabel_line79/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  nolabel_line79/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.192     1.767    nolabel_line79/FSM_onehot_state_reg_n_0_[6]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.098     1.865 r  nolabel_line79/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.865    nolabel_line79/tx_data[3]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  nolabel_line79/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line79/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  nolabel_line79/tx_data_reg[3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.807    nolabel_line79/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.699%)  route 0.271ns (59.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.567     1.450    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[4]/Q
                         net (fo=5, routed)           0.271     1.862    nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg__0[4]
    SLICE_X10Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.907 r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count[6]_i_3/O
                         net (fo=1, routed)           0.000     1.907    nolabel_line79/Inst_Ps2Interface/plusOp__1[6]
    SLICE_X10Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.834     1.962    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120     1.838    nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.638%)  route 0.231ns (64.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.562     1.445    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  nolabel_line79/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.231     1.804    nolabel_line79/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X31Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.833     1.960    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.019     1.735    nolabel_line79/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/ps2_data_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.855%)  route 0.268ns (56.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.567     1.450    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X14Y49         FDCE                                         r  nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg[14]/Q
                         net (fo=4, routed)           0.268     1.882    nolabel_line79/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[14]
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  nolabel_line79/Inst_Ps2Interface/ps2_data_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.927    nolabel_line79/Inst_Ps2Interface/ps2_data_h_inv_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/ps2_data_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.834     1.962    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.121     1.839    nolabel_line79/Inst_Ps2Interface/ps2_data_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line79/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/x_inc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.350%)  route 0.252ns (54.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.562     1.445    nolabel_line79/clock_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  nolabel_line79/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  nolabel_line79/FSM_onehot_state_reg[30]/Q
                         net (fo=14, routed)          0.252     1.861    nolabel_line79/Inst_Ps2Interface/out[30]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.906 r  nolabel_line79/Inst_Ps2Interface/x_inc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    nolabel_line79/Inst_Ps2Interface_n_66
    SLICE_X36Y46         FDCE                                         r  nolabel_line79/x_inc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line79/clock_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  nolabel_line79/x_inc_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.107     1.817    nolabel_line79/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nolabel_line79/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (49.989%)  route 0.226ns (50.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.564     1.447    nolabel_line79/clock_IBUF_BUFG
    SLICE_X33Y49         FDCE                                         r  nolabel_line79/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  nolabel_line79/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.226     1.801    nolabel_line79/FSM_onehot_state_reg_n_0_[6]
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.098     1.899 r  nolabel_line79/tx_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.899    nolabel_line79/tx_data[7]_i_2_n_0
    SLICE_X29Y50         FDRE                                         r  nolabel_line79/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line79/clock_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  nolabel_line79/tx_data_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.807    nolabel_line79/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.149%)  route 0.266ns (58.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.567     1.450    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg[4]/Q
                         net (fo=5, routed)           0.266     1.857    nolabel_line79/Inst_Ps2Interface/delay_63clk_count_reg__0[4]
    SLICE_X11Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.902 r  nolabel_line79/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000     1.902    nolabel_line79/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.834     1.962    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.809    nolabel_line79/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line79/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/left_down_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.387%)  route 0.263ns (58.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.564     1.447    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line79/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.263     1.852    nolabel_line79/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.897 r  nolabel_line79/Inst_Ps2Interface/left_down_i_1/O
                         net (fo=1, routed)           0.000     1.897    nolabel_line79/left_down_6
    SLICE_X37Y48         FDCE                                         r  nolabel_line79/left_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.833     1.960    nolabel_line79/clock_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  nolabel_line79/left_down_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.091     1.802    nolabel_line79/left_down_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line79/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.227ns (49.221%)  route 0.234ns (50.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.562     1.445    nolabel_line79/clock_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  nolabel_line79/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  nolabel_line79/tx_data_reg[0]/Q
                         net (fo=2, routed)           0.234     1.807    nolabel_line79/Inst_Ps2Interface/Q[0]
    SLICE_X28Y49         LUT4 (Prop_lut4_I0_O)        0.099     1.906 r  nolabel_line79/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.906    nolabel_line79/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.834     1.961    nolabel_line79/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  nolabel_line79/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.244     1.717    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     1.809    nolabel_line79/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      nolabel_line98/nolabel_line33/XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    nolabel_line91/nn_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10   nolabel_line91/nn_inst/blk_mem_gen_img_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y8     nolabel_line91/nn_inst/pixel_addr_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y65   an_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y66   an_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y65   an_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y65   an_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y14   nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y14   nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y13   nolabel_line91/nn_inst/ct_inst/clearCount_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y14   nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y14   nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y13   nolabel_line91/nn_inst/ct_inst/clearCount_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13   nolabel_line91/nn_inst/ct_inst/clearCount_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y13   nolabel_line91/nn_inst/ct_inst/clearCount_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y12   nolabel_line91/nn_inst/ct_inst/clearCount_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y13   nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y66   an_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y51   clk6p25m/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   clk6p25m/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y53   clk6p25m/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   clk6p25m/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   clk6p25m/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   clk6p25m/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54   clk6p25m/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55   clk6p25m/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55   clk6p25m/COUNT_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.456ns (12.965%)  route 3.061ns (87.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.061     8.595    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X50Y11         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.449    14.790    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X50Y11         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X50Y11         FDCE (Recov_fdce_C_CLR)     -0.361    14.582    nolabel_line91/nn_inst/ct_inst/turtleY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalY_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.456ns (12.965%)  route 3.061ns (87.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.061     8.595    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X50Y11         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.449    14.790    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X50Y11         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalY_reg[7]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X50Y11         FDCE (Recov_fdce_C_CLR)     -0.319    14.624    nolabel_line91/nn_inst/ct_inst/goalY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.456ns (12.965%)  route 3.061ns (87.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          3.061     8.595    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X50Y11         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.449    14.790    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X50Y11         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[2]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X50Y11         FDCE (Recov_fdce_C_CLR)     -0.319    14.624    nolabel_line91/nn_inst/ct_inst/turtleY_reg[2]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalX_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.988%)  route 2.804ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          2.804     8.338    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X53Y16         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.445    14.786    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y16         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalX_reg[8]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X53Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    nolabel_line91/nn_inst/ct_inst/goalX_reg[8]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleX_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.988%)  route 2.804ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          2.804     8.338    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X53Y16         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.445    14.786    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y16         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleX_reg[8]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X53Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.534    nolabel_line91/nn_inst/ct_inst/turtleX_reg[8]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalY_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.456ns (14.087%)  route 2.781ns (85.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          2.781     8.315    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X53Y12         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.448    14.789    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalY_reg[3]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X53Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.537    nolabel_line91/nn_inst/ct_inst/goalY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/goalY_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.456ns (14.087%)  route 2.781ns (85.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          2.781     8.315    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X53Y12         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/goalY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.448    14.789    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/goalY_reg[4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X53Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.537    nolabel_line91/nn_inst/ct_inst/goalY_reg[4]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.456ns (14.087%)  route 2.781ns (85.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          2.781     8.315    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X53Y12         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.448    14.789    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X53Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.537    nolabel_line91/nn_inst/ct_inst/turtleY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.456ns (14.087%)  route 2.781ns (85.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          2.781     8.315    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X53Y12         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.448    14.789    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X53Y12         FDCE (Recov_fdce_C_CLR)     -0.405    14.537    nolabel_line91/nn_inst/ct_inst/turtleY_reg[4]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/turtleX_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.456ns (13.988%)  route 2.804ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.557     5.078    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          2.804     8.338    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X52Y16         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/turtleX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        1.445    14.786    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X52Y16         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/turtleX_reg[3]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X52Y16         FDCE (Recov_fdce_C_CLR)     -0.361    14.578    nolabel_line91/nn_inst/ct_inst/turtleX_reg[3]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  6.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.141ns (14.570%)  route 0.827ns (85.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.827     2.409    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X49Y14         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.831     1.958    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X49Y14         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/state_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    nolabel_line91/nn_inst/ct_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/invX_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.505%)  route 0.831ns (85.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.831     2.413    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X48Y14         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/invX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.831     1.958    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/invX_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X48Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    nolabel_line91/nn_inst/ct_inst/invX_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.505%)  route 0.831ns (85.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.831     2.413    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X48Y14         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.831     1.958    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X48Y14         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/state_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X48Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    nolabel_line91/nn_inst/ct_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.141ns (12.885%)  route 0.953ns (87.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.953     2.535    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X49Y12         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X49Y12         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[4]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X49Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    nolabel_line91/nn_inst/ct_inst/clearCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.141ns (12.806%)  route 0.960ns (87.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.960     2.542    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X51Y14         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X51Y14         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    nolabel_line91/nn_inst/ct_inst/brushFill_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.141ns (12.806%)  route 0.960ns (87.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.960     2.542    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X51Y14         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X51Y14         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    nolabel_line91/nn_inst/ct_inst/brushFill_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.141ns (12.806%)  route 0.960ns (87.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.960     2.542    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X51Y14         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X51Y14         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    nolabel_line91/nn_inst/ct_inst/clearCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.141ns (12.806%)  route 0.960ns (87.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.960     2.542    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X51Y14         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.832     1.959    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X51Y14         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X51Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    nolabel_line91/nn_inst/ct_inst/clearCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.742%)  route 0.966ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.966     2.548    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X49Y13         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.831     1.958    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X49Y13         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X49Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    nolabel_line91/nn_inst/ct_inst/clearCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 nolabel_line91/mouse_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.742%)  route 0.966ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.558     1.441    nolabel_line91/clock_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  nolabel_line91/mouse_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  nolabel_line91/mouse_reset_reg/Q
                         net (fo=52, routed)          0.966     2.548    nolabel_line91/nn_inst/ct_inst/AR[0]
    SLICE_X49Y13         FDCE                                         f  nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1258, routed)        0.831     1.958    nolabel_line91/nn_inst/ct_inst/clock_IBUF_BUFG
    SLICE_X49Y13         FDCE                                         r  nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X49Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.617    nolabel_line91/nn_inst/ct_inst/clearCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.931    





