INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/workspace/RISC_V_32I/3_CacheLab/CPUSrcCode/Verilog/InstructionRAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/workspace/RISC_V_32I/3_CacheLab/CacheSrcCode/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3824] variable 'free_available' must explicitly be declared as automatic or static [C:/Users/workspace/RISC_V_32I/3_CacheLab/CacheSrcCode/cache.sv:103]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/workspace/RISC_V_32I/3_CacheLab/CacheSrcCode/main_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/workspace/RISC_V_32I/3_CacheLab/CacheSrcCode/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
