{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0",
      "config_export -format=ip_catalog",
      "config_export -version=1.0.0"
    ]},
  "Args": {
    "conv2d_input": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "nnet::array<ap_fixed<16, 6, 5, 3, 0>, 1>",
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "ap_fixed",
            "arraySizes": ["1"]
          }}
      }
    },
    "layer10_out": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "nnet::array<ap_fixed<16, 6, 5, 3, 0>, 10>",
        "fields": {"data": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "ap_fixed",
            "arraySizes": ["10"]
          }}
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "25",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "23",
    "Uncertainty": "3.125"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 25.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.vhd",
      "impl\/vhdl\/dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s.vhd",
      "impl\/vhdl\/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.vhd",
      "impl\/vhdl\/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd",
      "impl\/vhdl\/fifo_w16_d1_A.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s.vhd",
      "impl\/vhdl\/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd",
      "impl\/vhdl\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.vhd",
      "impl\/vhdl\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.vhd",
      "impl\/vhdl\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.vhd",
      "impl\/vhdl\/start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0.vhd",
      "impl\/vhdl\/start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud.vhd",
      "impl\/vhdl\/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s.v",
      "impl\/verilog\/dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s.v",
      "impl\/verilog\/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v",
      "impl\/verilog\/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v",
      "impl\/verilog\/fifo_w16_d1_A.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s.v",
      "impl\/verilog\/softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.v",
      "impl\/verilog\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s.v",
      "impl\/verilog\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1.v",
      "impl\/verilog\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1_rom.dat",
      "impl\/verilog\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb.v",
      "impl\/verilog\/softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb_rom.dat",
      "impl\/verilog\/start_for_dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0.v",
      "impl\/verilog\/start_for_relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_configcud.v",
      "impl\/verilog\/start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/pominiq\/projectfolder\/Folder_2_HLS4ML_Vivado_HLS\/models\/hls4ml_prj\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/home\/pominiq\/projectfolder\/Folder_2_HLS4ML_Vivado_HLS\/models\/hls4ml_prj\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/pominiq\/projectfolder\/Folder_2_HLS4ML_Vivado_HLS\/models\/hls4ml_prj\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "dense_input_V_data_0_V dense_input_V_data_1_V dense_input_V_data_2_V dense_input_V_data_3_V layer5_out_V_data_0_V layer5_out_V_data_1_V layer5_out_V_data_2_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "dense_input_V_data_0_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "dense_input_V_data_0_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "dense_input_V_data_1_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "dense_input_V_data_1_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "dense_input_V_data_2_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "dense_input_V_data_2_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "dense_input_V_data_3_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "dense_input_V_data_3_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer5_out_V_data_0_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer5_out_V_data_0_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer5_out_V_data_1_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer5_out_V_data_1_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "layer5_out_V_data_2_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer5_out_V_data_2_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "null",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "dense_input_V_data_0_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "dense_input_V_data_0_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "dense_input_V_data_0_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dense_input_V_data_1_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "dense_input_V_data_1_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "dense_input_V_data_1_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dense_input_V_data_2_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "dense_input_V_data_2_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "dense_input_V_data_2_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dense_input_V_data_3_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "dense_input_V_data_3_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "dense_input_V_data_3_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_V_data_0_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_V_data_0_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_V_data_0_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer5_out_V_data_1_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_V_data_1_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_V_data_1_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "layer5_out_V_data_2_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "layer5_out_V_data_2_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer5_out_V_data_2_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s",
          "InstanceName": "dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_U0",
          "Instances": [{
              "ModuleName": "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s",
              "InstanceName": "grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_2230"
            }]
        },
        {
          "ModuleName": "dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s",
          "InstanceName": "dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_U0",
          "Instances": [{
              "ModuleName": "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s",
              "InstanceName": "grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_2129"
            }]
        },
        {
          "ModuleName": "relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s",
          "InstanceName": "relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_U0"
        },
        {
          "ModuleName": "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s",
          "InstanceName": "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_U0",
          "Instances": [{
              "ModuleName": "softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s",
              "InstanceName": "grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_fu_72"
            }]
        }
      ]
    },
    "Info": {
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "6",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "12.975"
        },
        "Area": {
          "DSP48E": "64",
          "FF": "6164",
          "LUT": "16384",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_128u_config2_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "16.608"
        },
        "Area": {
          "DSP48E": "64",
          "FF": "6172",
          "LUT": "17634",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "relu_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_128u_relu_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "10.502"
        },
        "Area": {
          "FF": "3",
          "LUT": "6040",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "7",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "21.192"
        },
        "Area": {
          "DSP48E": "48",
          "FF": "4910",
          "LUT": "13383",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "dense_array_ap_fixed_128u_array_ap_fixed_16_6_5_3_0_3u_config4_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "21.192"
        },
        "Area": {
          "DSP48E": "48",
          "FF": "7018",
          "LUT": "14633",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "3",
          "PipelineDepth": "7",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "17.389"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "1",
          "FF": "135",
          "LUT": "537",
          "URAM": "0"
        }
      },
      "softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "17.389"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "1",
          "FF": "144",
          "LUT": "685",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "21.192"
        },
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "113",
          "FF": "14632",
          "LUT": "46246",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-19 18:14:29 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
