C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\twoninefour\hdd\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe /home/t
                    -woninefour/hdd/seniorDesign/Vupiter/src/tp4/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2) FL
                    -OATFUZZY(3) OPTIMIZE(9,SPEED) DEFINE(NDEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/twoninefour/hdd/SimplicityStudi
                    -o_v5/developer/sdks/8051/v4.2.0//Device/shared/si8051Base;/home/twoninefour/hdd/SimplicityStudio_v5/developer/sdks/8051/
                    -v4.2.0//Device/EFM8BB3/inc) REGFILE(tp4.ORC) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src
                    -/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB3_Register_Enums.h>
  11          #include "../inc/InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        WDT_0_enter_DefaultMode_from_RESET ();
  29   1        PORTS_0_enter_DefaultMode_from_RESET ();
  30   1        PORTS_1_enter_DefaultMode_from_RESET ();
  31   1        PORTS_2_enter_DefaultMode_from_RESET ();
  32   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  33   1        ADC_0_enter_DefaultMode_from_RESET ();
  34   1        DAC_0_enter_DefaultMode_from_RESET ();
  35   1        DAC_1_enter_DefaultMode_from_RESET ();
  36   1        VREF_0_enter_DefaultMode_from_RESET ();
  37   1        CIP51_0_enter_DefaultMode_from_RESET ();
  38   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  39   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  40   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  41   1        SMBUS_0_enter_DefaultMode_from_RESET ();
  42   1        UART_0_enter_DefaultMode_from_RESET ();
  43   1        // Restore the SFRPAGE
  44   1        SFRPAGE = SFRPAGE_save;
  45   1        // [Config Calls]$
  46   1      
  47   1      }
  48          
  49          //================================================================================
  50          // WDT_0_enter_DefaultMode_from_RESET
  51          //================================================================================
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 2   

  52          extern void
  53          WDT_0_enter_DefaultMode_from_RESET (void)
  54          {
  55   1        // $[Watchdog Timer Init Variable Declarations]
  56   1        uint32_t i;
  57   1        bool ea;
  58   1        // [Watchdog Timer Init Variable Declarations]$
  59   1      
  60   1        // $[WDTCN - Watchdog Timer Control]
  61   1        // Deprecated
  62   1        // [WDTCN - Watchdog Timer Control]$
  63   1      
  64   1        // $[WDTCN_2 - Watchdog Timer Control]
  65   1        SFRPAGE = 0x00;
  66   1      
  67   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  68   1        WDTCN = 0xA5;
  69   1      
  70   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  71   1        for (i = 0; i < (2 * 3062500UL) / (80000 * 3); i++)
  72   1          {
  73   2            NOP ();
  74   2          }
  75   1      
  76   1        // Disable WDT
  77   1        ea = IE_EA;
  78   1        IE_EA = 0;
  79   1        WDTCN = 0xDE;
  80   1        WDTCN = 0xAD;
  81   1        IE_EA = ea;
  82   1      
  83   1        // [WDTCN_2 - Watchdog Timer Control]$
  84   1      
  85   1      }
  86          
  87          //================================================================================
  88          // PORTS_0_enter_DefaultMode_from_RESET
  89          //================================================================================
  90          extern void
  91          PORTS_0_enter_DefaultMode_from_RESET (void)
  92          {
  93   1        // $[P0 - Port 0 Pin Latch]
  94   1        // [P0 - Port 0 Pin Latch]$
  95   1      
  96   1        // $[P0MDOUT - Port 0 Output Mode]
  97   1        /***********************************************************************
  98   1         - P0.0 output is open-drain
  99   1         - P0.1 output is push-pull
 100   1         - P0.2 output is open-drain
 101   1         - P0.3 output is open-drain
 102   1         - P0.4 output is push-pull
 103   1         - P0.5 output is open-drain
 104   1         - P0.6 output is open-drain
 105   1         - P0.7 output is push-pull
 106   1         ***********************************************************************/
 107   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
 108   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 109   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN | P0MDOUT_B7__PUSH_PULL;
 110   1        // [P0MDOUT - Port 0 Output Mode]$
 111   1      
 112   1        // $[P0MDIN - Port 0 Input Mode]
 113   1        /***********************************************************************
 114   1         - P0.0 pin is configured for analog mode
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 3   

 115   1         - P0.1 pin is configured for digital mode
 116   1         - P0.2 pin is configured for digital mode
 117   1         - P0.3 pin is configured for digital mode
 118   1         - P0.4 pin is configured for digital mode
 119   1         - P0.5 pin is configured for digital mode
 120   1         - P0.6 pin is configured for digital mode
 121   1         - P0.7 pin is configured for digital mode
 122   1         ***********************************************************************/
 123   1        P0MDIN = P0MDIN_B0__ANALOG | P0MDIN_B1__DIGITAL | P0MDIN_B2__DIGITAL
 124   1            | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
 125   1            | P0MDIN_B6__DIGITAL | P0MDIN_B7__DIGITAL;
 126   1        // [P0MDIN - Port 0 Input Mode]$
 127   1      
 128   1        // $[P0SKIP - Port 0 Skip]
 129   1        /***********************************************************************
 130   1         - P0.0 pin is skipped by the crossbar
 131   1         - P0.1 pin is skipped by the crossbar
 132   1         - P0.2 pin is skipped by the crossbar
 133   1         - P0.3 pin is skipped by the crossbar
 134   1         - P0.4 pin is not skipped by the crossbar
 135   1         - P0.5 pin is not skipped by the crossbar
 136   1         - P0.6 pin is skipped by the crossbar
 137   1         - P0.7 pin is skipped by the crossbar
 138   1         ***********************************************************************/
 139   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 140   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
 141   1            | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
 142   1        // [P0SKIP - Port 0 Skip]$
 143   1      
 144   1        // $[P0MASK - Port 0 Mask]
 145   1        // [P0MASK - Port 0 Mask]$
 146   1      
 147   1        // $[P0MAT - Port 0 Match]
 148   1        // [P0MAT - Port 0 Match]$
 149   1      
 150   1      }
 151          
 152          //================================================================================
 153          // PORTS_1_enter_DefaultMode_from_RESET
 154          //================================================================================
 155          extern void
 156          PORTS_1_enter_DefaultMode_from_RESET (void)
 157          {
 158   1        // $[P1 - Port 1 Pin Latch]
 159   1        // [P1 - Port 1 Pin Latch]$
 160   1      
 161   1        // $[P1MDOUT - Port 1 Output Mode]
 162   1        /***********************************************************************
 163   1         - P1.0 output is open-drain
 164   1         - P1.1 output is open-drain
 165   1         - P1.2 output is push-pull
 166   1         - P1.3 output is open-drain
 167   1         - P1.4 output is push-pull
 168   1         - P1.5 output is open-drain
 169   1         - P1.6 output is open-drain
 170   1         ***********************************************************************/
 171   1        P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
 172   1            | P1MDOUT_B2__PUSH_PULL | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 173   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN;
 174   1        // [P1MDOUT - Port 1 Output Mode]$
 175   1      
 176   1        // $[P1MDIN - Port 1 Input Mode]
 177   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 4   

 178   1         - P1.0 pin is configured for analog mode
 179   1         - P1.1 pin is configured for analog mode
 180   1         - P1.2 pin is configured for digital mode
 181   1         - P1.3 pin is configured for digital mode
 182   1         - P1.4 pin is configured for digital mode
 183   1         - P1.5 pin is configured for digital mode
 184   1         - P1.6 pin is configured for digital mode
 185   1         ***********************************************************************/
 186   1        P1MDIN = P1MDIN_B0__ANALOG | P1MDIN_B1__ANALOG | P1MDIN_B2__DIGITAL
 187   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
 188   1            | P1MDIN_B6__DIGITAL;
 189   1        // [P1MDIN - Port 1 Input Mode]$
 190   1      
 191   1        // $[P1SKIP - Port 1 Skip]
 192   1        /***********************************************************************
 193   1         - P1.0 pin is skipped by the crossbar
 194   1         - P1.1 pin is skipped by the crossbar
 195   1         - P1.2 pin is skipped by the crossbar
 196   1         - P1.3 pin is not skipped by the crossbar
 197   1         - P1.4 pin is skipped by the crossbar
 198   1         - P1.5 pin is skipped by the crossbar
 199   1         - P1.6 pin is skipped by the crossbar
 200   1         ***********************************************************************/
 201   1        P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 202   1            | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 203   1            | P1SKIP_B6__SKIPPED;
 204   1        // [P1SKIP - Port 1 Skip]$
 205   1      
 206   1        // $[P1MASK - Port 1 Mask]
 207   1        // [P1MASK - Port 1 Mask]$
 208   1      
 209   1        // $[P1MAT - Port 1 Match]
 210   1        // [P1MAT - Port 1 Match]$
 211   1      
 212   1      }
 213          
 214          //================================================================================
 215          // PORTS_2_enter_DefaultMode_from_RESET
 216          //================================================================================
 217          extern void
 218          PORTS_2_enter_DefaultMode_from_RESET (void)
 219          {
 220   1        // $[P2 - Port 2 Pin Latch]
 221   1        // [P2 - Port 2 Pin Latch]$
 222   1      
 223   1        // $[P2MDOUT - Port 2 Output Mode]
 224   1        // [P2MDOUT - Port 2 Output Mode]$
 225   1      
 226   1        // $[P2MDIN - Port 2 Input Mode]
 227   1        /***********************************************************************
 228   1         - P2.0 pin is configured for analog mode
 229   1         - P2.1 pin is configured for analog mode
 230   1         - P2.2 pin is configured for digital mode
 231   1         - P2.3 pin is configured for digital mode
 232   1         ***********************************************************************/
 233   1        SFRPAGE = 0x20;
 234   1        P2MDIN = P2MDIN_B0__ANALOG | P2MDIN_B1__ANALOG | P2MDIN_B2__DIGITAL
 235   1            | P2MDIN_B3__DIGITAL;
 236   1        // [P2MDIN - Port 2 Input Mode]$
 237   1      
 238   1        // $[P2SKIP - Port 2 Skip]
 239   1        /***********************************************************************
 240   1         - P2.0 pin is skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 5   

 241   1         - P2.1 pin is skipped by the crossbar
 242   1         - P2.2 pin is skipped by the crossbar
 243   1         - P2.3 pin is not skipped by the crossbar
 244   1         ***********************************************************************/
 245   1        P2SKIP = P2SKIP_B0__SKIPPED | P2SKIP_B1__SKIPPED | P2SKIP_B2__SKIPPED
 246   1            | P2SKIP_B3__NOT_SKIPPED;
 247   1        // [P2SKIP - Port 2 Skip]$
 248   1      
 249   1        // $[P2MASK - Port 2 Mask]
 250   1        // [P2MASK - Port 2 Mask]$
 251   1      
 252   1        // $[P2MAT - Port 2 Match]
 253   1        // [P2MAT - Port 2 Match]$
 254   1      
 255   1      }
 256          
 257          //================================================================================
 258          // PBCFG_0_enter_DefaultMode_from_RESET
 259          //================================================================================
 260          extern void
 261          PBCFG_0_enter_DefaultMode_from_RESET (void)
 262          {
 263   1        // $[XBR2 - Port I/O Crossbar 2]
 264   1        /***********************************************************************
 265   1         - Weak Pullups disabled
 266   1         - Crossbar enabled
 267   1         - UART1 I/O unavailable at Port pin
 268   1         - UART1 RTS1 unavailable at Port pin
 269   1         - UART1 CTS1 unavailable at Port pin
 270   1         ***********************************************************************/
 271   1        SFRPAGE = 0x00;
 272   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_DISABLED | XBR2_XBARE__ENABLED
 273   1            | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
 274   1            | XBR2_URT1CTSE__DISABLED;
 275   1        // [XBR2 - Port I/O Crossbar 2]$
 276   1      
 277   1        // $[PRTDRV - Port Drive Strength]
 278   1        // [PRTDRV - Port Drive Strength]$
 279   1      
 280   1        // $[XBR0 - Port I/O Crossbar 0]
 281   1        /***********************************************************************
 282   1         - UART0 TX0, RX0 routed to Port pins P0.4 and P0.5
 283   1         - SPI I/O unavailable at Port pins
 284   1         - SMBus 0 I/O routed to Port pins
 285   1         - CP0 unavailable at Port pin
 286   1         - Asynchronous CP0 unavailable at Port pin
 287   1         - CP1 unavailable at Port pin
 288   1         - Asynchronous CP1 unavailable at Port pin
 289   1         - SYSCLK unavailable at Port pin
 290   1         ***********************************************************************/
 291   1        XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__ENABLED
 292   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 293   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 294   1        // [XBR0 - Port I/O Crossbar 0]$
 295   1      
 296   1        // $[XBR1 - Port I/O Crossbar 1]
 297   1        // [XBR1 - Port I/O Crossbar 1]$
 298   1      
 299   1      }
 300          
 301          //================================================================================
 302          // ADC_0_enter_DefaultMode_from_RESET
 303          //================================================================================
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 6   

 304          extern void
 305          ADC_0_enter_DefaultMode_from_RESET (void)
 306          {
 307   1        // $[ADC0CN2 - ADC0 Control 2]
 308   1        // [ADC0CN2 - ADC0 Control 2]$
 309   1      
 310   1        // $[ADC0CN1 - ADC0 Control 1]
 311   1        // [ADC0CN1 - ADC0 Control 1]$
 312   1      
 313   1        // $[ADC0MX - ADC0 Multiplexer Selection]
 314   1        /***********************************************************************
 315   1         - Select ADC0.6
 316   1         ***********************************************************************/
 317   1        ADC0MX = ADC0MX_ADC0MX__ADC0P6;
 318   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 319   1      
 320   1        // $[ADC0CF2 - ADC0 Power Control]
 321   1        /***********************************************************************
 322   1         - The ADC0 ground reference is the GND pin
 323   1         - The ADC0 voltage reference is the VREF pin 
 324   1         - Power Up Delay Time = 0x1F
 325   1         ***********************************************************************/
 326   1        ADC0CF2 = ADC0CF2_GNDSL__GND_PIN | ADC0CF2_REFSL__VREF_PIN
 327   1            | (0x1F << ADC0CF2_ADPWR__SHIFT);
 328   1        // [ADC0CF2 - ADC0 Power Control]$
 329   1      
 330   1        // $[ADC0CF0 - ADC0 Configuration]
 331   1        /***********************************************************************
 332   1         - ADCCLK = SYSCLK
 333   1         - SAR Clock Divider = 0x03
 334   1         ***********************************************************************/
 335   1        ADC0CF0 = ADC0CF0_ADCLKSEL__SYSCLK | (0x03 << ADC0CF0_ADSC__SHIFT);
 336   1        // [ADC0CF0 - ADC0 Configuration]$
 337   1      
 338   1        // $[ADC0CF1 - ADC0 Configuration]
 339   1        /***********************************************************************
 340   1         - Conversion Tracking Time = 0x18
 341   1         ***********************************************************************/
 342   1        ADC0CF1 = (0x18 << ADC0CF1_ADTK__SHIFT);
 343   1        // [ADC0CF1 - ADC0 Configuration]$
 344   1      
 345   1        // $[ADC0ASAL - ADC0 Autoscan Start Address Low Byte]
 346   1        // [ADC0ASAL - ADC0 Autoscan Start Address Low Byte]$
 347   1      
 348   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 349   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 350   1      
 351   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 352   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 353   1      
 354   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 355   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 356   1      
 357   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 358   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 359   1      
 360   1        // $[ADC0ASCF - ADC0 Autoscan Configuration]
 361   1        // [ADC0ASCF - ADC0 Autoscan Configuration]$
 362   1      
 363   1        // $[ADC0CN0 - ADC0 Control 0]
 364   1        /***********************************************************************
 365   1         - Enable ADC0 
 366   1         ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 7   

 367   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED;
 368   1        // [ADC0CN0 - ADC0 Control 0]$
 369   1      
 370   1      }
 371          
 372          //================================================================================
 373          // DAC_0_enter_DefaultMode_from_RESET
 374          //================================================================================
 375          extern void
 376          DAC_0_enter_DefaultMode_from_RESET (void)
 377          {
 378   1        // $[DAC0CF0 - DAC0 Configuration 0]
 379   1        /***********************************************************************
 380   1         - DAC0 is enabled and will drive the output pin
 381   1         - DAC0 output updates occur on every clock cycle
 382   1         - DAC0 input is treated as right-justified
 383   1         - All resets will reset DAC0 and its associated registers
 384   1         ***********************************************************************/
 385   1        SFRPAGE = 0x30;
 386   1        DAC0CF0 = DAC0CF0_EN__ENABLE | DAC0CF0_UPDATE__SYSCLK
 387   1            | DAC0CF0_LJST__RIGHT_JUSTIFY | DAC0CF0_RSTMD__NORMAL;
 388   1        // [DAC0CF0 - DAC0 Configuration 0]$
 389   1      
 390   1        // $[DAC0CF1 - DAC0 Configuration 1]
 391   1        // [DAC0CF1 - DAC0 Configuration 1]$
 392   1      
 393   1      }
 394          
 395          //================================================================================
 396          // DAC_2_enter_DefaultMode_from_RESET
 397          //================================================================================
 398          extern void
 399          DAC_2_enter_DefaultMode_from_RESET (void)
 400          {
 401   1        // $[DAC2CF0 - DAC2 Configuration 0]
 402   1        /***********************************************************************
 403   1         - DAC2 is enabled and will drive the output pin
 404   1         - DAC2 output updates occur on every clock cycle
 405   1         - DAC2 input is treated as right-justified
 406   1         - All resets will reset DAC2 and its associated registers
 407   1         ***********************************************************************/
 408   1        DAC2CF0 = DAC2CF0_EN__ENABLE | DAC2CF0_UPDATE__SYSCLK
 409   1            | DAC2CF0_LJST__RIGHT_JUSTIFY | DAC2CF0_RSTMD__NORMAL;
 410   1        // [DAC2CF0 - DAC2 Configuration 0]$
 411   1      
 412   1        // $[DAC2CF1 - DAC2 Configuration 1]
 413   1        // [DAC2CF1 - DAC2 Configuration 1]$
 414   1      
 415   1      }
 416          
 417          //================================================================================
 418          // DACGCF_0_enter_DefaultMode_from_RESET
 419          //================================================================================
 420          extern void
 421          DACGCF_0_enter_DefaultMode_from_RESET (void)
 422          {
 423   1        // $[DACGCF0 - DAC Global Configuration 0]
 424   1        /***********************************************************************
 425   1         - Select the VREF pin
 426   1         - Select the VREF pin
 427   1         - Input = DAC1H:DAC1L
 428   1         - Input = DAC3H:DAC3L
 429   1         - DAC1 always updates from the data source selected in D1SRC
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 8   

 430   1         - DAC3 always updates from the data source selected in D3SRC
 431   1         ***********************************************************************/
 432   1        DACGCF0 = DACGCF0_D01REFSL__VREF | DACGCF0_D23REFSL__VREF
 433   1            | DACGCF0_D1SRC__DAC1 | DACGCF0_D3SRC__DAC3 | DACGCF0_D1AMEN__NORMAL
 434   1            | DACGCF0_D3AMEN__NORMAL;
 435   1        // [DACGCF0 - DAC Global Configuration 0]$
 436   1      
 437   1        // $[DACGCF2 - DAC Global Configuration 2]
 438   1        // [DACGCF2 - DAC Global Configuration 2]$
 439   1      
 440   1      }
 441          
 442          //================================================================================
 443          // VREF_0_enter_DefaultMode_from_RESET
 444          //================================================================================
 445          extern void
 446          VREF_0_enter_DefaultMode_from_RESET (void)
 447          {
 448   1        // $[REF0CN - Voltage Reference Control]
 449   1        // [REF0CN - Voltage Reference Control]$
 450   1      
 451   1      }
 452          
 453          //================================================================================
 454          // CIP51_0_enter_DefaultMode_from_RESET
 455          //================================================================================
 456          extern void
 457          CIP51_0_enter_DefaultMode_from_RESET (void)
 458          {
 459   1        // $[PFE0CN - Prefetch Engine Control]
 460   1        /***********************************************************************
 461   1         - SYSCLK < 50 MHz
 462   1         ***********************************************************************/
 463   1        SFRPAGE = 0x10;
 464   1        PFE0CN = PFE0CN_FLRT__SYSCLK_BELOW_50_MHZ;
 465   1        // [PFE0CN - Prefetch Engine Control]$
 466   1      
 467   1      }
 468          
 469          //================================================================================
 470          // CLOCK_0_enter_DefaultMode_from_RESET
 471          //================================================================================
 472          extern void
 473          CLOCK_0_enter_DefaultMode_from_RESET (void)
 474          {
 475   1        // $[HFOSC1 Setup]
 476   1        // Ensure SYSCLK is > 24 MHz before switching to HFOSC1
 477   1        SFRPAGE = 0x00;
 478   1        CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 479   1        while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
 480   1          ;
 481   1        // [HFOSC1 Setup]$
 482   1      
 483   1        // $[CLKSEL - Clock Select]
 484   1        /***********************************************************************
 485   1         - Clock derived from the Internal High Frequency Oscillator 1
 486   1         - SYSCLK is equal to selected clock source divided by 1
 487   1         ***********************************************************************/
 488   1        CLKSEL = CLKSEL_CLKSL__HFOSC1 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 489   1        while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
 490   1          ;
 491   1        // [CLKSEL - Clock Select]$
 492   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 9   

 493   1      }
 494          
 495          //================================================================================
 496          // TIMER16_2_enter_DefaultMode_from_RESET
 497          //================================================================================
 498          extern void
 499          TIMER16_2_enter_DefaultMode_from_RESET (void)
 500          {
 501   1        // $[Timer Initialization]
 502   1        // Save Timer Configuration
 503   1        uint8_t TMR2CN0_TR2_save;
 504   1        TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
 505   1        // Stop Timer
 506   1        TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
 507   1        // [Timer Initialization]$
 508   1      
 509   1        // $[TMR2CN1 - Timer 2 Control 1]
 510   1        // [TMR2CN1 - Timer 2 Control 1]$
 511   1      
 512   1        // $[TMR2CN0 - Timer 2 Control]
 513   1        // [TMR2CN0 - Timer 2 Control]$
 514   1      
 515   1        // $[TMR2H - Timer 2 High Byte]
 516   1        // [TMR2H - Timer 2 High Byte]$
 517   1      
 518   1        // $[TMR2L - Timer 2 Low Byte]
 519   1        // [TMR2L - Timer 2 Low Byte]$
 520   1      
 521   1        // $[TMR2RLH - Timer 2 Reload High Byte]
 522   1        // [TMR2RLH - Timer 2 Reload High Byte]$
 523   1      
 524   1        // $[TMR2RLL - Timer 2 Reload Low Byte]
 525   1        // [TMR2RLL - Timer 2 Reload Low Byte]$
 526   1      
 527   1        // $[TMR2CN0]
 528   1        // [TMR2CN0]$
 529   1      
 530   1        // $[Timer Restoration]
 531   1        // Restore Timer Configuration
 532   1        TMR2CN0 |= TMR2CN0_TR2_save;
 533   1        // [Timer Restoration]$
 534   1      
 535   1      }
 536          
 537          //================================================================================
 538          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 539          //================================================================================
 540          extern void
 541          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 542          {
 543   1        // $[CKCON0 - Clock Control 0]
 544   1        // [CKCON0 - Clock Control 0]$
 545   1      
 546   1        // $[CKCON1 - Clock Control 1]
 547   1        // [CKCON1 - Clock Control 1]$
 548   1      
 549   1        // $[TMOD - Timer 0/1 Mode]
 550   1        /***********************************************************************
 551   1         - Mode 0, 13-bit Counter/Timer
 552   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 553   1         - Timer Mode
 554   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 555   1         - Timer Mode
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 10  

 556   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 557   1         ***********************************************************************/
 558   1        TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 559   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 560   1        // [TMOD - Timer 0/1 Mode]$
 561   1      
 562   1        // $[TCON - Timer 0/1 Control]
 563   1        /***********************************************************************
 564   1         - Start Timer 1 running
 565   1         ***********************************************************************/
 566   1        TCON |= TCON_TR1__RUN;
 567   1        // [TCON - Timer 0/1 Control]$
 568   1      
 569   1      }
 570          
 571          //================================================================================
 572          // SMBUS_0_enter_DefaultMode_from_RESET
 573          //================================================================================
 574          extern void
 575          SMBUS_0_enter_DefaultMode_from_RESET (void)
 576          {
 577   1        // $[SMB0FCN0 - SMBus0 FIFO Control 0]
 578   1        // [SMB0FCN0 - SMBus0 FIFO Control 0]$
 579   1      
 580   1        // $[SMB0RXLN - SMBus0 Receive Length Counter]
 581   1        // [SMB0RXLN - SMBus0 Receive Length Counter]$
 582   1      
 583   1        // $[SMB0ADR - SMBus 0 Slave Address]
 584   1        // [SMB0ADR - SMBus 0 Slave Address]$
 585   1      
 586   1        // $[SMB0ADM - SMBus 0 Slave Address Mask]
 587   1        // [SMB0ADM - SMBus 0 Slave Address Mask]$
 588   1      
 589   1        // $[SMB0TC - SMBus 0 Timing and Pin Control]
 590   1        // [SMB0TC - SMBus 0 Timing and Pin Control]$
 591   1      
 592   1        // $[SMB0CF - SMBus 0 Configuration]
 593   1        /***********************************************************************
 594   1         - Timer 2 Low Byte Overflow
 595   1         ***********************************************************************/
 596   1        SMB0CF |= SMB0CF_SMBCS__TIMER2_LOW;
 597   1        // [SMB0CF - SMBus 0 Configuration]$
 598   1      
 599   1      }
 600          
 601          //================================================================================
 602          // UARTE_1_enter_DefaultMode_from_RESET
 603          //================================================================================
 604          extern void
 605          UARTE_1_enter_DefaultMode_from_RESET (void)
 606          {
 607   1        // $[SBCON1 - UART1 Baud Rate Generator Control]
 608   1        /***********************************************************************
 609   1         - Enable the baud rate generator
 610   1         - Prescaler = 1
 611   1         ***********************************************************************/
 612   1        SFRPAGE = 0x20;
 613   1        SBCON1 = SBCON1_BREN__ENABLED | SBCON1_BPS__DIV_BY_1;
 614   1        // [SBCON1 - UART1 Baud Rate Generator Control]$
 615   1      
 616   1        // $[SMOD1 - UART1 Mode]
 617   1        // [SMOD1 - UART1 Mode]$
 618   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 11  

 619   1        // $[UART1FCN0 - UART1 FIFO Control 0]
 620   1        // [UART1FCN0 - UART1 FIFO Control 0]$
 621   1      
 622   1        // $[SBRLH1 - UART1 Baud Rate Generator High Byte]
 623   1        /***********************************************************************
 624   1         - UART1 Baud Rate Reload High = 0xFB
 625   1         ***********************************************************************/
 626   1        SBRLH1 = (0xFB << SBRLH1_BRH__SHIFT);
 627   1        // [SBRLH1 - UART1 Baud Rate Generator High Byte]$
 628   1      
 629   1        // $[SBRLL1 - UART1 Baud Rate Generator Low Byte]
 630   1        /***********************************************************************
 631   1         - UART1 Baud Rate Reload Low = 0x04
 632   1         ***********************************************************************/
 633   1        SBRLL1 = (0x04 << SBRLL1_BRL__SHIFT);
 634   1        // [SBRLL1 - UART1 Baud Rate Generator Low Byte]$
 635   1      
 636   1        // $[UART1LIN - UART1 LIN Configuration]
 637   1        // [UART1LIN - UART1 LIN Configuration]$
 638   1      
 639   1        // $[SCON1 - UART1 Serial Port Control]
 640   1        /***********************************************************************
 641   1         - UART1 reception enabled
 642   1         ***********************************************************************/
 643   1        SCON1 |= SCON1_REN__RECEIVE_ENABLED;
 644   1        // [SCON1 - UART1 Serial Port Control]$
 645   1      
 646   1        // $[UART1FCN1 - UART1 FIFO Control 1]
 647   1        // [UART1FCN1 - UART1 FIFO Control 1]$
 648   1      
 649   1      }
 650          
 651          extern void
 652          TIMER01_0_enter_DefaultMode_from_RESET (void)
 653          {
 654   1        // $[Timer Initialization]
 655   1        //Save Timer Configuration
 656   1        uint8_t TCON_save;
 657   1        TCON_save = TCON;
 658   1        //Stop Timers
 659   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 660   1      
 661   1        // [Timer Initialization]$
 662   1      
 663   1        // $[TH0 - Timer 0 High Byte]
 664   1        // [TH0 - Timer 0 High Byte]$
 665   1      
 666   1        // $[TL0 - Timer 0 Low Byte]
 667   1        // [TL0 - Timer 0 Low Byte]$
 668   1      
 669   1        // $[TH1 - Timer 1 High Byte]
 670   1        /***********************************************************************
 671   1         - Timer 1 High Byte = 0xDD
 672   1         ***********************************************************************/
 673   1        TH1 = (0xDD << TH1_TH1__SHIFT);
 674   1        // [TH1 - Timer 1 High Byte]$
 675   1      
 676   1        // $[TL1 - Timer 1 Low Byte]
 677   1        // [TL1 - Timer 1 Low Byte]$
 678   1      
 679   1        // $[Timer Restoration]
 680   1        //Restore Timer Configuration
 681   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/13/2021 19:44:21 PAGE 12  

 682   1      
 683   1        // [Timer Restoration]$
 684   1      
 685   1      }
 686          
 687          extern void
 688          UART_0_enter_DefaultMode_from_RESET (void)
 689          {
 690   1        // $[SCON0 - UART0 Serial Port Control]
 691   1        /***********************************************************************
 692   1         - UART0 reception enabled
 693   1         ***********************************************************************/
 694   1        SCON0 |= SCON0_REN__RECEIVE_ENABLED;
 695   1        // [SCON0 - UART0 Serial Port Control]$
 696   1      
 697   1      }
 698          
 699          extern void
 700          DAC_1_enter_DefaultMode_from_RESET (void)
 701          {
 702   1        // $[DAC1CF0 - DAC1 Configuration 0]
 703   1        /***********************************************************************
 704   1         - DAC1 is enabled and will drive the output pin
 705   1         - DAC1 output updates occur on every clock cycle
 706   1         - DAC1 input is treated as right-justified
 707   1         - All resets will reset DAC1 and its associated registers
 708   1         ***********************************************************************/
 709   1        DAC1CF0 = DAC1CF0_EN__ENABLE | DAC1CF0_UPDATE__SYSCLK
 710   1            | DAC1CF0_LJST__RIGHT_JUSTIFY | DAC1CF0_RSTMD__NORMAL;
 711   1        // [DAC1CF0 - DAC1 Configuration 0]$
 712   1      
 713   1        // $[DAC1CF1 - DAC1 Configuration 1]
 714   1        // [DAC1CF1 - DAC1 Configuration 1]$
 715   1      
 716   1      }
 717          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    291    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       5
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
