Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec 19 17:26:18 2025
| Host         : DESKTOP-LCS45AM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 498 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.457        0.000                      0                  220        0.152        0.000                      0                  220        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.457        0.000                      0                  220        0.152        0.000                      0                  220        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.188ns (26.333%)  route 3.323ns (73.667%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.785     9.334    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I3_O)        0.332     9.666 r  kbd_decoder/inst/Ps2Interface_i/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.666    kbd_decoder/inst/Ps2Interface_i/counter[0]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDCE (Setup_fdce_C_D)        0.029    15.123    kbd_decoder/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.188ns (26.350%)  route 3.320ns (73.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.782     9.331    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I3_O)        0.332     9.663 r  kbd_decoder/inst/Ps2Interface_i/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.663    kbd_decoder/inst/Ps2Interface_i/counter[1]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDCE (Setup_fdce_C_D)        0.031    15.125    kbd_decoder/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.188ns (26.439%)  route 3.305ns (73.561%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.767     9.316    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I3_O)        0.332     9.648 r  kbd_decoder/inst/Ps2Interface_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.648    kbd_decoder/inst/Ps2Interface_i/counter[4]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y35          FDCE (Setup_fdce_C_D)        0.031    15.125    kbd_decoder/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 1.188ns (26.452%)  route 3.303ns (73.548%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.765     9.313    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.332     9.645 r  kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.645    kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.031    15.125    kbd_decoder/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.188ns (26.476%)  route 3.299ns (73.524%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.761     9.309    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.332     9.641 r  kbd_decoder/inst/Ps2Interface_i/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.641    kbd_decoder/inst/Ps2Interface_i/counter[12]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.029    15.123    kbd_decoder/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.183ns (26.370%)  route 3.303ns (73.630%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.765     9.313    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.327     9.640 r  kbd_decoder/inst/Ps2Interface_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.640    kbd_decoder/inst/Ps2Interface_i/counter[9]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.075    15.169    kbd_decoder/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.182ns (26.378%)  route 3.299ns (73.622%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.761     9.309    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.326     9.635 r  kbd_decoder/inst/Ps2Interface_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.635    kbd_decoder/inst/Ps2Interface_i/counter[7]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.075    15.169    kbd_decoder/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 1.188ns (27.233%)  route 3.174ns (72.767%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.636     9.185    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.332     9.517 r  kbd_decoder/inst/Ps2Interface_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.517    kbd_decoder/inst/Ps2Interface_i/counter[5]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y36          FDCE (Setup_fdce_C_D)        0.029    15.123    kbd_decoder/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.188ns (27.208%)  route 3.178ns (72.792%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.640     9.189    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.332     9.521 r  kbd_decoder/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.521    kbd_decoder/inst/Ps2Interface_i/counter[2]_i_1_n_0
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.514    14.855    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y35          FDCE (Setup_fdce_C_D)        0.029    15.148    kbd_decoder/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.188ns (27.361%)  route 3.154ns (72.639%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.633     5.154    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y35          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/Q
                         net (fo=3, routed)           1.017     6.627    kbd_decoder/inst/Ps2Interface_i/counter[2]
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.751 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.698     7.449    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.824     8.397    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I0_O)        0.152     8.549 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.615     9.164    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.332     9.496 r  kbd_decoder/inst/Ps2Interface_i/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.496    kbd_decoder/inst/Ps2Interface_i/counter[11]_i_1_n_0
    SLICE_X3Y37          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.515    14.856    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.031    15.126    kbd_decoder/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/frame_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.473    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.099     1.713    kbd_decoder/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X6Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.758 r  kbd_decoder/inst/Ps2Interface_i/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    kbd_decoder/inst/Ps2Interface_i/p_1_in[0]
    SLICE_X6Y37          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.860     1.987    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[0]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.120     1.606    kbd_decoder/inst/Ps2Interface_i/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.490%)  route 0.062ns (27.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.563     1.446    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X8Y37          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.062     1.672    kbd_decoder/inst/rx_data[2]
    SLICE_X9Y37          FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.832     1.959    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.047     1.506    kbd_decoder/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/is_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.780%)  route 0.063ns (23.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.562     1.445    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  kbd_decoder/inst/is_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  kbd_decoder/inst/is_extend_reg/Q
                         net (fo=2, routed)           0.063     1.672    kbd_decoder/inst/is_extend
    SLICE_X9Y35          LUT6 (Prop_lut6_I4_O)        0.045     1.717 r  kbd_decoder/inst/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.717    kbd_decoder/inst_n_13
    SLICE_X9Y35          FDCE                                         r  kbd_decoder/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.831     1.958    kbd_decoder/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  kbd_decoder/been_extend_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.092     1.550    kbd_decoder/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_in_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/op/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.562     1.445    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  kbd_decoder/op/pb_in_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  kbd_decoder/op/pb_in_delay_reg/Q
                         net (fo=1, routed)           0.059     1.652    kbd_decoder/op/pb_in_delay
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.098     1.750 r  kbd_decoder/op/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.750    kbd_decoder/op/pb_out_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  kbd_decoder/op/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.831     1.958    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  kbd_decoder/op/pb_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.120     1.565    kbd_decoder/op/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.472    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.109     1.722    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[5]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X5Y36          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     1.986    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X5Y36          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y36          FDPE (Hold_fdpe_C_D)         0.092     1.577    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.592     1.475    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X4Y41          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=6, routed)           0.147     1.764    kbd_decoder/inst/Ps2Interface_i/data_inter
    SLICE_X1Y41          LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  kbd_decoder/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    kbd_decoder/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.092     1.606    kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.284%)  route 0.150ns (44.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.592     1.475    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X4Y41          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  kbd_decoder/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=6, routed)           0.150     1.767    kbd_decoder/inst/Ps2Interface_i/data_inter
    SLICE_X1Y41          LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  kbd_decoder/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    kbd_decoder/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.092     1.606    kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 db_jump/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_jump/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.560     1.443    db_jump/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  db_jump/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  db_jump/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.115     1.699    db_jump/p_0_in__0[1]
    SLICE_X9Y32          FDRE                                         r  db_jump/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.828     1.955    db_jump/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  db_jump/shift_reg_reg[1]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.047     1.490    db_jump/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.957%)  route 0.129ns (41.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.472    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  kbd_decoder/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.129     1.743    kbd_decoder/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X5Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     1.986    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.091     1.578    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.862%)  route 0.135ns (42.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.594     1.477    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.135     1.754    kbd_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  kbd_decoder/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    kbd_decoder/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X3Y41          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.865     1.992    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.092     1.585    kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    kbd_decoder/inst/Ps2Interface_i/rx_valid_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    kbd_decoder/inst/is_break_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y35    kbd_decoder/inst/is_extend_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y37    kbd_decoder/inst/key_in_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    kbd_decoder/inst/key_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y32    db_jump/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    kbd_decoder/inst/Ps2Interface_i/rx_valid_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    kbd_decoder/inst/is_break_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    kbd_decoder/inst/is_extend_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    kbd_decoder/inst/key_in_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    kbd_decoder/inst/key_in_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    kbd_decoder/inst/key_in_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    kbd_decoder/inst/key_in_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    kbd_decoder/inst/tx_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y30   display_inst/clk_divider_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y33   display_inst/clk_divider_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y33   display_inst/clk_divider_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y33   display_inst/clk_divider_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y33   display_inst/clk_divider_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y30   display_inst/clk_divider_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y30   display_inst/clk_divider_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y30   display_inst/clk_divider_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y31   display_inst/clk_divider_reg[4]/C



