Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\sdabek\Desktop\PRYWATNE\Studia\Technika Cyfrowa\Projekt\26-08-2019\GSensor\unnamed.qsys" --block-symbol-file --output-directory="C:\Users\sdabek\Desktop\PRYWATNE\Studia\Technika Cyfrowa\Projekt\26-08-2019\GSensor\unnamed" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading GSensor/unnamed.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.1]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\sdabek\Desktop\PRYWATNE\Studia\Technika Cyfrowa\Projekt\26-08-2019\GSensor\unnamed.qsys" --synthesis=VERILOG --output-directory="C:\Users\sdabek\Desktop\PRYWATNE\Studia\Technika Cyfrowa\Projekt\26-08-2019\GSensor\unnamed\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading GSensor/unnamed.qsys
Progress: Reading input file
Progress: Adding spislave_0 [spislave 18.1]
Progress: Parameterizing module spislave_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: spislave_0: "unnamed" instantiated spislave "spislave_0"
Info: unnamed: Done "unnamed" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
