#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  4 10:29:15 2019
# Process ID: 2064
# Current directory: C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27420 C:\Users\Ankit Karan\Desktop\lab1\ripple\ripple\ripple.xpr
# Log file: C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/vivado.log
# Journal file: C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Ankit Karan/Desktop/ripple/ripple' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 723.031 ; gain = 34.656
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rippleadder_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rippleadder_b_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplemod
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module rippleadder_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.sim/sim_1/behav/xsim'
"xelab -wto 436c4a261cc24a90b69e6016f2d562fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rippleadder_b_behav xil_defaultlib.rippleadder_b xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 436c4a261cc24a90b69e6016f2d562fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rippleadder_b_behav xil_defaultlib.rippleadder_b xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.ripplemod
Compiling module xil_defaultlib.rippleadder_b
Compiling module xil_defaultlib.glbl
Built simulation snapshot rippleadder_b_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ankit -notrace
couldn't read file "C:/Users/Ankit": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  4 10:37:22 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rippleadder_b_behav -key {Behavioral:sim_1:Functional:rippleadder_b} -tclbatch {rippleadder_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source rippleadder_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 90 ns : File "C:/Users/Ankit Karan/Desktop/lab1/ripple/ripple/ripple.srcs/sim_1/new/test.v" Line 45
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 744.551 ; gain = 3.488
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rippleadder_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 744.551 ; gain = 9.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 11:10:34 2019...
