Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 29 17:45:32 2023
| Host         : DESKTOP-ILEUCHM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file func_control_sets_placed.rpt
| Design       : func
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |              53 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+----------------------------+------------------+----------------+
|  divider/CLK   | res_to_seg/an_o[2]_i_1_n_0             | res_to_seg/an_o[0]_i_1_n_0 |                1 |              1 |
|  divider/CLK   | start_seg7_reg_n_0                     | res_to_seg/cnt             |                1 |              1 |
|  divider/CLK   | start_seg7_reg_n_0                     |                            |                2 |              3 |
|  clk_IBUF_BUFG | mult1/FSM_sequential_state_reg[2]_2[0] | Y[3]_i_1_n_0               |                1 |              4 |
|  clk_IBUF_BUFG | a_mul_1[3]_i_1_n_0                     | a_mul_1[7]_i_1_n_0         |                2 |              4 |
|  clk_IBUF_BUFG | mult1/FSM_sequential_state_reg[2]_0[0] | Y[3]_i_1_n_0               |                2 |              6 |
|  clk_IBUF_BUFG | a_mul_1[3]_i_1_n_0                     |                            |                3 |              6 |
|  divider/CLK   | res_to_seg/an_o[2]_i_1_n_0             |                            |                4 |              9 |
|  clk_IBUF_BUFG | mult1/load_reg[0]_0[0]                 | Y[3]_i_1_n_0               |                5 |              9 |
|  clk_IBUF_BUFG | mult1/FSM_sequential_state_reg[0]_0[0] | Y[3]_i_1_n_0               |                4 |             10 |
|  clk_IBUF_BUFG | res_inner[9]_i_2_n_0                   | res_inner[9]_i_1_n_0       |                3 |             11 |
|  clk_IBUF_BUFG | mult1/sel                              | mult1/clear                |                5 |             14 |
|  clk_IBUF_BUFG | mult2/state[3]_i_2__0_n_0              | mult2/state[3]_i_1__0_n_0  |                5 |             14 |
|  clk_IBUF_BUFG |                                        |                            |               10 |             15 |
|  clk_IBUF_BUFG | mult1/E[0]                             |                            |                6 |             16 |
|  clk_IBUF_BUFG | mult2/sub_adder9_out                   |                            |                7 |             19 |
|  clk_IBUF_BUFG |                                        | divider/div_clk_o          |                6 |             24 |
+----------------+----------------------------------------+----------------------------+------------------+----------------+


