{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727804010481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727804010481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 14:33:30 2024 " "Processing started: Tue Oct  1 14:33:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727804010481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804010481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte1 -c parte1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte1 -c parte1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804010481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727804010863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727804010863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parte1-Behavior " "Found design unit 1: parte1-Behavior" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727804018367 ""} { "Info" "ISGN_ENTITY_NAME" "1 parte1 " "Found entity 1: parte1" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727804018367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte1 " "Elaborating entity \"parte1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727804018399 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable parte1.vhd(89) " "VHDL Process Statement warning at parte1.vhd(89): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1727804018401 "|parte1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag parte1.vhd(76) " "VHDL Process Statement warning at parte1.vhd(76): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1727804018404 "|parte1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cod_morse\[4\] parte1.vhd(25) " "Using initial value X (don't care) for net \"cod_morse\[4\]\" at parte1.vhd(25)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018406 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[0\] parte1.vhd(81) " "Inferred latch for \"flag\[0\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[1\] parte1.vhd(81) " "Inferred latch for \"flag\[1\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[2\] parte1.vhd(81) " "Inferred latch for \"flag\[2\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[3\] parte1.vhd(81) " "Inferred latch for \"flag\[3\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[4\] parte1.vhd(81) " "Inferred latch for \"flag\[4\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[5\] parte1.vhd(81) " "Inferred latch for \"flag\[5\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[6\] parte1.vhd(81) " "Inferred latch for \"flag\[6\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[7\] parte1.vhd(81) " "Inferred latch for \"flag\[7\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[8\] parte1.vhd(81) " "Inferred latch for \"flag\[8\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[9\] parte1.vhd(81) " "Inferred latch for \"flag\[9\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[10\] parte1.vhd(81) " "Inferred latch for \"flag\[10\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[11\] parte1.vhd(81) " "Inferred latch for \"flag\[11\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[12\] parte1.vhd(81) " "Inferred latch for \"flag\[12\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018411 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[13\] parte1.vhd(81) " "Inferred latch for \"flag\[13\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[14\] parte1.vhd(81) " "Inferred latch for \"flag\[14\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[15\] parte1.vhd(81) " "Inferred latch for \"flag\[15\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[16\] parte1.vhd(81) " "Inferred latch for \"flag\[16\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[17\] parte1.vhd(81) " "Inferred latch for \"flag\[17\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[18\] parte1.vhd(81) " "Inferred latch for \"flag\[18\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[19\] parte1.vhd(81) " "Inferred latch for \"flag\[19\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[20\] parte1.vhd(81) " "Inferred latch for \"flag\[20\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[21\] parte1.vhd(81) " "Inferred latch for \"flag\[21\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[22\] parte1.vhd(81) " "Inferred latch for \"flag\[22\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[23\] parte1.vhd(81) " "Inferred latch for \"flag\[23\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[24\] parte1.vhd(81) " "Inferred latch for \"flag\[24\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[25\] parte1.vhd(81) " "Inferred latch for \"flag\[25\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[26\] parte1.vhd(81) " "Inferred latch for \"flag\[26\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[27\] parte1.vhd(81) " "Inferred latch for \"flag\[27\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[28\] parte1.vhd(81) " "Inferred latch for \"flag\[28\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[29\] parte1.vhd(81) " "Inferred latch for \"flag\[29\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[30\] parte1.vhd(81) " "Inferred latch for \"flag\[30\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag\[31\] parte1.vhd(81) " "Inferred latch for \"flag\[31\]\" at parte1.vhd(81)" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804018412 "|parte1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727804019033 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_state High " "Register led_state will power up to High" {  } { { "parte1.vhd" "" { Text "C:/Users/14745532/Desktop/lab05/parte1a/parte1.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1727804019160 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1727804019160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727804019433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727804019433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727804019492 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727804019492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727804019492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727804019492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727804019514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 14:33:39 2024 " "Processing ended: Tue Oct  1 14:33:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727804019514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727804019514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727804019514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727804019514 ""}
