part=xcvu9p-flga2104-2-i

[hls]
clock=5
flow_target=vivado
syn.file=free_pipe_mult.cpp
syn.top=free_pipe_mult
tb.file=free_pipe_mult_tb.cpp
tb.file=result.golden.dat
syn.compile.pipeline_style=frp
syn.dataflow.default_channel=fifo
syn.dataflow.fifo_depth=16
syn.directive.interface=free_pipe_mult mode=ap_fifo B
syn.directive.interface=free_pipe_mult mode=ap_fifo out
package.output.format=ip_catalog
package.output.syn=false

