{:input (genetic.crossover/dumb-crossover 1407619063 (genetic.mutation/change-names-remove-clause 512612846 (genetic.mutation/change-constant-value 214941688 (genetic.mutation/change-constant-value 115871631 (genetic.crossover/dumb-crossover 148254364 (genetic.crossover/dumb-crossover 784506857 (genetic.mutation/change-constant-value 1788037308 (genetic.representation/genetic-representation "examples/58030.A849F769.blif")) (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif")) (genetic.mutation/change-constant-value 105391676 (genetic.mutation/change-constant-value 178466902 (genetic.representation/genetic-representation "examples/58407.DE129A50.blif"))))))) (genetic.mutation/change-constant-value 1694117950 (genetic.mutation/change-constant-value 43924805 (genetic.mutation/change-constant-value 105391676 (genetic.mutation/change-constant-value 178466902 (genetic.representation/genetic-representation "examples/58407.DE129A50.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire7_4, \\wire6_:missing );\n  wire \\:missing_edge ;\n  wire wire1_2;\n  wire \\wire2_:missing ;\n  wire wire5;\n  input \\wire6_:missing ;\n  wire \\wire6_:missing ;\n  output wire7_4;\n  wire wire7_4;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 4'h6 >> { wire1_2, \\wire:missing_edge  };\n  assign wire7_4 = 2'hx >> \\wire:missing_edge ;\n  assign wire1_2 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/FA65624C.v:3.1-20.10\" *)\nmodule postsynth(\\wire:missing_edge , wire7_4, \\wire6_:missing );\n  (* src = \"/tmp/fuzzmount731121EF/FA65624C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/FA65624C.v:5.8-5.15\" *)\n  wire wire1_2;\n  (* src = \"/tmp/fuzzmount731121EF/FA65624C.v:6.8-6.23\" *)\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/FA65624C.v:7.8-7.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount731121EF/FA65624C.v:8.9-8.24\" *)\n  input \\wire6_:missing ;\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/FA65624C.v:10.10-10.17\" *)\n  output wire7_4;\n  wire wire7_4;\n  (* src = \"/tmp/fuzzmount731121EF/FA65624C.v:12.9-12.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_2 = 1'h1;\n  assign \\wire2_:missing  = 1'h0;\n  assign wire5 = 1'h0;\n  assign wire7_4 = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:47:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821/src/top.v'.\nSBY 15:47:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] Copy '/tmp/fuzzmount731121EF/FA65624C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821/src/FA65624C.v'.\nSBY 15:47:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] Copy '/tmp/fuzzmount731121EF/FA65624C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821/src/FA65624C.post.v'.\nSBY 15:47:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] engine_0: abc pdr\nSBY 15:47:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:47:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] base: finished (returncode=0)\nSBY 15:47:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] aig: finished (returncode=0)\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] engine_0: Warning: The network has no constraints.\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] engine_0: finished (returncode=0)\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] engine_0: Status returned by engine: FAIL\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821'.\nSBY 15:47:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpka_tt821] DONE (FAIL, rc=2)\n", :err ""}}}