static void F_1 ( struct V_1 * V_2 ,\r\nunsigned int V_3 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nint V_5 ;\r\nF_2 ( & V_4 -> V_6 -> V_7 -> V_8 ) ;\r\nV_4 -> V_9 = V_3 ;\r\nif ( V_3 ) {\r\nV_5 = F_3 ( V_4 -> V_10 ,\r\nV_11 ,\r\nV_12 |\r\nV_13 , 0 ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 ,\r\nL_1 ,\r\nV_5 ) ;\r\n}\r\nV_5 = F_3 ( V_4 -> V_10 , 0x225 , 0x4000 ,\r\nV_3 ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 , L_2 ,\r\nV_5 ) ;\r\nV_5 = F_3 ( V_4 -> V_10 , 0x226 , 0x4000 ,\r\nV_3 ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 , L_2 ,\r\nV_5 ) ;\r\nif ( ! V_3 ) {\r\nV_5 = F_3 ( V_4 -> V_10 ,\r\nV_11 ,\r\nV_12 |\r\nV_13 , V_4 -> V_15 ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 ,\r\nL_3 ,\r\nV_5 ) ;\r\n}\r\nF_5 ( & V_4 -> V_6 -> V_7 -> V_8 ) ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 , int V_16 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nV_16 %= V_2 -> V_17 ;\r\nif ( V_4 -> V_18 . V_19 > 0 )\r\nF_7 ( V_4 -> V_18 . V_19 ,\r\nV_2 -> V_20 [ V_16 ] . V_21 ) ;\r\nF_3 ( V_4 -> V_10 , V_22 ,\r\nV_23 ,\r\nV_2 -> V_20 [ V_16 ] . V_24 <<\r\nV_25 ) ;\r\nF_3 ( V_4 -> V_10 , V_26 ,\r\nV_27 , V_2 -> V_20 [ V_16 ] . V_28 ) ;\r\nV_2 -> V_29 = V_16 ;\r\nF_8 ( V_4 -> V_14 , L_4 , V_16 ) ;\r\n}\r\nstatic const char * F_9 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_2 -> V_20 [ 0 ] . V_24 ) {\r\ncase 1 :\r\nreturn L_5 ;\r\ncase 2 :\r\nreturn L_6 ;\r\ncase 3 :\r\nreturn L_7 ;\r\ndefault:\r\nreturn L_8 ;\r\n}\r\n}\r\nstatic void F_10 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nconst char * V_30 = F_9 ( V_2 ) ;\r\nstruct V_31 * V_6 = V_4 -> V_6 ;\r\nint V_5 ;\r\nV_5 = F_11 ( V_6 , V_30 ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 , L_9 ,\r\nV_30 , V_5 ) ;\r\nF_12 ( V_6 ) ;\r\nif ( ! V_4 -> V_18 . V_32 ) {\r\nV_5 = F_13 ( V_4 -> V_6 , V_30 ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 , L_10 ,\r\nV_30 , V_5 ) ;\r\nF_12 ( V_6 ) ;\r\n}\r\n}\r\nstatic void F_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nbool V_33 ;\r\nint V_5 ;\r\nF_15 ( V_2 -> V_14 ) ;\r\nif ( V_2 -> V_34 ) {\r\nV_5 = F_16 ( V_2 -> V_35 , false ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 ,\r\nL_11 ,\r\nV_5 ) ;\r\n}\r\n}\r\nV_5 = F_18 ( V_2 -> V_35 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_12 ,\r\nV_5 ) ;\r\n}\r\nif ( V_2 -> V_36 ) {\r\nF_19 ( V_4 -> V_10 , 0x80 , 0x3 ) ;\r\nF_19 ( V_4 -> V_10 , 0x294 , 0 ) ;\r\nF_19 ( V_4 -> V_10 , 0x80 , 0x0 ) ;\r\n}\r\nF_3 ( V_4 -> V_10 ,\r\nV_26 ,\r\nV_37 , V_38 ) ;\r\nF_10 ( V_2 ) ;\r\nF_20 ( V_4 -> V_10 , V_22 ,\r\nV_39 , V_39 ,\r\n& V_33 ) ;\r\nif ( ! V_33 ) {\r\nF_21 ( V_2 -> V_35 ) ;\r\nF_22 ( V_2 -> V_14 ) ;\r\n}\r\n}\r\nstatic void F_23 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nconst char * V_30 = F_9 ( V_2 ) ;\r\nstruct V_31 * V_6 = V_4 -> V_6 ;\r\nbool V_33 ;\r\nint V_5 ;\r\nF_20 ( V_4 -> V_10 , V_22 ,\r\nV_39 , 0 ,\r\n& V_33 ) ;\r\nV_5 = F_13 ( V_6 , V_30 ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 ,\r\nL_10 ,\r\nV_30 , V_5 ) ;\r\nF_12 ( V_6 ) ;\r\nif ( V_2 -> V_36 ) {\r\nF_19 ( V_4 -> V_10 , 0x80 , 0x3 ) ;\r\nF_19 ( V_4 -> V_10 , 0x294 , 2 ) ;\r\nF_19 ( V_4 -> V_10 , 0x80 , 0x0 ) ;\r\n}\r\nV_5 = F_16 ( V_2 -> V_35 , true ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_13 ,\r\nV_5 ) ;\r\n}\r\nif ( V_33 ) {\r\nF_21 ( V_2 -> V_35 ) ;\r\nF_24 ( V_2 -> V_14 ) ;\r\nF_22 ( V_2 -> V_14 ) ;\r\n}\r\n}\r\nstatic int F_25 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nunsigned int V_40 , V_41 ;\r\nint V_5 ;\r\nV_5 = F_26 ( V_4 -> V_10 , V_42 , & V_40 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_14 ,\r\nV_5 ) ;\r\nreturn V_5 ;\r\n}\r\nswitch ( V_2 -> V_43 ) {\r\ncase 0 :\r\nif ( ! ( V_40 & V_44 ) ) {\r\nF_17 ( V_4 -> V_14 , L_15 ,\r\nV_40 ) ;\r\nreturn - V_45 ;\r\n}\r\nV_40 &= V_46 ;\r\nbreak;\r\ncase 1 :\r\nif ( ! ( V_40 & V_47 ) ) {\r\nF_17 ( V_4 -> V_14 , L_15 ,\r\nV_40 ) ;\r\nreturn - V_45 ;\r\n}\r\nV_5 = F_26 ( V_4 -> V_10 , V_48 , & V_40 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_16 ,\r\nV_5 ) ;\r\nreturn - V_45 ;\r\n}\r\nF_26 ( V_4 -> V_10 , V_49 ,\r\n& V_41 ) ;\r\nV_41 = ( V_41 & V_50 )\r\n>> V_51 ;\r\nif ( V_41 < F_27 ( V_52 ) - 1 &&\r\n( V_40 < 100 || V_40 >= 0x3fb ) ) {\r\nV_41 ++ ;\r\nF_8 ( V_4 -> V_14 , L_17 ,\r\nV_41 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_49 ,\r\nV_50 ,\r\nV_41 <<\r\nV_51 ) ;\r\nreturn - V_45 ;\r\n}\r\nif ( V_40 < 100 || V_40 >= 0x3fb ) {\r\nF_8 ( V_4 -> V_14 , L_18 ) ;\r\nreturn V_53 ;\r\n}\r\nF_8 ( V_4 -> V_14 , L_19 ,\r\nV_40 , V_41 ) ;\r\nV_40 = V_52 [ V_41 ] . V_54\r\n/ ( ( V_40 * 100 ) -\r\nV_52 [ V_41 ] . V_55 ) ;\r\nbreak;\r\ndefault:\r\nF_4 ( V_4 -> V_14 , L_20 ,\r\nV_2 -> V_43 ) ;\r\ncase 2 :\r\nif ( ! ( V_40 & V_47 ) ) {\r\nF_17 ( V_4 -> V_14 , L_15 ,\r\nV_40 ) ;\r\nreturn - V_45 ;\r\n}\r\nV_40 &= V_56 ;\r\nV_40 /= 2 ;\r\nF_26 ( V_4 -> V_10 , V_49 ,\r\n& V_41 ) ;\r\nV_41 = ( V_41 & V_50 )\r\n>> V_51 ;\r\nif ( V_41 < F_27 ( V_57 ) - 1 &&\r\n( V_40 >= V_57 [ V_41 ] . V_58 ) ) {\r\nV_41 ++ ;\r\nF_8 ( V_4 -> V_14 , L_21 ,\r\nV_57 [ V_41 ] . V_59 ,\r\nV_57 [ V_41 ] . V_58 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_49 ,\r\nV_50 ,\r\nV_41 <<\r\nV_51 ) ;\r\nreturn - V_45 ;\r\n}\r\nif ( V_41 && ( V_40 < V_57 [ V_41 ] . V_59 ) ) {\r\nF_8 ( V_4 -> V_14 , L_22 ,\r\nV_57 [ V_41 ] . V_59 ) ;\r\nV_40 = V_57 [ V_41 ] . V_59 ;\r\n}\r\n}\r\nF_8 ( V_4 -> V_14 , L_23 , V_40 ) ;\r\nreturn V_40 ;\r\n}\r\nstatic int F_28 ( struct V_1 * V_2 , int * V_60 ,\r\nbool * V_61 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nint V_62 = V_4 -> V_18 . V_63 ;\r\nif ( V_4 -> V_18 . V_64 ) {\r\nV_2 -> V_65 [ V_2 -> V_66 ++ ] = * V_60 ;\r\nif ( V_62 && V_2 -> V_66 == 1 ) {\r\nF_8 ( V_4 -> V_14 , L_24 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_26 ,\r\nV_37 |\r\nV_27 ,\r\nV_67 |\r\nV_2 -> V_20 [ 0 ] . V_28 ) ;\r\nF_7 ( V_62 , 1 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_49 ,\r\nV_68 , V_68 ) ;\r\nreturn - V_45 ;\r\n}\r\nF_8 ( V_4 -> V_14 , L_25 ,\r\nV_2 -> V_65 [ 0 ] , V_2 -> V_65 [ 1 ] ) ;\r\n* V_60 = V_2 -> V_65 [ 0 ] ;\r\nif ( * V_60 >= V_53 && ! V_2 -> V_69 ) {\r\nF_8 ( V_4 -> V_14 , L_26 ) ;\r\nV_2 -> V_66 = 0 ;\r\nV_2 -> V_69 = true ;\r\nF_29 ( V_2 ) ;\r\nF_30 ( V_2 -> V_14 ) ;\r\nreturn - V_45 ;\r\n}\r\nif ( ! V_62 || V_2 -> V_65 [ 1 ] > 50 ) {\r\nF_8 ( V_4 -> V_14 , L_27 ) ;\r\n* V_61 = true ;\r\nV_2 -> V_34 = true ;\r\n} else {\r\nF_8 ( V_4 -> V_14 , L_28 ) ;\r\n}\r\nF_3 ( V_4 -> V_10 ,\r\nV_26 ,\r\nV_27 ,\r\nV_2 -> V_20 [ 0 ] . V_28 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_31 ( int V_70 , void * V_71 )\r\n{\r\nstruct V_1 * V_2 = V_71 ;\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nint V_62 = V_4 -> V_18 . V_63 ;\r\nint V_72 = V_73 ;\r\nint V_5 , V_60 ;\r\nbool V_61 = false ;\r\nF_2 ( & V_2 -> V_74 ) ;\r\nif ( ! V_2 -> V_75 ) {\r\nF_4 ( V_4 -> V_14 , L_29 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nreturn V_76 ;\r\n}\r\nV_5 = F_32 ( & V_2 -> V_77 , V_78 ) ;\r\nif ( V_5 < 0 ) {\r\nF_17 ( V_4 -> V_14 , L_30 ,\r\nV_5 ) ;\r\ngoto V_79;\r\n} else if ( ! V_5 ) {\r\nF_8 ( V_4 -> V_14 , L_31 ) ;\r\ngoto V_80;\r\n}\r\nV_5 = F_25 ( V_2 ) ;\r\nif ( V_5 == - V_45 )\r\ngoto V_79;\r\nelse if ( V_5 < 0 )\r\ngoto V_80;\r\nV_60 = V_5 ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_49 ,\r\nV_50 | V_68 ,\r\n0 ) ;\r\nV_5 = F_28 ( V_2 , & V_60 , & V_61 ) ;\r\nif ( V_5 == - V_45 )\r\ngoto V_79;\r\nelse if ( V_5 < 0 )\r\ngoto V_80;\r\nif ( V_60 >= 5000 )\r\nV_72 = V_81 ;\r\nelse\r\nV_72 = V_73 ;\r\nV_5 = F_33 ( & V_2 -> V_77 , V_72 , true ) ;\r\nif ( V_5 != 0 )\r\nF_17 ( V_4 -> V_14 , L_32 ,\r\nV_5 ) ;\r\nV_80:\r\nF_3 ( V_4 -> V_10 ,\r\nV_49 ,\r\nV_50 | V_68 ,\r\n0 ) ;\r\nF_1 ( V_2 , 0 ) ;\r\nif ( V_62 )\r\nF_7 ( V_62 , 0 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_26 ,\r\nV_37 , V_38 ) ;\r\nif ( V_61 || V_2 -> V_61 )\r\nF_14 ( V_2 ) ;\r\nif ( V_2 -> V_75 ) {\r\nF_22 ( V_2 -> V_14 ) ;\r\nV_2 -> V_75 = false ;\r\n}\r\nV_2 -> V_82 = true ;\r\nV_79:\r\nF_5 ( & V_2 -> V_74 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic void F_34 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nint V_5 ;\r\nif ( V_2 -> V_82 )\r\nreturn;\r\nF_8 ( V_4 -> V_14 , L_33 ) ;\r\nF_15 ( V_2 -> V_14 ) ;\r\nV_2 -> V_75 = true ;\r\nif ( V_2 -> V_61 )\r\nF_23 ( V_2 ) ;\r\nF_1 ( V_2 , 0x4000 ) ;\r\nV_5 = F_3 ( V_4 -> V_10 ,\r\nV_26 ,\r\nV_37 ,\r\nV_84 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_34 , V_5 ) ;\r\ngoto V_85;\r\n}\r\nV_5 = F_3 ( V_4 -> V_10 , V_49 ,\r\nV_68 , V_68 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_35 ,\r\nV_5 ) ;\r\ngoto V_85;\r\n}\r\nreturn;\r\nV_85:\r\nF_3 ( V_4 -> V_10 , V_26 ,\r\nV_37 , V_38 ) ;\r\nV_5 = F_35 ( & V_2 -> V_77 ,\r\n1 << V_73 ,\r\n1 << V_73 ) ;\r\nif ( V_5 != 0 )\r\nF_17 ( V_4 -> V_14 , L_36 , V_5 ) ;\r\nif ( V_2 -> V_61 )\r\nF_14 ( V_2 ) ;\r\nV_2 -> V_75 = false ;\r\n}\r\nstatic void F_29 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nint V_86 = 32 ;\r\nbool V_61 ;\r\nint V_5 ;\r\nF_8 ( V_4 -> V_14 , L_37 ) ;\r\nF_36 ( V_2 -> V_14 ) ;\r\nV_2 -> V_75 = true ;\r\nF_1 ( V_2 , 0x4000 ) ;\r\nV_5 = F_3 ( V_4 -> V_10 ,\r\nV_26 ,\r\nV_27 | V_37 ,\r\nV_2 -> V_20 [ 0 ] . V_28 |\r\nV_84 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_34 , V_5 ) ;\r\ngoto V_85;\r\n}\r\nif ( V_4 -> V_18 . V_87 ) {\r\nV_5 = F_3 ( V_4 -> V_10 ,\r\nV_49 ,\r\nV_68 , V_68 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 ,\r\nL_35 ,\r\nV_5 ) ;\r\ngoto V_85;\r\n}\r\n} else {\r\nF_28 ( V_2 , & V_86 , & V_61 ) ;\r\n}\r\nreturn;\r\nV_85:\r\nF_3 ( V_4 -> V_10 , V_26 ,\r\nV_37 , V_38 ) ;\r\nV_5 = F_35 ( & V_2 -> V_77 ,\r\n1 << V_73 ,\r\n1 << V_73 ) ;\r\nif ( V_5 != 0 )\r\nF_17 ( V_4 -> V_14 , L_36 , V_5 ) ;\r\nV_2 -> V_75 = false ;\r\n}\r\nstatic void F_37 ( struct V_88 * V_89 )\r\n{\r\nstruct V_1 * V_2 = F_38 ( V_89 ,\r\nstruct V_1 ,\r\nV_90 . V_89 ) ;\r\nF_2 ( & V_2 -> V_74 ) ;\r\nF_8 ( V_2 -> V_4 -> V_14 , L_38 ) ;\r\nF_34 ( V_2 ) ;\r\nV_2 -> V_34 = false ;\r\nF_23 ( V_2 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\n}\r\nstatic void F_39 ( struct V_88 * V_89 )\r\n{\r\nstruct V_1 * V_2 = F_38 ( V_89 ,\r\nstruct V_1 ,\r\nV_91 . V_89 ) ;\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nunsigned int V_40 = 0 , V_92 ;\r\nint V_5 , V_93 , V_94 ;\r\nF_40 ( & V_2 -> V_90 ) ;\r\nF_2 ( & V_2 -> V_74 ) ;\r\nV_5 = F_32 ( & V_2 -> V_77 , V_78 ) ;\r\nif ( V_5 < 0 ) {\r\nF_17 ( V_4 -> V_14 , L_30 ,\r\nV_5 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nreturn;\r\n} else if ( ! V_5 ) {\r\nF_8 ( V_4 -> V_14 , L_39 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nreturn;\r\n}\r\nfor ( V_93 = 0 ; V_93 < 10 && ! ( V_40 & V_95 ) ; V_93 ++ ) {\r\nV_5 = F_26 ( V_4 -> V_10 , V_96 , & V_40 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 ,\r\nL_40 , V_5 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nreturn;\r\n}\r\nF_8 ( V_4 -> V_14 , L_41 , V_40 ) ;\r\nif ( ! ( V_40 & V_97 ) ) {\r\nF_4 ( V_4 -> V_14 ,\r\nL_42 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nreturn;\r\n}\r\n}\r\nif ( V_93 == 10 && ! ( V_40 & V_95 ) ) {\r\nF_17 ( V_4 -> V_14 , L_43 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nreturn;\r\n}\r\nif ( ! ( V_40 & V_98 ) ) {\r\nF_4 ( V_4 -> V_14 , L_44 ) ;\r\nV_2 -> V_34 = false ;\r\ngoto V_99;\r\n}\r\nif ( V_2 -> V_34 && ( V_40 & V_100 ) ) {\r\nF_34 ( V_2 ) ;\r\nV_5 = F_35 ( & V_2 -> V_77 ,\r\n1 << V_101 ,\r\n1 << V_101 ) ;\r\nif ( V_5 != 0 )\r\nF_17 ( V_4 -> V_14 , L_45 ,\r\nV_5 ) ;\r\nV_5 = F_16 ( V_2 -> V_35 , false ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_13 ,\r\nV_5 ) ;\r\n}\r\nV_2 -> V_61 = true ;\r\nV_2 -> V_34 = false ;\r\ngoto V_99;\r\n}\r\nif ( V_2 -> V_34 && ( V_40 & V_102 ) ) {\r\nif ( V_2 -> V_103 >= V_2 -> V_17 * 10 ) {\r\nF_8 ( V_4 -> V_14 , L_46 ) ;\r\nF_34 ( V_2 ) ;\r\nV_2 -> V_34 = false ;\r\nF_23 ( V_2 ) ;\r\n} else {\r\nV_2 -> V_29 ++ ;\r\nif ( V_2 -> V_29 == V_2 -> V_17 )\r\nV_2 -> V_29 = 0 ;\r\nF_6 ( V_2 , V_2 -> V_29 ) ;\r\nV_2 -> V_103 ++ ;\r\n}\r\ngoto V_99;\r\n}\r\nif ( V_40 & V_104 ) {\r\nif ( V_2 -> V_61 ) {\r\nF_8 ( V_4 -> V_14 , L_47 ) ;\r\nV_92 = V_40 & V_105 ;\r\nV_92 >>= V_106 ;\r\nfor ( V_93 = 0 ; V_93 < V_2 -> V_107 ; V_93 ++ )\r\nF_41 ( V_2 -> V_108 ,\r\nV_2 -> V_109 [ V_93 ] . V_94 , 0 ) ;\r\nF_42 ( ! V_92 ) ;\r\nF_42 ( F_43 ( V_92 ) - 1 >= V_2 -> V_107 ) ;\r\nif ( V_92 && F_43 ( V_92 ) - 1 < V_2 -> V_107 ) {\r\nV_94 = V_2 -> V_109 [ F_43 ( V_92 ) - 1 ] . V_94 ;\r\nF_41 ( V_2 -> V_108 , V_94 , 1 ) ;\r\nF_44 ( V_2 -> V_108 ) ;\r\n}\r\n} else if ( V_2 -> V_34 ) {\r\nF_8 ( V_4 -> V_14 , L_48 ) ;\r\nV_2 -> V_34 = false ;\r\nF_23 ( V_2 ) ;\r\nF_34 ( V_2 ) ;\r\n} else {\r\nF_4 ( V_4 -> V_14 , L_49 ,\r\nV_40 ) ;\r\n}\r\n} else {\r\nF_8 ( V_4 -> V_14 , L_50 ) ;\r\nfor ( V_93 = 0 ; V_93 < V_2 -> V_107 ; V_93 ++ )\r\nF_41 ( V_2 -> V_108 ,\r\nV_2 -> V_109 [ V_93 ] . V_94 , 0 ) ;\r\nF_44 ( V_2 -> V_108 ) ;\r\nF_10 ( V_2 ) ;\r\n}\r\nV_99:\r\nif ( V_2 -> V_34 )\r\nF_45 ( V_110 ,\r\n& V_2 -> V_90 ,\r\nF_46 ( V_2 -> V_111 ) ) ;\r\nF_24 ( V_2 -> V_14 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\n}\r\nstatic T_1 F_47 ( int V_70 , void * V_71 )\r\n{\r\nstruct V_1 * V_2 = V_71 ;\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nint V_112 = V_4 -> V_18 . V_113 ;\r\nF_40 ( & V_2 -> V_91 ) ;\r\nF_40 ( & V_2 -> V_90 ) ;\r\nF_2 ( & V_2 -> V_74 ) ;\r\nif ( ! V_2 -> V_34 )\r\nV_112 = 0 ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nif ( V_112 )\r\nF_45 ( V_110 ,\r\n& V_2 -> V_91 ,\r\nF_46 ( V_112 ) ) ;\r\nelse\r\nF_39 ( & V_2 -> V_91 . V_89 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic void F_48 ( struct V_88 * V_89 )\r\n{\r\nstruct V_1 * V_2 = F_38 ( V_89 ,\r\nstruct V_1 ,\r\nV_114 . V_89 ) ;\r\nF_2 ( & V_2 -> V_74 ) ;\r\nF_29 ( V_2 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\n}\r\nstatic T_1 F_49 ( int V_70 , void * V_71 )\r\n{\r\nstruct V_1 * V_2 = V_71 ;\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nunsigned int V_40 , V_115 , V_116 ;\r\nbool V_117 , V_118 ;\r\nint V_5 , V_93 ;\r\nV_117 = F_40 ( & V_2 -> V_114 ) ;\r\nV_118 = F_40 ( & V_2 -> V_90 ) ;\r\nF_36 ( V_2 -> V_14 ) ;\r\nF_2 ( & V_2 -> V_74 ) ;\r\nif ( V_4 -> V_18 . V_119 ) {\r\nV_116 = V_120 ;\r\nV_115 = 0 ;\r\n} else {\r\nV_116 = V_121 ;\r\nV_115 = V_121 ;\r\n}\r\nV_5 = F_26 ( V_4 -> V_10 , V_122 , & V_40 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_51 ,\r\nV_5 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nF_22 ( V_2 -> V_14 ) ;\r\nreturn V_76 ;\r\n}\r\nV_40 &= V_116 ;\r\nif ( V_40 == V_2 -> V_123 ) {\r\nF_8 ( V_4 -> V_14 , L_52 ) ;\r\nif ( V_117 )\r\nF_45 ( V_110 ,\r\n& V_2 -> V_114 ,\r\nF_46 ( V_124 ) ) ;\r\nif ( V_118 ) {\r\nint V_111 = V_2 -> V_111 ;\r\nF_45 ( V_110 ,\r\n& V_2 -> V_90 ,\r\nF_46 ( V_111 ) ) ;\r\n}\r\ngoto V_79;\r\n}\r\nV_2 -> V_123 = V_40 ;\r\nif ( V_2 -> V_123 == V_115 ) {\r\nF_8 ( V_4 -> V_14 , L_53 ) ;\r\nV_5 = F_33 ( & V_2 -> V_77 ,\r\nV_78 , true ) ;\r\nif ( V_5 != 0 )\r\nF_17 ( V_4 -> V_14 , L_54 ,\r\nV_5 ) ;\r\nif ( ! V_4 -> V_18 . V_64 ) {\r\nV_2 -> V_34 = true ;\r\nV_2 -> V_61 = false ;\r\nV_2 -> V_103 = 0 ;\r\nF_14 ( V_2 ) ;\r\n} else {\r\nF_45 ( V_110 ,\r\n& V_2 -> V_114 ,\r\nF_46 ( V_124 ) ) ;\r\n}\r\nF_3 ( V_4 -> V_10 ,\r\nV_125 ,\r\nV_126 | V_127 , 0 ) ;\r\n} else {\r\nF_8 ( V_4 -> V_14 , L_55 ) ;\r\nF_23 ( V_2 ) ;\r\nV_2 -> V_66 = 0 ;\r\nfor ( V_93 = 0 ; V_93 < F_27 ( V_2 -> V_65 ) ; V_93 ++ )\r\nV_2 -> V_65 [ V_93 ] = 0 ;\r\nV_2 -> V_61 = false ;\r\nV_2 -> V_82 = false ;\r\nV_2 -> V_69 = false ;\r\nfor ( V_93 = 0 ; V_93 < V_2 -> V_107 ; V_93 ++ )\r\nF_41 ( V_2 -> V_108 ,\r\nV_2 -> V_109 [ V_93 ] . V_94 , 0 ) ;\r\nF_44 ( V_2 -> V_108 ) ;\r\nV_5 = F_35 ( & V_2 -> V_77 , 0xffffffff , 0 ) ;\r\nif ( V_5 != 0 )\r\nF_17 ( V_4 -> V_14 , L_56 ,\r\nV_5 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_125 ,\r\nV_126 | V_127 ,\r\nV_126 | V_127 ) ;\r\n}\r\nif ( V_4 -> V_18 . V_111 )\r\nV_2 -> V_111 = V_4 -> V_18 . V_111 ;\r\nelse\r\nV_2 -> V_111 = V_128 ;\r\nV_79:\r\nF_19 ( V_4 -> V_10 , V_129 ,\r\nV_130 |\r\nV_131 |\r\nV_132 |\r\nV_133 ) ;\r\nF_5 ( & V_2 -> V_74 ) ;\r\nF_24 ( V_2 -> V_14 ) ;\r\nF_22 ( V_2 -> V_14 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic void F_50 ( struct V_4 * V_4 , int V_134 ,\r\nunsigned int V_135 )\r\n{\r\nint V_136 ;\r\nunsigned int V_116 ;\r\nV_136 = V_137 - ( V_134 / 2 ) ;\r\nif ( ! ( V_134 % 2 ) ) {\r\nV_116 = 0x3f00 ;\r\nV_135 <<= 8 ;\r\n} else {\r\nV_116 = 0x3f ;\r\n}\r\nF_3 ( V_4 -> V_10 , V_136 , V_116 , V_135 ) ;\r\n}\r\nstatic int F_51 ( struct V_138 * V_139 )\r\n{\r\nstruct V_4 * V_4 = F_52 ( V_139 -> V_14 . V_140 ) ;\r\nstruct V_141 * V_18 = & V_4 -> V_18 ;\r\nstruct V_1 * V_2 ;\r\nunsigned int V_40 ;\r\nint V_142 , V_143 ;\r\nint V_5 , V_16 , V_93 , V_144 ;\r\nif ( ! V_4 -> V_6 || ! V_4 -> V_6 -> V_7 )\r\nreturn - V_145 ;\r\nV_2 = F_53 ( & V_139 -> V_14 , sizeof( * V_2 ) , V_146 ) ;\r\nif ( ! V_2 ) {\r\nF_17 ( & V_139 -> V_14 , L_57 ) ;\r\nV_5 = - V_147 ;\r\ngoto V_85;\r\n}\r\nV_2 -> V_35 = F_54 ( V_4 -> V_14 , L_8 ) ;\r\nif ( F_55 ( V_2 -> V_35 ) ) {\r\nV_5 = F_56 ( V_2 -> V_35 ) ;\r\nF_17 ( V_4 -> V_14 , L_58 , V_5 ) ;\r\ngoto V_85;\r\n}\r\nF_57 ( & V_2 -> V_74 ) ;\r\nV_2 -> V_4 = V_4 ;\r\nV_2 -> V_14 = & V_139 -> V_14 ;\r\nV_2 -> V_123 = ~ ( V_120 | V_121 ) ;\r\nF_58 ( & V_2 -> V_114 , F_48 ) ;\r\nF_58 ( & V_2 -> V_91 , F_39 ) ;\r\nF_58 ( & V_2 -> V_90 , F_37 ) ;\r\nF_59 ( V_139 , V_2 ) ;\r\nswitch ( V_4 -> type ) {\r\ncase V_148 :\r\nswitch ( V_4 -> V_149 ) {\r\ncase 0 :\r\nV_2 -> V_36 = true ;\r\nbreak;\r\ndefault:\r\nV_2 -> V_150 = true ;\r\nV_2 -> V_43 = 1 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_151 :\r\nswitch ( V_4 -> V_149 ) {\r\ncase 0 ... 2 :\r\nbreak;\r\ndefault:\r\nV_2 -> V_150 = true ;\r\nV_2 -> V_43 = 2 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_2 -> V_77 . V_152 = L_59 ;\r\nV_2 -> V_77 . V_14 . V_140 = V_4 -> V_14 ;\r\nV_2 -> V_77 . V_153 = V_154 ;\r\nV_5 = F_60 ( & V_2 -> V_77 ) ;\r\nif ( V_5 < 0 ) {\r\nF_17 ( V_4 -> V_14 , L_60 ,\r\nV_5 ) ;\r\ngoto V_85;\r\n}\r\nV_2 -> V_108 = F_61 ( & V_139 -> V_14 ) ;\r\nif ( ! V_2 -> V_108 ) {\r\nF_17 ( V_4 -> V_14 , L_61 ) ;\r\nV_5 = - V_147 ;\r\ngoto V_155;\r\n}\r\nV_2 -> V_108 -> V_152 = L_62 ;\r\nV_2 -> V_108 -> V_156 = L_63 ;\r\nV_2 -> V_108 -> V_14 . V_140 = & V_139 -> V_14 ;\r\nif ( V_18 -> V_157 ) {\r\nV_2 -> V_20 = V_18 -> V_158 ;\r\nV_2 -> V_17 = V_18 -> V_157 ;\r\n} else {\r\nV_2 -> V_20 = V_159 ;\r\nV_2 -> V_17 = F_27 ( V_159 ) ;\r\n}\r\nif ( V_4 -> V_18 . V_19 > 0 ) {\r\nif ( V_2 -> V_20 [ 0 ] . V_21 )\r\nV_16 = V_160 ;\r\nelse\r\nV_16 = V_161 ;\r\nV_5 = F_62 ( & V_139 -> V_14 ,\r\nV_4 -> V_18 . V_19 ,\r\nV_16 ,\r\nL_64 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_65 ,\r\nV_4 -> V_18 . V_19 , V_5 ) ;\r\ngoto V_155;\r\n}\r\n}\r\nif ( V_4 -> V_18 . V_63 > 0 ) {\r\nV_5 = F_62 ( & V_139 -> V_14 ,\r\nV_4 -> V_18 . V_63 ,\r\nV_161 ,\r\nL_66 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( V_4 -> V_14 , L_65 ,\r\nV_4 -> V_18 . V_63 , V_5 ) ;\r\ngoto V_155;\r\n}\r\n}\r\nif ( V_4 -> V_18 . V_162 )\r\nF_3 ( V_4 -> V_10 , V_22 ,\r\nV_163 ,\r\nV_4 -> V_18 . V_162\r\n<< V_164 ) ;\r\nif ( V_4 -> V_18 . V_165 )\r\nF_3 ( V_4 -> V_10 , V_22 ,\r\nV_166 ,\r\nV_4 -> V_18 . V_165\r\n<< V_167 ) ;\r\nif ( V_4 -> V_18 . V_168 )\r\nF_3 ( V_4 -> V_10 , V_22 ,\r\nV_169 ,\r\nV_4 -> V_18 . V_168\r\n<< V_170 ) ;\r\nF_63 ( F_27 ( V_171 ) != 0x40 ) ;\r\nif ( V_4 -> V_18 . V_107 ) {\r\nV_2 -> V_109 = V_18 -> V_109 ;\r\nV_2 -> V_107 = V_18 -> V_107 ;\r\n} else {\r\nV_2 -> V_109 = V_172 ;\r\nV_2 -> V_107 = F_27 ( V_172 ) ;\r\n}\r\nif ( V_4 -> V_18 . V_107 > V_173 ) {\r\nF_17 ( V_4 -> V_14 , L_67 ,\r\nV_4 -> V_18 . V_107 ) ;\r\n}\r\nif ( V_2 -> V_107 > 1 ) {\r\nfor ( V_93 = 1 ; V_93 < V_2 -> V_107 ; V_93 ++ ) {\r\nif ( V_2 -> V_109 [ V_93 - 1 ] . V_58 >\r\nV_2 -> V_109 [ V_93 ] . V_58 ) {\r\nF_17 ( V_4 -> V_14 ,\r\nL_68 ) ;\r\nV_5 = - V_174 ;\r\ngoto V_175;\r\n}\r\n}\r\n}\r\nF_3 ( V_4 -> V_10 , V_176 ,\r\nV_177 , 0x81 ) ;\r\nfor ( V_93 = 0 ; V_93 < V_2 -> V_107 ; V_93 ++ ) {\r\nfor ( V_144 = 0 ; V_144 < F_27 ( V_171 ) ; V_144 ++ )\r\nif ( V_171 [ V_144 ] >= V_2 -> V_109 [ V_93 ] . V_58 )\r\nbreak;\r\nif ( V_144 == F_27 ( V_171 ) ) {\r\nF_17 ( V_4 -> V_14 , L_69 ,\r\nV_2 -> V_109 [ V_93 ] . V_58 ) ;\r\nV_5 = - V_174 ;\r\ngoto V_175;\r\n}\r\nF_8 ( V_4 -> V_14 , L_70 ,\r\nV_171 [ V_144 ] , V_93 ) ;\r\nF_50 ( V_4 , V_93 , V_144 ) ;\r\nF_64 ( V_2 -> V_108 , V_178 ,\r\nV_2 -> V_109 [ V_93 ] . V_94 ) ;\r\nF_3 ( V_4 -> V_10 , V_176 ,\r\n1 << V_93 , 1 << V_93 ) ;\r\n}\r\nfor (; V_93 < V_173 ; V_93 ++ )\r\nF_50 ( V_4 , V_93 , 0x3f ) ;\r\nif ( V_2 -> V_150 ) {\r\nif ( V_4 -> V_18 . V_119 ) {\r\nV_40 = 0xc101 ;\r\nif ( V_4 -> V_18 . V_179 )\r\nV_40 &= ~ V_180 ;\r\nF_19 ( V_4 -> V_10 , V_181 ,\r\nV_40 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_182 ,\r\nV_183 , 0x9 ) ;\r\n} else {\r\nF_3 ( V_4 -> V_10 ,\r\nV_182 ,\r\nV_183 , 0x4 ) ;\r\n}\r\nF_3 ( V_4 -> V_10 ,\r\nV_125 ,\r\nV_126 ,\r\nV_126 ) ;\r\n}\r\nF_6 ( V_2 , 0 ) ;\r\nF_65 ( & V_139 -> V_14 ) ;\r\nF_66 ( & V_139 -> V_14 ) ;\r\nF_36 ( & V_139 -> V_14 ) ;\r\nif ( V_4 -> V_18 . V_119 ) {\r\nV_143 = V_184 ;\r\nV_142 = V_185 ;\r\n} else {\r\nV_143 = V_186 ;\r\nV_142 = V_187 ;\r\n}\r\nV_5 = F_67 ( V_4 , V_143 ,\r\nL_71 , F_49 , V_2 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( & V_139 -> V_14 , L_72 ,\r\nV_5 ) ;\r\ngoto V_175;\r\n}\r\nV_5 = F_68 ( V_4 , V_143 , 1 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( & V_139 -> V_14 , L_73 ,\r\nV_5 ) ;\r\ngoto V_188;\r\n}\r\nV_5 = F_67 ( V_4 , V_142 ,\r\nL_74 , F_49 , V_2 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( & V_139 -> V_14 , L_75 , V_5 ) ;\r\ngoto V_189;\r\n}\r\nV_5 = F_68 ( V_4 , V_142 , 1 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( & V_139 -> V_14 , L_76 ,\r\nV_5 ) ;\r\ngoto V_190;\r\n}\r\nV_5 = F_67 ( V_4 , V_191 ,\r\nL_77 , F_47 , V_2 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( & V_139 -> V_14 , L_78 , V_5 ) ;\r\ngoto V_192;\r\n}\r\nV_5 = F_67 ( V_4 , V_193 ,\r\nL_66 , F_31 , V_2 ) ;\r\nif ( V_5 != 0 ) {\r\nF_17 ( & V_139 -> V_14 , L_79 , V_5 ) ;\r\ngoto V_194;\r\n}\r\nF_69 ( V_4 ) ;\r\nF_3 ( V_4 -> V_10 , V_125 ,\r\nV_127 , V_127 ) ;\r\nF_3 ( V_4 -> V_10 , V_195 ,\r\nV_196 , V_196 ) ;\r\nV_5 = F_16 ( V_2 -> V_35 , true ) ;\r\nif ( V_5 != 0 )\r\nF_4 ( V_4 -> V_14 , L_80 ,\r\nV_5 ) ;\r\nF_30 ( & V_139 -> V_14 ) ;\r\nV_5 = F_70 ( V_2 -> V_108 ) ;\r\nif ( V_5 ) {\r\nF_17 ( & V_139 -> V_14 , L_81 , V_5 ) ;\r\ngoto V_197;\r\n}\r\nreturn 0 ;\r\nV_197:\r\nF_71 ( V_4 , V_193 , V_2 ) ;\r\nV_194:\r\nF_71 ( V_4 , V_191 , V_2 ) ;\r\nV_192:\r\nF_68 ( V_4 , V_142 , 0 ) ;\r\nV_190:\r\nF_71 ( V_4 , V_142 , V_2 ) ;\r\nV_189:\r\nF_68 ( V_4 , V_143 , 0 ) ;\r\nV_188:\r\nF_71 ( V_4 , V_143 , V_2 ) ;\r\nV_175:\r\nV_155:\r\nF_72 ( & V_139 -> V_14 ) ;\r\nF_73 ( & V_2 -> V_77 ) ;\r\nV_85:\r\nreturn V_5 ;\r\n}\r\nstatic int F_74 ( struct V_138 * V_139 )\r\n{\r\nstruct V_1 * V_2 = F_75 ( V_139 ) ;\r\nstruct V_4 * V_4 = V_2 -> V_4 ;\r\nint V_143 , V_142 ;\r\nF_72 ( & V_139 -> V_14 ) ;\r\nF_3 ( V_4 -> V_10 ,\r\nV_182 ,\r\nV_183 , 0 ) ;\r\nif ( V_4 -> V_18 . V_119 ) {\r\nV_143 = V_184 ;\r\nV_142 = V_185 ;\r\n} else {\r\nV_143 = V_186 ;\r\nV_142 = V_187 ;\r\n}\r\nF_68 ( V_4 , V_143 , 0 ) ;\r\nF_68 ( V_4 , V_142 , 0 ) ;\r\nF_71 ( V_4 , V_193 , V_2 ) ;\r\nF_71 ( V_4 , V_191 , V_2 ) ;\r\nF_71 ( V_4 , V_143 , V_2 ) ;\r\nF_71 ( V_4 , V_142 , V_2 ) ;\r\nF_40 ( & V_2 -> V_114 ) ;\r\nF_3 ( V_4 -> V_10 , V_195 ,\r\nV_196 , 0 ) ;\r\nF_76 ( V_4 ) ;\r\nF_73 ( & V_2 -> V_77 ) ;\r\nreturn 0 ;\r\n}
