{"sha": "d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "node_id": "C_kwDOANBUbNoAKGQ3YTQ3ZWQxN2FkOWNkZGI3YjhmMjE4NDIwNDgxNGU3NTU0ZmZjMmY", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-02-11T00:17:31Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-02-11T00:17:31Z"}, "message": "Daily bump.", "tree": {"sha": "136b5de43cbd49c3848c598c03c993f902b9b953", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/136b5de43cbd49c3848c598c03c993f902b9b953"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/comments", "author": null, "committer": null, "parents": [{"sha": "aa601e30758581837c9ca7b738ec2810a18350f5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aa601e30758581837c9ca7b738ec2810a18350f5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/aa601e30758581837c9ca7b738ec2810a18350f5"}], "stats": {"total": 1399, "additions": 1398, "deletions": 1}, "files": [{"sha": "9455b79565854c015b3d0c251136c80977c0b7f8", "filename": "contrib/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/contrib%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/contrib%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/contrib%2FChangeLog?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1,3 +1,7 @@\n+2023-02-10  Flavio Cruz  <flaviocruz@gmail.com>\n+\n+\t* config-list.mk: Add x86_64-gnu to list of archs.\n+\n 2023-01-19  Gaius Mulley  <gaiusmod2@gmail.com>\n \n \t* gcc_update (files_and_dependencies): Add dependencies for"}, {"sha": "a18f560d4e10490f0ea1992ae98b14bc19cdab86", "filename": "gcc/ChangeLog", "status": "modified", "additions": 105, "deletions": 0, "changes": 105, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1,3 +1,108 @@\n+2023-02-10  Vladimir N. Makarov  <vmakarov@redhat.com>\n+\n+\t* ira.cc (update_equiv_regs): Set up ira_reg_equiv for\n+\tvalid_combine only when ira_use_lra_p is true.\n+\n+2023-02-10  Vladimir N. Makarov  <vmakarov@redhat.com>\n+\n+\t* params.opt (ira-simple-lra-insn-threshold): Add new param.\n+\t* ira.cc (ira): Use the param to switch on simple LRA.\n+\n+2023-02-10  Andrew MacLeod  <amacleod@redhat.com>\n+\n+\tPR tree-optimization/108687\n+\t* gimple-range-cache.cc (ranger_cache::range_on_edge): Revert\n+\tback to RFD_NONE mode for calculations.\n+\t(ranger_cache::propagate_cache): Call the internal edge range API\n+\twith RFD_READ_ONLY instead of changing the external routine.\n+\n+2023-02-10  Andrew MacLeod  <amacleod@redhat.com>\n+\n+\tPR tree-optimization/108520\n+\t* gimple-range-infer.cc (check_assume_func): Invoke\n+\tgimple_range_global directly instead using global_range_query.\n+\t* value-query.cc (get_range_global): Add function context and\n+\tavoid calling nonnull_arg_p if not cfun.\n+\t(gimple_range_global): Add function context pointer.\n+\t* value-query.h (imple_range_global): Add function context.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/constraints.md (Wdm): Adjust constraint.\n+\t(Wbr): New constraint.\n+\t* config/riscv/predicates.md (reg_or_int_operand): New predicate.\n+\t* config/riscv/riscv-protos.h (emit_pred_op): Remove function.\n+\t(emit_vlmax_op): New function.\n+\t(emit_nonvlmax_op): Ditto.\n+\t(simm32_p): Ditto.\n+\t(neg_simm5_p): Ditto.\n+\t(has_vi_variant_p): Ditto.\n+\t* config/riscv/riscv-v.cc (emit_pred_op): Adjust function.\n+\t(emit_vlmax_op): New function.\n+\t(emit_nonvlmax_op): Ditto.\n+\t(expand_const_vector): Adjust function.\n+\t(legitimize_move): Ditto.\n+\t(simm32_p): New function.\n+\t(simm5_p): Ditto.\n+\t(neg_simm5_p): Ditto.\n+\t(has_vi_variant_p): Ditto.\n+\t* config/riscv/riscv-vector-builtins-bases.cc (class vrsub): New class.\n+\t(BASE): Ditto.\n+\t* config/riscv/riscv-vector-builtins-bases.h: Ditto.\n+\t* config/riscv/riscv-vector-builtins-functions.def (vmin): Remove\n+\tunsigned cases.\n+\t(vmax): Ditto.\n+\t(vminu): Remove signed cases.\n+\t(vmaxu): Ditto.\n+\t(vdiv): Remove unsigned cases.\n+\t(vrem): Ditto.\n+\t(vdivu): Remove signed cases.\n+\t(vremu): Ditto.\n+\t(vadd): Adjust.\n+\t(vsub): Ditto.\n+\t(vrsub): New class.\n+\t(vand): Adjust.\n+\t(vor): Ditto.\n+\t(vxor): Ditto.\n+\t(vmul): Ditto.\n+\t* config/riscv/riscv-vector-builtins.cc (DEF_RVV_U_OPS): New macro.\n+\t* config/riscv/riscv.h: change VL/VTYPE as fixed reg.\n+\t* config/riscv/vector-iterators.md: New iterators.\n+\t* config/riscv/vector.md (@pred_broadcast<mode>): Adjust pattern for vx\n+\tsupport.\n+\t(@pred_<optab><mode>_scalar): New pattern.\n+\t(@pred_sub<mode>_reverse_scalar): Ditto.\n+\t(*pred_<optab><mode>_scalar): Ditto.\n+\t(*pred_<optab><mode>_extended_scalar): Ditto.\n+\t(*pred_sub<mode>_reverse_scalar): Ditto.\n+\t(*pred_sub<mode>_extended_reverse_scalar): Ditto.\n+\n+2023-02-10  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/108724\n+\t* tree-vect-stmts.cc (vectorizable_operation): Avoid\n+\tusing word_mode vectors when vector lowering will\n+\tdecompose them to elementwise operations.\n+\n+2023-02-10  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tRevert:\n+\t2023-02-09  Martin Liska  <mliska@suse.cz>\n+\n+\tPR target/100758\n+\t* doc/extend.texi: Document that the function\n+\tdoes not work correctly for old VIA processors.\n+\n+2023-02-10  Andrew Pinski  <apinski@marvell.com>\n+\t    Andrew Macleod   <amacleod@redhat.com>\n+\n+\tPR tree-optimization/108684\n+\t* tree-ssa-dce.cc (simple_dce_from_worklist):\n+\tCheck all ssa names and not just non-vdef ones\n+\tbefore accepting the inline-asm.\n+\tCall unlink_stmt_vdef on the statement before\n+\tremoving it.\n+\n 2023-02-09  Vladimir N. Makarov  <vmakarov@redhat.com>\n \n \t* ira.h (struct ira_reg_equiv_s): Add new field caller_save_p."}, {"sha": "9f537e04ede1d6d01dfc893ac2a7e58ddf0e611e", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1 +1 @@\n-20230210\n+20230211"}, {"sha": "5dee58ddbec24b90e7c3e35e8d1dde1c81e1cc77", "filename": "gcc/analyzer/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Fanalyzer%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Fanalyzer%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fanalyzer%2FChangeLog?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1,3 +1,9 @@\n+2023-02-10  David Malcolm  <dmalcolm@redhat.com>\n+\n+\tPR analyzer/108745\n+\t* sm-malloc.cc (deref_before_check::emit): Reject the warning if\n+\tthe check occurs within a macro defintion.\n+\n 2023-02-09  David Malcolm  <dmalcolm@redhat.com>\n \n \tPR analyzer/108733"}, {"sha": "2d7a74ab1229d578c12aba99c980f216592f741b", "filename": "gcc/c/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Fc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Fc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fc%2FChangeLog?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1,3 +1,13 @@\n+2023-02-10  Joseph Myers  <joseph@codesourcery.com>\n+\n+\t* c-convert.cc (c_convert): Allow conversion of a null pointer\n+\tconstant to nullptr_t.\n+\t* c-typeck.cc (null_pointer_constant_p): Remove static.\n+\t(convert_for_assignment): Allow conversion of a null pointer\n+\tconstant to nullptr_t.\n+\t(digest_init): Handle NULLPTR_TYPE among scalar conversions.\n+\t* c-tree.h (null_pointer_constant_p): Declare.\n+\n 2023-02-09  Tobias Burnus  <tobias@codesourcery.com>\n \n \t* c-parser.cc (c_parser_omp_allocate): Parse align"}, {"sha": "4811e3a6916c18e75dc40ceceaf3dbe16ffa97f8", "filename": "gcc/po/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Fpo%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Fpo%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fpo%2FChangeLog?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1,3 +1,7 @@\n+2023-02-10  Joseph Myers  <joseph@codesourcery.com>\n+\n+\t* gcc.pot: Regenerate.\n+\n 2022-10-03  Joseph Myers  <joseph@codesourcery.com>\n \n \t* sv.po: Update."}, {"sha": "f188e5fbde35cef4d4a327a74e5f6ee38bf3b918", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 1264, "deletions": 0, "changes": 1264, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1,3 +1,1267 @@\n+2023-02-10  David Malcolm  <dmalcolm@redhat.com>\n+\n+\tPR analyzer/108745\n+\t* gcc.dg/analyzer/deref-before-check-macro-pr108745.c: New test.\n+\t* gcc.dg/analyzer/deref-before-check-macro.c: New test.\n+\n+2023-02-10  Andrew MacLeod  <amacleod@redhat.com>\n+\n+\tPR tree-optimization/108520\n+\t* g++.dg/pr108520.C: New.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vand_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vand_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vdiv_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdiv_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vdivu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vdivu_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmax_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmax_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmaxu_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmin_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmin_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vminu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vminu_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmul_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vor_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vor_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vrem_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrem_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vremu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vremu_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vadd_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vadd_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vrsub_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vrsub_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vsub_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vsub_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vxor_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tumu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vxor_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-10.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-11.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-12.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-13.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-14.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-15.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-16.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-17.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-18.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-19.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-20.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-21.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-22.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-23.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-24.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-25.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-26.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-27.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-28.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-29.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-30.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-31.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-32.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-33.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-34.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-35.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-36.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-37.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-38.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-39.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-4.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-40.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-41.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-42.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-43.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-44.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-45.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-46.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-47.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-48.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-49.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-5.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-50.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-51.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-52.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-53.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-54.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-55.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-56.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-57.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-58.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-59.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-6.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-60.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-61.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-62.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-63.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-64.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-65.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-66.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-67.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-68.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-69.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-7.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-70.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-71.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-72.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-73.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-74.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-75.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-76.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-77.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-78.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-79.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-8.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-80.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-81.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-82.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-83.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-84.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-85.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-86.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-87.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-88.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-89.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-9.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-90.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-91.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-92.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-93.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-94.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-95.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-96.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vadd_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vadd_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vand_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vand_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdiv_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vdivu_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmax_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmax_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmaxu_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmin_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmin_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vminu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vminu_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmul_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vor_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vor_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vrem_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrem_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vremu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vremu_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vrsub_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vsub_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vsub_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vxor_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tumu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vxor_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmul_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmul_vv_tumu-3.C: New test.\n+\n+2023-02-10  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmul_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmul_vv_tumu-3.c: New test.\n+\n+2023-02-10  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/108724\n+\t* gcc.target/i386/pr108724.c: New testcase.\n+\n+2023-02-10  Andrew Pinski  <apinski@marvell.com>\n+\t    Andrew Macleod   <amacleod@redhat.com>\n+\n+\tPR tree-optimization/108684\n+\t* gcc.c-torture/compile/dce-inline-asm-1.c: New test.\n+\t* gcc.c-torture/compile/dce-inline-asm-2.c: New test.\n+\t* gcc.dg/tree-ssa/pr108684-1.c: New test.\n+\n+2023-02-10  Joseph Myers  <joseph@codesourcery.com>\n+\n+\t* gcc.dg/c2x-nullptr-1.c: Test conversion of null pointer\n+\tconstants to nullptr_t.\n+\t* gcc.dg/c2x-nullptr-3.c: Do not expect errors for conversion of\n+\tnull pointer constants to nullptr_t.  Do test errors for\n+\tconversion of other values to nullptr_t and for unary '+' on\n+\tnullptr_t.\n+\n+2023-02-10  Hans-Peter Nilsson  <hp@axis.com>\n+\n+\tPR tree-optimization/107561\n+\t* g++.dg/warn/Warray-bounds-16.C: XFAIL bogus \"overflows destination\"\n+\twarning.\n+\t* g++.dg/pr71488.C: Ditto, but just for ilp32 targets.\n+\n+2023-02-10  Hans-Peter Nilsson  <hp@axis.com>\n+\n+\tPR testsuite/106120\n+\t* g++.dg/warn/Wstringop-overflow-4.C:144 XFAIL bogus warning for\n+\tilp32 targets with c++98.\n+\n 2023-02-10  Marek Polacek  <polacek@redhat.com>\n \n \tPR c++/107079"}, {"sha": "afffb0e0c7d93774335add129c1aa312ed34eac1", "filename": "libcpp/po/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/libcpp%2Fpo%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d7a47ed17ad9cddb7b8f2184204814e7554ffc2f/libcpp%2Fpo%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libcpp%2Fpo%2FChangeLog?ref=d7a47ed17ad9cddb7b8f2184204814e7554ffc2f", "patch": "@@ -1,3 +1,7 @@\n+2023-02-10  Joseph Myers  <joseph@codesourcery.com>\n+\n+\t* cpplib.pot: Regenerate.\n+\n 2023-01-16  Joseph Myers  <joseph@codesourcery.com>\n \n \t* ka.po: New."}]}