// Seed: 39228678
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1
    , id_5,
    input  uwire id_2,
    input  tri1  id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input supply1 id_4
    , id_8, id_9,
    output supply0 id_5,
    output tri0 id_6
);
  assign id_3 = 'b0;
  wire id_10 = id_9;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire module_2;
  wire id_11;
  genvar id_12, id_13, id_14, id_15, id_16, id_17;
  nand primCall (id_5, id_10, id_8, id_2, id_9, id_1, id_4);
endmodule
