<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ZeroMate: src/core/arm1176jzf_s/mmu/mmu.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ZeroMate<span id="projectnumber">&#160;v1.4.2</span>
   </div>
   <div id="projectbrief">Raspberry Pi Zero Emulator</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('mmu_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">mmu.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="mmu_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// ---------------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/// \file mmu.hpp</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/// \date 01. 07. 2023</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/// \author Jakub Silhavy (jakub.silhavy.cz@gmail.com)</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">///</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/// \brief This file defines the MMU (memory management unit) of the CPU</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">///</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// Its sole purpose to perform address translations prior to each memory access executed by the CPU.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"></span><span class="comment">// ---------------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// STL imports (excluded from Doxygen)</span><span class="comment"></span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/// \cond</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"></span><span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;unordered_map&gt;</span><span class="comment"></span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/// \endcond</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"></span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// Project file imports</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;../../bus.hpp&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="page__table_8hpp.html">page_table.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;../context.hpp&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;../../coprocessors/cp15/cp15.hpp&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacezero__mate_1_1arm1176jzf__s_1_1mmu.html">zero_mate::arm1176jzf_s::mmu</a></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>{</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <span class="comment">// -----------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">    /// \class CMMU</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">    /// \brief This class represents a memory management unit (MMU).</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"></span>    <span class="comment">// -----------------------------------------------------------------------------------------------------------------</span></div>
<div class="foldopen" id="foldopen00032" data-start="{" data-end="};">
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html">   32</a></span>    <span class="keyword">class </span><a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html">CMMU</a> final</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keyword">private</span>:</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">        /// \struct TPage_Table_Record</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">        /// \brief Helper structure that is used when accessing different memory pages.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="foldopen" id="foldopen00039" data-start="{" data-end="};">
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html">   39</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html">TPage_Table_Record</a></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html#a9cde700d0b02936f4bfc887c5ac09b50">   41</a></span>            <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Entry.html">CPage_Entry</a> <a class="code hl_variable" href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html#a9cde700d0b02936f4bfc887c5ac09b50">page</a>{};            <span class="comment">///&lt; Page that is being accessed</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html#ad32c3c302ef9405cde812404da124dcc">   42</a></span>            std::uint32_t <a class="code hl_variable" href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html#ad32c3c302ef9405cde812404da124dcc">physical_addr</a>{}; <span class="comment">///&lt; Physical address that is being accessed (page addr + offset)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>        };</div>
</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <span class="keyword">public</span>:</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">        /// \brief Creates an instance of the class.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">        /// \param bus Bus through which a page table can be accessed (fetched when it is needed)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">        /// \param cp15 Reference to coprocessor CP15 (to access tbbr0, invalidate TLB, etc.)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        <span class="keyword">explicit</span> <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html">CMMU</a>(std::shared_ptr&lt;CBus&gt; bus, std::shared_ptr&lt;coprocessor::cp15::CCP15&gt; cp15);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">        /// \brief Returns information about whether the MMU is enabled or not.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">        /// \return true, if the MMU is enabled. false otherwise.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>        [[nodiscard]] <span class="keywordtype">bool</span> <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a0e4282050053a8672260e9752da301bb">Is_Enabled</a>() noexcept;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">        /// \brief Converts a given virtual address into a physical address.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">        /// \note If the page access does not meet the requirements, exceptions::CCPU_Exception is thrown.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">        /// \param virtual_addr Virtual address issued by the CPU</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">        /// \param cpu_context Context of the CPU (CPU mode to verify access privileges)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">        /// \param write_access Read/Write access to the virtual address</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">        /// \return Physical address</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        [[nodiscard]] std::uint32_t</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a7bc1002a8f1032547deee07589cbbb84">Get_Physical_Addr</a>(std::uint32_t virtual_addr, const <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">CCPU_Context</a>&amp; cpu_context, <span class="keywordtype">bool</span> write_access);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">        /// \brief Resets the MMU.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        <span class="keywordtype">void</span> <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ae2f1490165f1235df8eab5eebafefb1b">Reset</a>();</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    private:</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">        /// \brief Fetches the first level page tables (tbbr0, tbbr1) from the RAM.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">        ///</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">        /// This function is called whenever either the tbbr0 or tbbr1 register changes.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        inline <span class="keywordtype">void</span> <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a146071c82cabc04d796985ff1e2c01a0">Fetch_DL1_From_RAM</a>(<span class="keywordtype">bool</span> force = false);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">        /// \brief Retrieves a given page from a page table by a given virtual address.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">        /// \param page_table Page table used for address translation</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">        /// \param virtual_addr Virtual address used to retrieve the corresponding page from the page table</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">        /// \return Page retrieved from the page table as well as the physical address (virtual address translation)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>        [[nodiscard]] inline TPage_Table_Record <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab7c06f58fdf9bd0ad522175c47b9dd0e">Get_Page_Table_Record</a>(<a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Table.html">CPage_Table</a>&amp; page_table,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                                                                      std::uint32_t virtual_addr) const;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">        /// \brief Verifies access privileges when accessing a page (virtual address).</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">        /// \note If the page access does not meet the requirements, exceptions::CCPU_Exception is thrown.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">        /// \param page Page that is being accessed</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">        /// \param virtual_addr Virtual address used to access the page</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">        /// \param cpu_context</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">        /// \param write_access Read/Write acCPU context to retrieve the current CPU modecess to the page</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        static inline <span class="keywordtype">void</span> <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a0e32ece3d5ac208c69fa5573fcea3205">Verify_Access_Privileges</a>(const <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Entry.html">CPage_Entry</a>&amp; page,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                                                    std::uint32_t virtual_addr,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                                                    const <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">CCPU_Context</a>&amp; cpu_context,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                                                    <span class="keywordtype">bool</span> write_access);</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">        /// \brief Verifies the access type.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">        ///</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">        /// This function checks if the page is present in RAM, whether it refers to a second level page table, etc.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">        ///</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">        /// \note If the page is not present in the RAM, exceptions::CCPU_Exception is thrown.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">        /// \param page Page that is being accessed</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">        /// \param virtual_add Virtual address used to access the page</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">        /// \param write_access Read/Write access to the page</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        static inline <span class="keywordtype">void</span> <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ac834a31f545bceaea03c3fa127bf0fa1">Verify_Access_Type</a>(const <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Entry.html">CPage_Entry</a>&amp; page, std::uint32_t virtual_add, <span class="keywordtype">bool</span> write_access);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">        /// \brief Verifies page access (calls a chain of functions that validate the access).</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">        /// \param page  Page that is being accessed</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">        /// \param virtual_addr Virtual address used to access the page</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">        /// \param cpu_context CPU context to retrieve the current CPU mode</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">        /// \param write_access Read/Write access to the page</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        static inline <span class="keywordtype">void</span> <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab1413e798b9ac2d3bcdf521e7dfe7bdf">Verify_Access</a>(const <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Entry.html">CPage_Entry</a>&amp; page,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>                                         std::uint32_t virtual_addr,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                                         const <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">CCPU_Context</a>&amp; cpu_context,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                                         <span class="keywordtype">bool</span> write_access);</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">        /// \brief Checks if the TLB entries should be invalidated and if so, it clears the cache.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">        ///</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">        /// It does it by checking the flag in the c8, c7, 0 register of coprocessor CP15.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        <span class="keywordtype">bool</span> <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a433c1b9ff89dd68f5dbcb9e9809f9b4a">Flush_TLB_If_Needed</a>();</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">        /// \brief Returns the page table that will be used for address translation (boundary register C2 C0 2).</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">        /// \param virtual_addr Virtual address issued by the CPU (we need to determine what page table will be used)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">        /// \return Page table to be used for address translation</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"></span>        <span class="comment">// -------------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>        [[nodiscard]] <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Table.html">CPage_Table</a>&amp; <a class="code hl_function" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a2c8669fcd6fc4be14872ba31f3a63c1c">Get_Page_Table</a>(std::uint32_t virtual_addr);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    private:</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#abcff07d1a1e6dcaac0d238bb17073181">  144</a></span>        std::shared_ptr&lt;<a class="code hl_class" href="classzero__mate_1_1CBus.html">CBus</a>&gt; <a class="code hl_variable" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#abcff07d1a1e6dcaac0d238bb17073181">m_bus</a>;                                  <span class="comment">///&lt; Bus</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a9e34ab127ed523dbf0025936a9426e60">  145</a></span>        std::shared_ptr&lt;coprocessor::cp15::CCP15&gt; <a class="code hl_variable" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a9e34ab127ed523dbf0025936a9426e60">m_cp15</a>;             <span class="comment">///&lt; Coprocessor CP15</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab096f72294e2188c95ffceff97b4bce9">  146</a></span>        std::uint32_t <a class="code hl_variable" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab096f72294e2188c95ffceff97b4bce9">m_TTBR0_addr</a>;                                   <span class="comment">///&lt; Address of page table 0</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab6470d00b02176c20dae55e1aec18a52">  147</a></span>        <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Table.html">CPage_Table</a> <a class="code hl_variable" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab6470d00b02176c20dae55e1aec18a52">m_page_table_0</a>;                                   <span class="comment">///&lt; Page table 0</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#afaf7219401320b6550cf94781c62e6ad">  148</a></span>        std::uint32_t <a class="code hl_variable" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#afaf7219401320b6550cf94781c62e6ad">m_TTBR1_addr</a>;                                   <span class="comment">///&lt; Address of page table 1</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a7992472326eaedf5ca3b3e078dc3f512">  149</a></span>        <a class="code hl_class" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Table.html">CPage_Table</a> <a class="code hl_variable" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a7992472326eaedf5ca3b3e078dc3f512">m_page_table_1</a>;                                   <span class="comment">///&lt; Page table 1</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ad7147bc16ec9baf05fe663765ca230b9">  150</a></span>        std::unordered_map&lt;std::uint32_t, std::uint32_t&gt; <a class="code hl_variable" href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ad7147bc16ec9baf05fe663765ca230b9">m_TLB_cache</a>; <span class="comment">///&lt; TLB cache</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    };</div>
</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>} <span class="comment">// namespace zero_mate::arm1176jzf_s::mmu</span></div>
<div class="ttc" id="aclasszero__mate_1_1CBus_html"><div class="ttname"><a href="classzero__mate_1_1CBus.html">zero_mate::CBus</a></div><div class="ttdoc">An interface the CPU uses to communicate with different peripherals.</div><div class="ttdef"><b>Definition</b> bus.hpp:40</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1CCPU__Context_html"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1CCPU__Context.html">zero_mate::arm1176jzf_s::CCPU_Context</a></div><div class="ttdoc">This class represents the context (registers) of the CPU.</div><div class="ttdef"><b>Definition</b> context.hpp:30</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html">zero_mate::arm1176jzf_s::mmu::CMMU</a></div><div class="ttdoc">This class represents a memory management unit (MMU).</div><div class="ttdef"><b>Definition</b> mmu.hpp:33</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a0e32ece3d5ac208c69fa5573fcea3205"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a0e32ece3d5ac208c69fa5573fcea3205">zero_mate::arm1176jzf_s::mmu::CMMU::Verify_Access_Privileges</a></div><div class="ttdeci">static void Verify_Access_Privileges(const CPage_Entry &amp;page, std::uint32_t virtual_addr, const CCPU_Context &amp;cpu_context, bool write_access)</div><div class="ttdoc">Verifies access privileges when accessing a page (virtual address).</div><div class="ttdef"><b>Definition</b> mmu.cpp:100</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a0e4282050053a8672260e9752da301bb"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a0e4282050053a8672260e9752da301bb">zero_mate::arm1176jzf_s::mmu::CMMU::Is_Enabled</a></div><div class="ttdeci">bool Is_Enabled() noexcept</div><div class="ttdoc">Returns information about whether the MMU is enabled or not.</div><div class="ttdef"><b>Definition</b> mmu.cpp:41</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a146071c82cabc04d796985ff1e2c01a0"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a146071c82cabc04d796985ff1e2c01a0">zero_mate::arm1176jzf_s::mmu::CMMU::Fetch_DL1_From_RAM</a></div><div class="ttdeci">void Fetch_DL1_From_RAM(bool force=false)</div><div class="ttdoc">Fetches the first level page tables (tbbr0, tbbr1) from the RAM.</div><div class="ttdef"><b>Definition</b> mmu.cpp:51</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a2c8669fcd6fc4be14872ba31f3a63c1c"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a2c8669fcd6fc4be14872ba31f3a63c1c">zero_mate::arm1176jzf_s::mmu::CMMU::Get_Page_Table</a></div><div class="ttdeci">CPage_Table &amp; Get_Page_Table(std::uint32_t virtual_addr)</div><div class="ttdoc">Returns the page table that will be used for address translation (boundary register C2 C0 2).</div><div class="ttdef"><b>Definition</b> mmu.cpp:191</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a433c1b9ff89dd68f5dbcb9e9809f9b4a"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a433c1b9ff89dd68f5dbcb9e9809f9b4a">zero_mate::arm1176jzf_s::mmu::CMMU::Flush_TLB_If_Needed</a></div><div class="ttdeci">bool Flush_TLB_If_Needed()</div><div class="ttdoc">Checks if the TLB entries should be invalidated and if so, it clears the cache.</div><div class="ttdef"><b>Definition</b> mmu.cpp:175</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a7992472326eaedf5ca3b3e078dc3f512"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a7992472326eaedf5ca3b3e078dc3f512">zero_mate::arm1176jzf_s::mmu::CMMU::m_page_table_1</a></div><div class="ttdeci">CPage_Table m_page_table_1</div><div class="ttdoc">Page table 1.</div><div class="ttdef"><b>Definition</b> mmu.hpp:149</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a7bc1002a8f1032547deee07589cbbb84"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a7bc1002a8f1032547deee07589cbbb84">zero_mate::arm1176jzf_s::mmu::CMMU::Get_Physical_Addr</a></div><div class="ttdeci">std::uint32_t Get_Physical_Addr(std::uint32_t virtual_addr, const CCPU_Context &amp;cpu_context, bool write_access)</div><div class="ttdoc">Converts a given virtual address into a physical address.</div><div class="ttdef"><b>Definition</b> mmu.cpp:208</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_a9e34ab127ed523dbf0025936a9426e60"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#a9e34ab127ed523dbf0025936a9426e60">zero_mate::arm1176jzf_s::mmu::CMMU::m_cp15</a></div><div class="ttdeci">std::shared_ptr&lt; coprocessor::cp15::CCP15 &gt; m_cp15</div><div class="ttdoc">Coprocessor CP15.</div><div class="ttdef"><b>Definition</b> mmu.hpp:145</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_ab096f72294e2188c95ffceff97b4bce9"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab096f72294e2188c95ffceff97b4bce9">zero_mate::arm1176jzf_s::mmu::CMMU::m_TTBR0_addr</a></div><div class="ttdeci">std::uint32_t m_TTBR0_addr</div><div class="ttdoc">Address of page table 0.</div><div class="ttdef"><b>Definition</b> mmu.hpp:146</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_ab1413e798b9ac2d3bcdf521e7dfe7bdf"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab1413e798b9ac2d3bcdf521e7dfe7bdf">zero_mate::arm1176jzf_s::mmu::CMMU::Verify_Access</a></div><div class="ttdeci">static void Verify_Access(const CPage_Entry &amp;page, std::uint32_t virtual_addr, const CCPU_Context &amp;cpu_context, bool write_access)</div><div class="ttdoc">Verifies page access (calls a chain of functions that validate the access).</div><div class="ttdef"><b>Definition</b> mmu.cpp:166</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_ab6470d00b02176c20dae55e1aec18a52"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab6470d00b02176c20dae55e1aec18a52">zero_mate::arm1176jzf_s::mmu::CMMU::m_page_table_0</a></div><div class="ttdeci">CPage_Table m_page_table_0</div><div class="ttdoc">Page table 0.</div><div class="ttdef"><b>Definition</b> mmu.hpp:147</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_ab7c06f58fdf9bd0ad522175c47b9dd0e"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ab7c06f58fdf9bd0ad522175c47b9dd0e">zero_mate::arm1176jzf_s::mmu::CMMU::Get_Page_Table_Record</a></div><div class="ttdeci">TPage_Table_Record Get_Page_Table_Record(CPage_Table &amp;page_table, std::uint32_t virtual_addr) const</div><div class="ttdoc">Retrieves a given page from a page table by a given virtual address.</div><div class="ttdef"><b>Definition</b> mmu.cpp:80</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_abcff07d1a1e6dcaac0d238bb17073181"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#abcff07d1a1e6dcaac0d238bb17073181">zero_mate::arm1176jzf_s::mmu::CMMU::m_bus</a></div><div class="ttdeci">std::shared_ptr&lt; CBus &gt; m_bus</div><div class="ttdoc">Bus.</div><div class="ttdef"><b>Definition</b> mmu.hpp:144</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_ac834a31f545bceaea03c3fa127bf0fa1"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ac834a31f545bceaea03c3fa127bf0fa1">zero_mate::arm1176jzf_s::mmu::CMMU::Verify_Access_Type</a></div><div class="ttdeci">static void Verify_Access_Type(const CPage_Entry &amp;page, std::uint32_t virtual_add, bool write_access)</div><div class="ttdoc">Verifies the access type.</div><div class="ttdef"><b>Definition</b> mmu.cpp:140</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_ad7147bc16ec9baf05fe663765ca230b9"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ad7147bc16ec9baf05fe663765ca230b9">zero_mate::arm1176jzf_s::mmu::CMMU::m_TLB_cache</a></div><div class="ttdeci">std::unordered_map&lt; std::uint32_t, std::uint32_t &gt; m_TLB_cache</div><div class="ttdoc">TLB cache.</div><div class="ttdef"><b>Definition</b> mmu.hpp:150</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_ae2f1490165f1235df8eab5eebafefb1b"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#ae2f1490165f1235df8eab5eebafefb1b">zero_mate::arm1176jzf_s::mmu::CMMU::Reset</a></div><div class="ttdeci">void Reset()</div><div class="ttdoc">Resets the MMU.</div><div class="ttdef"><b>Definition</b> mmu.cpp:30</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_html_afaf7219401320b6550cf94781c62e6ad"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU.html#afaf7219401320b6550cf94781c62e6ad">zero_mate::arm1176jzf_s::mmu::CMMU::m_TTBR1_addr</a></div><div class="ttdeci">std::uint32_t m_TTBR1_addr</div><div class="ttdoc">Address of page table 1.</div><div class="ttdef"><b>Definition</b> mmu.hpp:148</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Entry_html"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Entry.html">zero_mate::arm1176jzf_s::mmu::CPage_Entry</a></div><div class="ttdoc">This class represents a single page table entry.</div><div class="ttdef"><b>Definition</b> page_entry.hpp:23</div></div>
<div class="ttc" id="aclasszero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Table_html"><div class="ttname"><a href="classzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CPage__Table.html">zero_mate::arm1176jzf_s::mmu::CPage_Table</a></div><div class="ttdoc">This class represents a page table.</div><div class="ttdef"><b>Definition</b> page_table.hpp:28</div></div>
<div class="ttc" id="anamespacezero__mate_1_1arm1176jzf__s_1_1mmu_html"><div class="ttname"><a href="namespacezero__mate_1_1arm1176jzf__s_1_1mmu.html">zero_mate::arm1176jzf_s::mmu</a></div><div class="ttdef"><b>Definition</b> mmu.cpp:21</div></div>
<div class="ttc" id="apage__table_8hpp_html"><div class="ttname"><a href="page__table_8hpp.html">page_table.hpp</a></div><div class="ttdoc">This file defines a page table.</div></div>
<div class="ttc" id="astructzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record_html"><div class="ttname"><a href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html">zero_mate::arm1176jzf_s::mmu::CMMU::TPage_Table_Record</a></div><div class="ttdoc">Helper structure that is used when accessing different memory pages.</div><div class="ttdef"><b>Definition</b> mmu.hpp:40</div></div>
<div class="ttc" id="astructzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record_html_a9cde700d0b02936f4bfc887c5ac09b50"><div class="ttname"><a href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html#a9cde700d0b02936f4bfc887c5ac09b50">zero_mate::arm1176jzf_s::mmu::CMMU::TPage_Table_Record::page</a></div><div class="ttdeci">CPage_Entry page</div><div class="ttdoc">Page that is being accessed.</div><div class="ttdef"><b>Definition</b> mmu.hpp:41</div></div>
<div class="ttc" id="astructzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record_html_ad32c3c302ef9405cde812404da124dcc"><div class="ttname"><a href="structzero__mate_1_1arm1176jzf__s_1_1mmu_1_1CMMU_1_1TPage__Table__Record.html#ad32c3c302ef9405cde812404da124dcc">zero_mate::arm1176jzf_s::mmu::CMMU::TPage_Table_Record::physical_addr</a></div><div class="ttdeci">std::uint32_t physical_addr</div><div class="ttdoc">Physical address that is being accessed (page addr + offset)</div><div class="ttdef"><b>Definition</b> mmu.hpp:42</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="dir_5c2a493d5805d567e6a0ff4c1ba80ec6.html">arm1176jzf_s</a></li><li class="navelem"><a class="el" href="dir_6202107973bf5b6bba49333f6d7d8110.html">mmu</a></li><li class="navelem"><a class="el" href="mmu_8hpp.html">mmu.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
