

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 22:23:27 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 2.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp6)
	20  / (!tmp6)
2 --> 
	3  / (localFull_load)
	16  / (!localFull_load)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	7  / (localEmpty_load)
	6  / (!localEmpty_load)
6 --> 
	7  / true
7 --> 
	8  / (localEmpty_load) | (localEmpty_load_1)
	6  / (!localEmpty_load & !localEmpty_load_1)
8 --> 
	10  / (localFull_load_3)
	9  / (!localFull_load_3)
9 --> 
	10  / true
10 --> 
	11  / (!localFull_load_3 & !localFull_load_4)
	12  / (localFull_load_3) | (localFull_load_4)
11 --> 
	9  / true
12 --> 
	14  / (localEmpty_load_2)
	13  / (!localEmpty_load_2)
13 --> 
	14  / true
14 --> 
	13  / (!localEmpty_load_2 & !localEmpty_load_3)
	15  / (localEmpty_load_2) | (localEmpty_load_3)
15 --> 
	16  / (tmp4)
	20  / (!tmp4)
16 --> 
	4  / (localFull_load & localFull_load_1)
	17  / (!localFull_load) | (!localFull_load_1)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	3  / (localFull_load_2)
	17  / (!localFull_load_2)
20 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !11

ST_1: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_1: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_1: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_1: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !27

ST_1: stg_27 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !31

ST_1: stg_28 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !37

ST_1: stg_29 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !41

ST_1: stg_30 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: iterations_read [1/1] 0.00ns
:10  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:11  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:12  %localEmpty = alloca i1, align 1

ST_1: stg_34 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_35 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_36 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp_5 [1/1] 0.00ns
:24  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_1: stg_46 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_1: tmp6 [1/1] 2.52ns
:26  %tmp6 = icmp sgt i32 %iterations_read, 0

ST_1: stg_48 [1/1] 1.30ns
:27  br i1 %tmp6, label %1, label %.loopexit95

ST_1: full_read [1/1] 0.00ns
:0  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_1: stg_50 [1/1] 1.58ns
:1  store volatile i1 %full_read, i1* %localFull, align 1


 <State 2>: 1.57ns
ST_2: localFull_load [1/1] 0.00ns
:2  %localFull_load = load volatile i1* %localFull, align 1

ST_2: stg_52 [1/1] 1.57ns
:3  br i1 %localFull_load, label %.preheader, label %4

ST_2: stg_53 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_2: stg_54 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_2: stg_55 [1/1] 1.57ns
:2  br label %.preheader96


 <State 3>: 1.57ns
ST_3: last_1 [1/1] 0.00ns
.preheader:0  %last_1 = phi i32 [ 0, %1 ], [ %last_reg2mem_0_ph, %6 ]

ST_3: result_reg2mem_1_ph [1/1] 0.00ns
.preheader:1  %result_reg2mem_1_ph = phi i1 [ true, %1 ], [ %result_reg2mem_0_ph, %6 ]

ST_3: j_1_reg2mem_1_ph [1/1] 0.00ns
.preheader:2  %j_1_reg2mem_1_ph = phi i32 [ 1, %1 ], [ %j_1_reg2mem_0_ph, %6 ]

ST_3: last [1/1] 0.00ns
.preheader:3  %last = alloca i32, align 4

ST_3: stg_60 [1/1] 1.57ns
.preheader:4  store i32 %last_1, i32* %last, align 4

ST_3: stg_61 [1/1] 1.57ns
.preheader:5  br label %7


 <State 4>: 1.52ns
ST_4: stg_62 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_63 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: localEmpty_1 [1/1] 0.00ns
:5  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_4: stg_65 [1/1] 1.52ns
:6  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 5>: 1.57ns
ST_5: result_reg2mem_1 [1/1] 0.00ns
:0  %result_reg2mem_1 = phi i1 [ %result_3_reg2mem, %2 ], [ %result_reg2mem_1_ph, %.preheader ]

ST_5: j_1_reg2mem_1 [1/1] 0.00ns
:1  %j_1_reg2mem_1 = phi i32 [ %j_s, %2 ], [ %j_1_reg2mem_1_ph, %.preheader ]

ST_5: last_load [1/1] 0.00ns
:2  %last_load = load i32* %last, align 4

ST_5: localEmpty_load [1/1] 0.00ns
:7  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_5: stg_70 [1/1] 1.30ns
:8  br i1 %localEmpty_load, label %.loopexit94, label %8

ST_5: stg_71 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_5: stg_72 [1/1] 1.57ns
:1  br label %10


 <State 6>: 1.52ns
ST_6: stg_73 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: localEmpty_2 [1/1] 0.00ns
:8  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_6: stg_75 [1/1] 1.52ns
:9  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 7>: 5.18ns
ST_7: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ 0, %8 ], [ %i_1_reg2mem, %9 ]

ST_7: result_1_reg2mem [1/1] 0.00ns
:1  %result_1_reg2mem = phi i1 [ %result_reg2mem_1, %8 ], [ %result_1_s, %9 ]

ST_7: i_1_reg2mem [1/1] 0.00ns
:2  %i_1_reg2mem = phi i32 [ 1, %8 ], [ %i_s, %9 ]

ST_7: priorityIn_V_read [1/1] 0.00ns
:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_3 [1/1] 0.00ns
:5  %tmp_3 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_4 [1/1] 2.52ns
:6  %tmp_4 = icmp eq i32 %tmp_3, %op2_assign_reg2mem

ST_7: result_1_s [1/1] 1.37ns
:7  %result_1_s = and i1 %tmp_4, %result_1_reg2mem

ST_7: localEmpty_load_1 [1/1] 0.00ns
:10  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_7: i_s [1/1] 2.44ns
:11  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_7: stg_85 [1/1] 1.30ns
:12  br i1 %localEmpty_load_1, label %.loopexit94, label %9

ST_7: stg_86 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_7: stg_87 [1/1] 0.00ns
:1  br label %10

ST_7: stg_88 [1/1] 0.00ns
.loopexit94:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_89 [1/1] 0.00ns
.loopexit94:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: localFull_2 [1/1] 0.00ns
.loopexit94:3  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_7: stg_91 [1/1] 1.58ns
.loopexit94:4  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 8>: 1.57ns
ST_8: result_1_reg2mem_1 [1/1] 0.00ns
.loopexit94:0  %result_1_reg2mem_1 = phi i1 [ %result_reg2mem_1, %7 ], [ %result_1_s, %10 ]

ST_8: localFull_load_3 [1/1] 0.00ns
.loopexit94:5  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_8: stg_94 [1/1] 0.00ns
.loopexit94:6  br i1 %localFull_load_3, label %.loopexit93, label %11

ST_8: stg_95 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_8: stg_96 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_8: stg_97 [1/1] 1.57ns
:2  br label %13


 <State 9>: 1.58ns
ST_9: stg_98 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: localFull_3 [1/1] 0.00ns
:2  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_9: stg_100 [1/1] 1.58ns
:3  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 10>: 2.44ns
ST_10: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ 1, %11 ], [ %i_1, %12 ]

ST_10: localFull_load_4 [1/1] 0.00ns
:4  %localFull_load_4 = load volatile i1* %localFull, align 1

ST_10: i_1 [1/1] 2.44ns
:5  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_10: stg_104 [1/1] 0.00ns
:6  br i1 %localFull_load_4, label %.loopexit93, label %12

ST_10: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_10: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_10: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_10: stg_108 [1/1] 0.00ns
.loopexit93:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_109 [1/1] 0.00ns
.loopexit93:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: localEmpty_3 [1/1] 0.00ns
.loopexit93:2  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_10: stg_111 [1/1] 1.52ns
.loopexit93:3  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 11>: 2.39ns
ST_11: stg_112 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_11: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_11: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_11: stg_115 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_11: stg_116 [1/1] 0.00ns
:6  br label %13


 <State 12>: 6.55ns
ST_12: localEmpty_load_2 [1/1] 0.00ns
.loopexit93:4  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_12: stg_118 [1/1] 1.30ns
.loopexit93:5  br i1 %localEmpty_load_2, label %17, label %14

ST_12: stg_119 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_12: priorityIn_V_read_1 [1/1] 0.00ns
:1  %priorityIn_V_read_1 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_12: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = zext i4 %priorityIn_V_read_1 to i32

ST_12: ult [1/1] 2.52ns
:3  %ult = icmp ult i32 %tmp_2_cast, %last_load

ST_12: rev1 [1/1] 1.37ns
:4  %rev1 = xor i1 %ult, true

ST_12: p_result_s [1/1] 1.37ns
:5  %p_result_s = and i1 %rev1, %result_1_reg2mem_1

ST_12: stg_125 [1/1] 1.30ns
:6  br label %16


 <State 13>: 1.52ns
ST_13: stg_126 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: priorityIn_V_read_2 [1/1] 0.00ns
:2  %priorityIn_V_read_2 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_13: localEmpty_4 [1/1] 0.00ns
:4  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_13: stg_129 [1/1] 1.52ns
:5  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 14>: 4.62ns
ST_14: p_result_3_reg2mem [1/1] 0.00ns
:0  %p_result_3_reg2mem = phi i1 [ %p_result_s, %14 ], [ %p_result_1, %15 ]

ST_14: last_2 [1/1] 0.00ns
:3  %last_2 = zext i4 %priorityIn_V_read_2 to i32

ST_14: localEmpty_load_3 [1/1] 0.00ns
:6  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_14: stg_133 [1/1] 0.00ns
:7  br i1 %localEmpty_load_3, label %.loopexit, label %15

ST_14: stg_134 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_14: priorityIn_V_read_3 [1/1] 0.00ns
:1  %priorityIn_V_read_3 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_14: ult1 [1/1] 1.88ns
:2  %ult1 = icmp ult i4 %priorityIn_V_read_3, %priorityIn_V_read_2

ST_14: rev [1/1] 1.37ns
:3  %rev = xor i1 %ult1, true

ST_14: p_result_1 [1/1] 1.37ns
:4  %p_result_1 = and i1 %rev, %p_result_3_reg2mem

ST_14: stg_139 [1/1] 0.00ns
:5  br label %16

ST_14: stg_140 [1/1] 1.57ns
.loopexit:0  store i32 %last_2, i32* %last, align 4

ST_14: stg_141 [1/1] 1.30ns
.loopexit:1  br label %17

ST_14: tmp4 [1/1] 2.52ns
:4  %tmp4 = icmp slt i32 %j_1_reg2mem_1, %iterations_read


 <State 15>: 2.44ns
ST_15: result_3_reg2mem [1/1] 0.00ns
:0  %result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %.loopexit93 ], [ %p_result_3_reg2mem, %.loopexit ]

ST_15: last_load_1 [1/1] 0.00ns
:1  %last_load_1 = load i32* %last, align 4

ST_15: stg_145 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: stg_146 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_15: j_s [1/1] 2.44ns
:5  %j_s = add nsw i32 %j_1_reg2mem_1, 1

ST_15: stg_148 [1/1] 1.30ns
:6  br i1 %tmp4, label %2, label %.loopexit95

ST_15: full_read_1 [1/1] 0.00ns
:0  %full_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_15: stg_150 [1/1] 1.58ns
:1  store volatile i1 %full_read_1, i1* %localFull, align 1


 <State 16>: 1.57ns
ST_16: localFull_load_1 [1/1] 0.00ns
:2  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_16: stg_152 [1/1] 0.00ns
:3  br i1 %localFull_load_1, label %7, label %5

ST_16: stg_153 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_16: stg_154 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_16: stg_155 [1/1] 1.57ns
:2  br label %.preheader96

ST_16: last_reg2mem_0_ph [1/1] 0.00ns
.preheader96:0  %last_reg2mem_0_ph = phi i32 [ %last_load_1, %5 ], [ 0, %4 ]

ST_16: result_reg2mem_0_ph [1/1] 0.00ns
.preheader96:1  %result_reg2mem_0_ph = phi i1 [ %result_3_reg2mem, %5 ], [ true, %4 ]

ST_16: j_1_reg2mem_0_ph [1/1] 0.00ns
.preheader96:2  %j_1_reg2mem_0_ph = phi i32 [ %j_s, %5 ], [ 1, %4 ]

ST_16: stg_159 [1/1] 1.57ns
.preheader96:3  br label %6


 <State 17>: 0.00ns
ST_17: stg_160 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: full_read_2 [1/1] 0.00ns
:2  %full_read_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_17: stg_162 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_2)


 <State 18>: 1.58ns
ST_18: localFull_1 [1/1] 0.00ns
:5  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_18: stg_164 [1/1] 1.58ns
:6  store volatile i1 %localFull_1, i1* %localFull, align 1


 <State 19>: 2.44ns
ST_19: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ %i, %3 ], [ 1, %.preheader96 ]

ST_19: stg_166 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_19: localFull_load_2 [1/1] 0.00ns
:7  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_19: i [1/1] 2.44ns
:8  %i = add nsw i32 %i_reg2mem, 1

ST_19: stg_169 [1/1] 0.00ns
:9  br i1 %localFull_load_2, label %.preheader, label %3

ST_19: stg_170 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_19: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_19: stg_172 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_19: stg_173 [1/1] 0.00ns
:3  br label %6


 <State 20>: 0.00ns
ST_20: result_reg2mem_2 [1/1] 0.00ns
.loopexit95:0  %result_reg2mem_2 = phi i1 [ true, %0 ], [ %result_3_reg2mem, %17 ]

ST_20: empty_2 [1/1] 0.00ns
.loopexit95:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_5)

ST_20: stg_176 [1/1] 0.00ns
.loopexit95:2  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_20: stg_177 [1/1] 0.00ns
.loopexit95:3  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_20: stg_178 [1/1] 0.00ns
.loopexit95:4  ret i1 %result_reg2mem_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3f78640; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x402c130; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3f4d760; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3f78d30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3ede110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3f77220; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3f0e960; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3f18990; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3f0d7c0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_21                 (specbitsmap    ) [ 000000000000000000000]
stg_22                 (specbitsmap    ) [ 000000000000000000000]
stg_23                 (specbitsmap    ) [ 000000000000000000000]
stg_24                 (specbitsmap    ) [ 000000000000000000000]
stg_25                 (specbitsmap    ) [ 000000000000000000000]
stg_26                 (specbitsmap    ) [ 000000000000000000000]
stg_27                 (specbitsmap    ) [ 000000000000000000000]
stg_28                 (specbitsmap    ) [ 000000000000000000000]
stg_29                 (specbitsmap    ) [ 000000000000000000000]
stg_30                 (spectopmodule  ) [ 000000000000000000000]
iterations_read        (read           ) [ 001111111111111111110]
localFull              (alloca         ) [ 011111111111111111110]
localEmpty             (alloca         ) [ 001111111111111111110]
stg_34                 (specwire       ) [ 000000000000000000000]
stg_35                 (specifcore     ) [ 000000000000000000000]
stg_36                 (specwire       ) [ 000000000000000000000]
stg_37                 (specwire       ) [ 000000000000000000000]
stg_38                 (specwire       ) [ 000000000000000000000]
stg_39                 (specwire       ) [ 000000000000000000000]
stg_40                 (specwire       ) [ 000000000000000000000]
stg_41                 (specwire       ) [ 000000000000000000000]
stg_42                 (specwire       ) [ 000000000000000000000]
stg_43                 (specwire       ) [ 000000000000000000000]
stg_44                 (specifcore     ) [ 000000000000000000000]
tmp_5                  (specregionbegin) [ 001111111111111111111]
stg_46                 (specprotocol   ) [ 000000000000000000000]
tmp6                   (icmp           ) [ 010000000000000000000]
stg_48                 (br             ) [ 011111111111111111111]
full_read              (read           ) [ 000000000000000000000]
stg_50                 (store          ) [ 000000000000000000000]
localFull_load         (load           ) [ 001111111111111111110]
stg_52                 (br             ) [ 001111111111111111110]
stg_53                 (write          ) [ 000000000000000000000]
stg_54                 (write          ) [ 000000000000000000000]
stg_55                 (br             ) [ 001111111111111111110]
last_1                 (phi            ) [ 000100000000000000000]
result_reg2mem_1_ph    (phi            ) [ 000111111111111110000]
j_1_reg2mem_1_ph       (phi            ) [ 000111111111111110000]
last                   (alloca         ) [ 000111111111111111110]
stg_60                 (store          ) [ 000000000000000000000]
stg_61                 (br             ) [ 000111111111111111110]
stg_62                 (wait           ) [ 000000000000000000000]
stg_63                 (write          ) [ 000000000000000000000]
localEmpty_1           (read           ) [ 000000000000000000000]
stg_65                 (store          ) [ 000000000000000000000]
result_reg2mem_1       (phi            ) [ 000011111000000000000]
j_1_reg2mem_1          (phi            ) [ 000011111111111100000]
last_load              (load           ) [ 000000111111100000000]
localEmpty_load        (load           ) [ 000111111111111111110]
stg_70                 (br             ) [ 000111111111111111110]
stg_71                 (write          ) [ 000000000000000000000]
stg_72                 (br             ) [ 000111111111111111110]
stg_73                 (wait           ) [ 000000000000000000000]
localEmpty_2           (read           ) [ 000000000000000000000]
stg_75                 (store          ) [ 000000000000000000000]
op2_assign_reg2mem     (phi            ) [ 000000010000000000000]
result_1_reg2mem       (phi            ) [ 000000010000000000000]
i_1_reg2mem            (phi            ) [ 000111111111111111110]
priorityIn_V_read      (read           ) [ 000000000000000000000]
tmp_3                  (zext           ) [ 000000000000000000000]
tmp_4                  (icmp           ) [ 000000000000000000000]
result_1_s             (and            ) [ 000111111111111111110]
localEmpty_load_1      (load           ) [ 000111111111111111110]
i_s                    (add            ) [ 000111111111111111110]
stg_85                 (br             ) [ 000111111111111111110]
stg_86                 (write          ) [ 000000000000000000000]
stg_87                 (br             ) [ 000111111111111111110]
stg_88                 (wait           ) [ 000000000000000000000]
stg_89                 (write          ) [ 000000000000000000000]
localFull_2            (read           ) [ 000000000000000000000]
stg_91                 (store          ) [ 000000000000000000000]
result_1_reg2mem_1     (phi            ) [ 000000001111111100000]
localFull_load_3       (load           ) [ 000111111111111111110]
stg_94                 (br             ) [ 000000000000000000000]
stg_95                 (write          ) [ 000000000000000000000]
stg_96                 (write          ) [ 000000000000000000000]
stg_97                 (br             ) [ 000111111111111111110]
stg_98                 (wait           ) [ 000000000000000000000]
localFull_3            (read           ) [ 000000000000000000000]
stg_100                (store          ) [ 000000000000000000000]
i_3_reg2mem            (phi            ) [ 000000000010000000000]
localFull_load_4       (load           ) [ 000111111111111111110]
i_1                    (add            ) [ 000111111111111111110]
stg_104                (br             ) [ 000000000000000000000]
tmp_s                  (sext           ) [ 000000000000000000000]
random_priorities_addr (getelementptr  ) [ 000000000001000000000]
stg_108                (wait           ) [ 000000000000000000000]
stg_109                (write          ) [ 000000000000000000000]
localEmpty_3           (read           ) [ 000000000000000000000]
stg_111                (store          ) [ 000000000000000000000]
stg_112                (write          ) [ 000000000000000000000]
random_priorities_load (load           ) [ 000000000000000000000]
tmp_1                  (trunc          ) [ 000000000000000000000]
stg_115                (write          ) [ 000000000000000000000]
stg_116                (br             ) [ 000111111111111111110]
localEmpty_load_2      (load           ) [ 000111111111111111110]
stg_118                (br             ) [ 000111111111111111110]
stg_119                (write          ) [ 000000000000000000000]
priorityIn_V_read_1    (read           ) [ 000000000000000000000]
tmp_2_cast             (zext           ) [ 000000000000000000000]
ult                    (icmp           ) [ 000000000000000000000]
rev1                   (xor            ) [ 000000000000000000000]
p_result_s             (and            ) [ 000111111111111111110]
stg_125                (br             ) [ 000111111111111111110]
stg_126                (wait           ) [ 000000000000000000000]
priorityIn_V_read_2    (read           ) [ 000111111111101111110]
localEmpty_4           (read           ) [ 000000000000000000000]
stg_129                (store          ) [ 000000000000000000000]
p_result_3_reg2mem     (phi            ) [ 000111111111111111110]
last_2                 (zext           ) [ 000000000000000000000]
localEmpty_load_3      (load           ) [ 000111111111111111110]
stg_133                (br             ) [ 000000000000000000000]
stg_134                (write          ) [ 000000000000000000000]
priorityIn_V_read_3    (read           ) [ 000000000000000000000]
ult1                   (icmp           ) [ 000000000000000000000]
rev                    (xor            ) [ 000000000000000000000]
p_result_1             (and            ) [ 000111111111111111110]
stg_139                (br             ) [ 000111111111111111110]
stg_140                (store          ) [ 000000000000000000000]
stg_141                (br             ) [ 000111111111111111110]
tmp4                   (icmp           ) [ 000000000000000100000]
result_3_reg2mem       (phi            ) [ 011111000000000111111]
last_load_1            (load           ) [ 001000000000000010000]
stg_145                (wait           ) [ 000000000000000000000]
stg_146                (write          ) [ 000000000000000000000]
j_s                    (add            ) [ 001111000000000011110]
stg_148                (br             ) [ 010111111111111111111]
full_read_1            (read           ) [ 000000000000000000000]
stg_150                (store          ) [ 000000000000000000000]
localFull_load_1       (load           ) [ 000111111111111111110]
stg_152                (br             ) [ 000111111111111111110]
stg_153                (write          ) [ 000000000000000000000]
stg_154                (write          ) [ 000000000000000000000]
stg_155                (br             ) [ 000000000000000000000]
last_reg2mem_0_ph      (phi            ) [ 001111111111111111110]
result_reg2mem_0_ph    (phi            ) [ 001111111111111111110]
j_1_reg2mem_0_ph       (phi            ) [ 001111111111111111110]
stg_159                (br             ) [ 000111111111111111110]
stg_160                (wait           ) [ 000000000000000000000]
full_read_2            (read           ) [ 000000000000000000000]
stg_162                (write          ) [ 000000000000000000000]
localFull_1            (read           ) [ 000000000000000000000]
stg_164                (store          ) [ 000000000000000000000]
i_reg2mem              (phi            ) [ 000000000000000000010]
stg_166                (specifcore     ) [ 000000000000000000000]
localFull_load_2       (load           ) [ 000111111111111111110]
i                      (add            ) [ 000111111111111111110]
stg_169                (br             ) [ 001111111111111111110]
stg_170                (write          ) [ 000000000000000000000]
tmp                    (trunc          ) [ 000000000000000000000]
stg_172                (write          ) [ 000000000000000000000]
stg_173                (br             ) [ 000111111111111111110]
result_reg2mem_2       (phi            ) [ 000000000000000000001]
empty_2                (specregionend  ) [ 000000000000000000000]
stg_176                (write          ) [ 000000000000000000000]
stg_177                (specifcore     ) [ 000000000000000000000]
stg_178                (ret            ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="random_priorities">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="localFull_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="localEmpty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="last_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="iterations_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 localFull_2/7 localFull_3/9 full_read_1/15 full_read_2/17 localFull_1/18 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_53/2 stg_63/4 stg_71/5 stg_86/7 stg_89/7 stg_95/8 stg_109/10 stg_112/11 stg_119/12 stg_134/14 stg_146/15 stg_153/16 stg_170/19 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_54/2 stg_96/8 stg_115/11 stg_154/16 stg_172/19 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/4 localEmpty_2/6 localEmpty_3/10 localEmpty_4/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 priorityIn_V_read_1/12 priorityIn_V_read_2/13 priorityIn_V_read_3/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="stg_162_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_162/17 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_176_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_176/20 "/>
</bind>
</comp>

<comp id="157" class="1004" name="random_priorities_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="167" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/10 "/>
</bind>
</comp>

<comp id="169" class="1005" name="last_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="last_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="last_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_1/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="result_reg2mem_1_ph_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_1_ph (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="result_reg2mem_1_ph_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1_ph/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="j_1_reg2mem_1_ph_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_1_ph (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_1_reg2mem_1_ph_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_1_ph/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="result_reg2mem_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="result_reg2mem_1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="2"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="j_1_reg2mem_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="8"/>
<pin id="217" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_1_reg2mem_1_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="2"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="op2_assign_reg2mem_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="op2_assign_reg2mem_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/7 "/>
</bind>
</comp>

<comp id="237" class="1005" name="result_1_reg2mem_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="result_1_reg2mem_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="2"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_1_reg2mem_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_1_reg2mem_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="260" class="1005" name="result_1_reg2mem_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="3"/>
<pin id="262" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="result_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="result_1_reg2mem_1_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="3"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem_1/8 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_3_reg2mem_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2"/>
<pin id="273" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_3_reg2mem_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/10 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_result_3_reg2mem_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_result_3_reg2mem_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="2"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem/14 "/>
</bind>
</comp>

<comp id="292" class="1005" name="result_3_reg2mem_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="result_3_reg2mem_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="6"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3_reg2mem/15 "/>
</bind>
</comp>

<comp id="305" class="1005" name="last_reg2mem_0_ph_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="last_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="last_reg2mem_0_ph_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="13"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_reg2mem_0_ph/16 "/>
</bind>
</comp>

<comp id="318" class="1005" name="result_reg2mem_0_ph_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="result_reg2mem_0_ph_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="13"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_0_ph/16 "/>
</bind>
</comp>

<comp id="332" class="1005" name="j_1_reg2mem_0_ph_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="j_1_reg2mem_0_ph_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="1" slack="13"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_0_ph/16 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_reg2mem_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="3"/>
<pin id="347" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="i_reg2mem_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="3"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/19 "/>
</bind>
</comp>

<comp id="356" class="1005" name="result_reg2mem_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="14"/>
<pin id="358" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="result_reg2mem_2 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="result_reg2mem_2_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="14"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="1" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_2/20 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/1 stg_91/7 stg_100/9 stg_150/15 stg_164/18 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/2 localFull_load_3/8 localFull_load_4/10 localFull_load_1/16 localFull_load_2/19 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="3"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/4 stg_75/6 stg_111/10 stg_129/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/5 last_load_1/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="4"/>
<pin id="387" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/5 localEmpty_load_1/7 localEmpty_load_2/12 localEmpty_load_3/14 "/>
</bind>
</comp>

<comp id="388" class="1005" name="reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="last_load last_load_1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp6_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="stg_60_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="result_1_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="i_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_s_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_2_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="ult_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="6"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="rev1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_result_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="3"/>
<pin id="461" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_s/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="last_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_2/14 "/>
</bind>
</comp>

<comp id="467" class="1004" name="ult1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="1"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult1/14 "/>
</bind>
</comp>

<comp id="472" class="1004" name="rev_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_result_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_1/14 "/>
</bind>
</comp>

<comp id="484" class="1004" name="stg_140_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="10"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_140/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp4_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="8"/>
<pin id="491" dir="0" index="1" bw="32" slack="12"/>
<pin id="492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp4/14 "/>
</bind>
</comp>

<comp id="494" class="1004" name="j_s_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="9"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/15 "/>
</bind>
</comp>

<comp id="500" class="1004" name="i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/19 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="511" class="1005" name="iterations_read_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="12"/>
<pin id="513" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="localFull_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="522" class="1005" name="localEmpty_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="3"/>
<pin id="524" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="531" class="1005" name="localFull_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="13"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load "/>
</bind>
</comp>

<comp id="535" class="1005" name="last_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="542" class="1005" name="localEmpty_load_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="2"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="546" class="1005" name="result_1_s_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="555" class="1005" name="i_s_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="560" class="1005" name="localFull_load_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="2"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_3 "/>
</bind>
</comp>

<comp id="567" class="1005" name="i_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="random_priorities_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="localEmpty_load_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="2"/>
<pin id="579" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load_2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="p_result_s_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="2"/>
<pin id="583" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

<comp id="586" class="1005" name="priorityIn_V_read_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="priorityIn_V_read_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="p_result_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_result_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp4_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="604" class="1005" name="j_s_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

<comp id="616" class="1005" name="i_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="76" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="104" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="213"><net_src comp="180" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="224"><net_src comp="192" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="246"><net_src comp="204" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="258"><net_src comp="247" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="269"><net_src comp="204" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="291"><net_src comp="285" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="302"><net_src comp="260" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="282" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="316"><net_src comp="305" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="329"><net_src comp="292" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="344"><net_src comp="337" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="66" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="292" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="104" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="127" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="397"><net_src comp="98" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="173" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="134" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="230" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="240" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="252" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="275" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="54" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="275" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="440"><net_src comp="164" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="445"><net_src comp="134" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="388" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="66" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="260" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="471"><net_src comp="134" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="285" pin="4"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="464" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="215" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="215" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="349" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="349" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="514"><net_src comp="98" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="519"><net_src comp="86" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="525"><net_src comp="90" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="534"><net_src comp="374" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="94" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="545"><net_src comp="385" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="414" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="558"><net_src comp="420" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="563"><net_src comp="374" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="570"><net_src comp="426" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="575"><net_src comp="157" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="580"><net_src comp="385" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="458" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="589"><net_src comp="134" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="598"><net_src comp="478" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="603"><net_src comp="489" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="494" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="619"><net_src comp="500" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="349" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {2 8 11 16 19 }
	Port: cmdOut_V | {2 4 5 7 8 10 11 12 14 15 16 19 }
	Port: fullOut | {17 }
	Port: finished | {20 }
  - Chain level:
	State 1
		stg_48 : 1
	State 2
		stg_52 : 1
	State 3
		stg_60 : 1
	State 4
	State 5
		stg_70 : 1
	State 6
	State 7
		tmp_4 : 1
		result_1_s : 2
		i_s : 1
		stg_85 : 1
	State 8
		stg_94 : 1
	State 9
	State 10
		i_1 : 1
		stg_104 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 11
		tmp_1 : 1
		stg_115 : 2
	State 12
		stg_118 : 1
		ult : 1
		rev1 : 2
		p_result_s : 2
	State 13
	State 14
		stg_133 : 1
		rev : 1
		p_result_1 : 1
		stg_140 : 1
	State 15
	State 16
		stg_152 : 1
		last_reg2mem_0_ph : 1
		result_reg2mem_0_ph : 1
		j_1_reg2mem_0_ph : 1
	State 17
	State 18
	State 19
		i : 1
		stg_169 : 1
		tmp : 1
		stg_172 : 2
	State 20
		stg_178 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         tmp6_fu_393        |    0    |    40   |
|          |        tmp_4_fu_408        |    0    |    40   |
|   icmp   |         ult_fu_446         |    0    |    40   |
|          |         ult1_fu_467        |    0    |    4    |
|          |         tmp4_fu_489        |    0    |    40   |
|----------|----------------------------|---------|---------|
|          |         i_s_fu_420         |    0    |    32   |
|    add   |         i_1_fu_426         |    0    |    32   |
|          |         j_s_fu_494         |    0    |    32   |
|          |          i_fu_500          |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      result_1_s_fu_414     |    0    |    1    |
|    and   |      p_result_s_fu_458     |    0    |    1    |
|          |      p_result_1_fu_478     |    0    |    1    |
|----------|----------------------------|---------|---------|
|    xor   |         rev1_fu_452        |    0    |    1    |
|          |         rev_fu_472         |    0    |    1    |
|----------|----------------------------|---------|---------|
|          | iterations_read_read_fu_98 |    0    |    0    |
|   read   |       grp_read_fu_104      |    0    |    0    |
|          |       grp_read_fu_127      |    0    |    0    |
|          |       grp_read_fu_134      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_110      |    0    |    0    |
|   write  |      grp_write_fu_118      |    0    |    0    |
|          |    stg_162_write_fu_141    |    0    |    0    |
|          |    stg_176_write_fu_149    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_3_fu_404        |    0    |    0    |
|   zext   |      tmp_2_cast_fu_442     |    0    |    0    |
|          |        last_2_fu_464       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        tmp_s_fu_432        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_1_fu_437        |    0    |    0    |
|          |         tmp_fu_506         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   297   |
|----------|----------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      i_1_reg2mem_reg_247     |   32   |
|          i_1_reg_567         |   32   |
|      i_3_reg2mem_reg_271     |   32   |
|       i_reg2mem_reg_345      |   32   |
|           i_reg_616          |   32   |
|          i_s_reg_555         |   32   |
|    iterations_read_reg_511   |   32   |
|   j_1_reg2mem_0_ph_reg_332   |   32   |
|   j_1_reg2mem_1_ph_reg_192   |   32   |
|     j_1_reg2mem_1_reg_215    |   32   |
|          j_s_reg_604         |   32   |
|        last_1_reg_169        |   32   |
|   last_reg2mem_0_ph_reg_305  |   32   |
|         last_reg_535         |   32   |
|   localEmpty_load_2_reg_577  |    1   |
|    localEmpty_load_reg_542   |    1   |
|      localEmpty_reg_522      |    1   |
|   localFull_load_3_reg_560   |    1   |
|    localFull_load_reg_531    |    1   |
|       localFull_reg_516      |    1   |
|  op2_assign_reg2mem_reg_226  |   32   |
|      p_result_1_reg_595      |    1   |
|  p_result_3_reg2mem_reg_282  |    1   |
|      p_result_s_reg_581      |    1   |
|  priorityIn_V_read_2_reg_586 |    4   |
|random_priorities_addr_reg_572|    8   |
|            reg_388           |   32   |
|  result_1_reg2mem_1_reg_260  |    1   |
|   result_1_reg2mem_reg_237   |    1   |
|      result_1_s_reg_546      |    1   |
|   result_3_reg2mem_reg_292   |    1   |
|  result_reg2mem_0_ph_reg_318 |    1   |
|  result_reg2mem_1_ph_reg_180 |    1   |
|   result_reg2mem_1_reg_204   |    1   |
|   result_reg2mem_2_reg_356   |    1   |
|         tmp4_reg_600         |    1   |
+------------------------------+--------+
|             Total            |   542  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_110      |  p2  |   3  |   2  |    6   |
|       grp_write_fu_118      |  p2  |   4  |   4  |   16   ||    4    |
|      grp_access_fu_164      |  p0  |   2  |   8  |   16   ||    8    |
| result_reg2mem_1_ph_reg_180 |  p0  |   2  |   1  |    2   ||    1    |
|   j_1_reg2mem_1_ph_reg_192  |  p0  |   2  |  32  |   64   ||    32   |
|     i_1_reg2mem_reg_247     |  p0  |   2  |  32  |   64   ||    32   |
|  last_reg2mem_0_ph_reg_305  |  p0  |   2  |  32  |   64   ||    32   |
| result_reg2mem_0_ph_reg_318 |  p0  |   2  |   1  |    2   ||    1    |
|   j_1_reg2mem_0_ph_reg_332  |  p0  |   2  |  32  |   64   ||    32   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   298  || 13.2505 ||   142   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   297  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   142  |
|  Register |    -   |    -   |   542  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   13   |   542  |   439  |
+-----------+--------+--------+--------+--------+
