================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Wed Apr 09 14:29:04 -0400 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         flash_attn
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              578
FF:               635
DSP:              4
BRAM:             24
URAM:             0
SRL:              12


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 8.276       |
| Post-Route     | 8.639       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                               | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                               | 578 | 635 | 4   | 24   |      |     |        |      |         |          |        |
|   (inst)                                                           |     | 40  |     |      |      |     |        |      |         |          |        |
|   K_tile_U                                                         |     |     |     | 8    |      |     |        |      |         |          |        |
|   Q_tile_U                                                         |     |     |     | 8    |      |     |        |      |         |          |        |
|   V_tile_U                                                         |     |     |     | 8    |      |     |        |      |         |          |        |
|   grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120     | 478 | 509 | 4   |      |      |     |        |      |         |          |        |
|     (grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120) | 64  | 96  |     |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_5_full_dsp_1_U16                             | 189 | 206 | 2   |      |      |     |        |      |         |          |        |
|     fadd_32ns_32ns_32_5_full_dsp_1_U17                             | 204 | 205 | 2   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                       | 22  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96        | 53  | 43  |     |      |      |     |        |      |         |          |        |
|     (grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96)    | 29  | 41  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                       | 24  | 2   |     |      |      |     |        |      |         |          |        |
|   grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82              | 47  | 43  |     |      |      |     |        |      |         |          |        |
|     (grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82)          | 27  | 41  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                       | 20  | 2   |     |      |      |     |        |      |         |          |        |
+--------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.09%  | OK     |
| FD                                                        | 50%       | 0.60%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.07%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 1.82%  | OK     |
| RAMB/FIFO                                                 | 80%       | 8.57%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.20%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 13     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.73   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                               | ENDPOINT PIN                                                                                         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                              |                                                                                                      |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.361 | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C                          | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2] |            1 |         20 |          2.998 |          0.580 |        2.418 |
| Path2 | 1.434 | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C                          | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1] |            1 |         20 |          2.925 |          0.580 |        2.345 |
| Path3 | 1.563 | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C                          | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2] |            1 |         19 |          2.796 |          0.642 |        2.154 |
| Path4 | 1.609 | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C                          | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1] |            1 |         19 |          2.750 |          0.642 |        2.108 |
| Path5 | 1.994 | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]      |            1 |         54 |          2.448 |          0.642 |        1.806 |
+-------+-------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33                                      | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33                                      | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33                                      | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33                                      | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]                          | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64                  | LUT.others.LUT6      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD | FLOP_LATCH.flop.FDRE |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33                                      | LUT.others.LUT3      |
    | i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP                                 | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/flashattn_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/flashattn_failfast_routed.rpt                 |
| power                    | impl/verilog/report/flashattn_power_routed.rpt                    |
| status                   | impl/verilog/report/flashattn_status_routed.rpt                   |
| timing                   | impl/verilog/report/flashattn_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/flashattn_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/flashattn_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/flashattn_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------+


