{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734920882196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734920882196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 10:28:02 2024 " "Processing started: Mon Dec 23 10:28:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734920882196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920882196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920882196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734920882334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734920882334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "err_high_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file err_high_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 err_high_detect " "Found entity 1: err_high_detect" {  } { { "err_high_detect.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/err_high_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/uart_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/uart_rx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublepulse.v 1 1 " "Found 1 design units, including 1 entities, in source file doublepulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoublePulse " "Found entity 1: DoublePulse" {  } { { "DoublePulse.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/DoublePulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k1module.v 1 1 " "Found 1 design units, including 1 entities, in source file k1module.v" { { "Info" "ISGN_ENTITY_NAME" "1 K1Module " "Found entity 1: K1Module" {  } { { "K1Module.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/K1Module.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_unit_final.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_unit_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_UNIT_FINAL " "Found entity 1: tb_UNIT_FINAL" {  } { { "tb_UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/tb_UNIT_FINAL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.v 1 1 " "Found 1 design units, including 1 entities, in source file ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "ad.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/ad.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_final.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 UNIT_FINAL " "Found entity 1: UNIT_FINAL" {  } { { "UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734920887380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n UNIT_FINAL.v(232) " "Verilog HDL Implicit Net warning at UNIT_FINAL.v(232): created implicit net for \"rst_n\"" {  } { { "UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_unit UNIT_FINAL.v(234) " "Verilog HDL Implicit Net warning at UNIT_FINAL.v(234): created implicit net for \"reset_unit\"" {  } { { "UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UNIT_FINAL " "Elaborating entity \"UNIT_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EnableOut UNIT_FINAL.v(37) " "Verilog HDL or VHDL warning at UNIT_FINAL.v(37): object \"EnableOut\" assigned a value but never read" {  } { { "UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 "|UNIT_FINAL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_1us UNIT_FINAL.v(189) " "Verilog HDL or VHDL warning at UNIT_FINAL.v(189): object \"time_1us\" assigned a value but never read" {  } { { "UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 "|UNIT_FINAL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_1ms UNIT_FINAL.v(190) " "Verilog HDL or VHDL warning at UNIT_FINAL.v(190): object \"time_1ms\" assigned a value but never read" {  } { { "UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 "|UNIT_FINAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:ad " "Elaborating entity \"ad\" for hierarchy \"ad:ad\"" {  } { { "UNIT_FINAL.v" "ad" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoublePulse DoublePulse:DoublePulse1 " "Elaborating entity \"DoublePulse\" for hierarchy \"DoublePulse:DoublePulse1\"" {  } { { "UNIT_FINAL.v" "DoublePulse1" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:rs232\"" {  } { { "UNIT_FINAL.v" "rs232" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx rs232:rs232\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"rs232:rs232\|uart_rx:uart_rx_inst\"" {  } { { "rs232.v" "uart_rx_inst" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx rs232:rs232\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"rs232:rs232\|uart_tx:uart_tx_inst\"" {  } { { "rs232.v" "uart_tx_inst" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/rs232.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "err_high_detect err_high_detect:err1 " "Elaborating entity \"err_high_detect\" for hierarchy \"err_high_detect:err1\"" {  } { { "UNIT_FINAL.v" "err1" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 err_high_detect.v(64) " "Verilog HDL assignment warning at err_high_detect.v(64): truncated value with size 32 to match size of target (9)" {  } { { "err_high_detect.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/err_high_detect.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734920887395 "|UNIT_FINAL|err_high_detect:err1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "rst_n" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887414 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_unit " "Net \"reset_unit\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "reset_unit" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 234 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887414 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734920887414 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "rst_n" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_unit " "Net \"reset_unit\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "reset_unit" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 234 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734920887417 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "rst_n" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_unit " "Net \"reset_unit\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "reset_unit" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 234 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734920887417 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "rst_n" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_unit " "Net \"reset_unit\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "reset_unit" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 234 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734920887417 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "rst_n" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 232 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_unit " "Net \"reset_unit\" is missing source, defaulting to GND" {  } { { "UNIT_FINAL.v" "reset_unit" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 234 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1734920887417 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1734920887417 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734920887564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 VCC " "Pin \"LED5\" is stuck at VCC" {  } { { "UNIT_FINAL.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/UNIT_FINAL.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734920887610 "|UNIT_FINAL|LED5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734920887610 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/uart_tx.v" 32 -1 0 } } { "uart_rx.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/uart_rx.v" 43 -1 0 } } { "uart_rx.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/uart_rx.v" 42 -1 0 } } { "uart_rx.v" "" { Text "D:/GRWorkshop/.Item/GR202300909TEST_code/uart_rx.v" 41 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1734920887610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734920887686 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734920887686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "330 " "Implemented 330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734920887686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734920887686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734920887702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 10:28:07 2024 " "Processing ended: Mon Dec 23 10:28:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734920887702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734920887702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734920887702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734920887702 ""}
