[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  19181       tick        336447          3458           452        336447 
      2  19181       tick        336124          1907            43        336124 
      3  19181       tick        361141          1695            34        361141 
      4  19181       tick        362414          1773            37        362414 
      5  19181       tick        362050          1585            26        362050 
      6  19181       tick        361563          1733            22        361563 
      7  19181       tick        362593          1650            19        362593 
      8  19181       tick        362310          1585            36        362310 
      9  19181       tick        361845          1652            20        361845 
     10  19181       tick        362005          1595            27        362005 
     11  19181       tick        362652          1529            21        362652 
     12  19181       tick        361779          1714            30        361779 
     13  19181       tick        361723          1586            16        361723 
     14  19181       tick        362209          1579            20        362209 
     15  19181       tick        362869          1637            22        362869 
     16  19181       tick        361293          1770            18        361293 
     17  19181       tick        389194          2140           106        389194 
     18  19181       tick        361884          1698            30        361884 
     19  19181       tick        362294          1634            24        362294 
     20  19181       tick        361831          1612            25        361831 
     21  19181       tick        361739          1616            26        361739 
     22  19181       exit        284636          2060            42        284636 
