///Register `AHB3SMENR` reader
pub struct R(crate::R<AHB3SMENR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<AHB3SMENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<AHB3SMENR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<AHB3SMENR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `AHB3SMENR` writer
pub struct W(crate::W<AHB3SMENR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<AHB3SMENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<AHB3SMENR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<AHB3SMENR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `PKASMEN` reader - PKA accelerator clock enable during CPU1 CSleep mode.
pub type PKASMEN_R = crate::BitReader<bool>;
///Field `PKASMEN` writer - PKA accelerator clock enable during CPU1 CSleep mode.
pub type PKASMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB3SMENR_SPEC, bool, O>;
///Field `AESSMEN` reader - AES accelerator clock enable during CPU1 CSleep mode.
pub type AESSMEN_R = crate::BitReader<bool>;
///Field `AESSMEN` writer - AES accelerator clock enable during CPU1 CSleep mode.
pub type AESSMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB3SMENR_SPEC, bool, O>;
///Field `RNGSMEN` reader - True RNG clocks enable during CPU1 Csleep and CStop modes
pub type RNGSMEN_R = crate::BitReader<bool>;
///Field `RNGSMEN` writer - True RNG clocks enable during CPU1 Csleep and CStop modes
pub type RNGSMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB3SMENR_SPEC, bool, O>;
///Field `SRAM1SMEN` reader - SRAM1 interface clock enable during CPU1 CSleep mode.
pub type SRAM1SMEN_R = crate::BitReader<bool>;
///Field `SRAM1SMEN` writer - SRAM1 interface clock enable during CPU1 CSleep mode.
pub type SRAM1SMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB3SMENR_SPEC, bool, O>;
///Field `SRAM2SMEN` reader - SRAM2 memory interface clock enable during CPU1 CSleep mode
pub type SRAM2SMEN_R = crate::BitReader<bool>;
///Field `SRAM2SMEN` writer - SRAM2 memory interface clock enable during CPU1 CSleep mode
pub type SRAM2SMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB3SMENR_SPEC, bool, O>;
///Field `FLASHSMEN` reader - Flash interface clock enable during CPU1 CSleep mode.
pub type FLASHSMEN_R = crate::BitReader<bool>;
///Field `FLASHSMEN` writer - Flash interface clock enable during CPU1 CSleep mode.
pub type FLASHSMEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB3SMENR_SPEC, bool, O>;
impl R {
    ///Bit 16 - PKA accelerator clock enable during CPU1 CSleep mode.
    #[inline(always)]
    pub fn pkasmen(&self) -> PKASMEN_R {
        PKASMEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - AES accelerator clock enable during CPU1 CSleep mode.
    #[inline(always)]
    pub fn aessmen(&self) -> AESSMEN_R {
        AESSMEN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - True RNG clocks enable during CPU1 Csleep and CStop modes
    #[inline(always)]
    pub fn rngsmen(&self) -> RNGSMEN_R {
        RNGSMEN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 23 - SRAM1 interface clock enable during CPU1 CSleep mode.
    #[inline(always)]
    pub fn sram1smen(&self) -> SRAM1SMEN_R {
        SRAM1SMEN_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - SRAM2 memory interface clock enable during CPU1 CSleep mode
    #[inline(always)]
    pub fn sram2smen(&self) -> SRAM2SMEN_R {
        SRAM2SMEN_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - Flash interface clock enable during CPU1 CSleep mode.
    #[inline(always)]
    pub fn flashsmen(&self) -> FLASHSMEN_R {
        FLASHSMEN_R::new(((self.bits >> 25) & 1) != 0)
    }
}
impl W {
    ///Bit 16 - PKA accelerator clock enable during CPU1 CSleep mode.
    #[inline(always)]
    #[must_use]
    pub fn pkasmen(&mut self) -> PKASMEN_W<16> {
        PKASMEN_W::new(self)
    }
    ///Bit 17 - AES accelerator clock enable during CPU1 CSleep mode.
    #[inline(always)]
    #[must_use]
    pub fn aessmen(&mut self) -> AESSMEN_W<17> {
        AESSMEN_W::new(self)
    }
    ///Bit 18 - True RNG clocks enable during CPU1 Csleep and CStop modes
    #[inline(always)]
    #[must_use]
    pub fn rngsmen(&mut self) -> RNGSMEN_W<18> {
        RNGSMEN_W::new(self)
    }
    ///Bit 23 - SRAM1 interface clock enable during CPU1 CSleep mode.
    #[inline(always)]
    #[must_use]
    pub fn sram1smen(&mut self) -> SRAM1SMEN_W<23> {
        SRAM1SMEN_W::new(self)
    }
    ///Bit 24 - SRAM2 memory interface clock enable during CPU1 CSleep mode
    #[inline(always)]
    #[must_use]
    pub fn sram2smen(&mut self) -> SRAM2SMEN_W<24> {
        SRAM2SMEN_W::new(self)
    }
    ///Bit 25 - Flash interface clock enable during CPU1 CSleep mode.
    #[inline(always)]
    #[must_use]
    pub fn flashsmen(&mut self) -> FLASHSMEN_W<25> {
        FLASHSMEN_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///AHB3 peripheral clocks enable in Sleep and Stop modes register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ahb3smenr](index.html) module
pub struct AHB3SMENR_SPEC;
impl crate::RegisterSpec for AHB3SMENR_SPEC {
    type Ux = u32;
}
///`read()` method returns [ahb3smenr::R](R) reader structure
impl crate::Readable for AHB3SMENR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ahb3smenr::W](W) writer structure
impl crate::Writable for AHB3SMENR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets AHB3SMENR to value 0x0387_0000
impl crate::Resettable for AHB3SMENR_SPEC {
    const RESET_VALUE: Self::Ux = 0x0387_0000;
}
