<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.02.17.12:32:12"
 outputDirectory="C:/qprojects/ipcores/sata_ipcore/hdl/specific/arria10/a10_sata_xcvr_core/a10_sata_xcvr_core/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AS016C3U19E2LG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <interface name="rx_analogreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_analogreset"
       direction="input"
       role="rx_analogreset"
       width="1" />
  </interface>
  <interface name="rx_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_cal_busy" direction="output" role="rx_cal_busy" width="1" />
  </interface>
  <interface name="rx_cdr_refclk0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_cdr_refclk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_clkout" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_clkout" direction="output" role="clk" width="1" />
  </interface>
  <interface name="rx_coreclkin" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_coreclkin" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_datak" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_datak" direction="output" role="rx_datak" width="4" />
  </interface>
  <interface name="rx_digitalreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_digitalreset"
       direction="input"
       role="rx_digitalreset"
       width="1" />
  </interface>
  <interface name="rx_disperr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_disperr" direction="output" role="rx_disperr" width="4" />
  </interface>
  <interface name="rx_errdetect" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="rx_errdetect" direction="output" role="rx_errdetect" width="4" />
  </interface>
  <interface name="rx_is_lockedtodata" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_is_lockedtodata"
       direction="output"
       role="rx_is_lockedtodata"
       width="1" />
  </interface>
  <interface name="rx_is_lockedtoref" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_is_lockedtoref"
       direction="output"
       role="rx_is_lockedtoref"
       width="1" />
  </interface>
  <interface name="rx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_parallel_data"
       direction="output"
       role="rx_parallel_data"
       width="32" />
  </interface>
  <interface name="rx_patterndetect" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_patterndetect"
       direction="output"
       role="rx_patterndetect"
       width="4" />
  </interface>
  <interface name="rx_runningdisp" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_runningdisp"
       direction="output"
       role="rx_runningdisp"
       width="4" />
  </interface>
  <interface name="rx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_serial_data"
       direction="input"
       role="rx_serial_data"
       width="1" />
  </interface>
  <interface name="rx_std_signaldetect" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_std_signaldetect"
       direction="output"
       role="rx_std_signaldetect"
       width="1" />
  </interface>
  <interface name="rx_std_wa_patternalign" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_std_wa_patternalign"
       direction="input"
       role="rx_std_wa_patternalign"
       width="1" />
  </interface>
  <interface name="rx_syncstatus" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_syncstatus"
       direction="output"
       role="rx_syncstatus"
       width="4" />
  </interface>
  <interface name="tx_analogreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_analogreset"
       direction="input"
       role="tx_analogreset"
       width="1" />
  </interface>
  <interface name="tx_cal_busy" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_cal_busy" direction="output" role="tx_cal_busy" width="1" />
  </interface>
  <interface name="tx_clkout" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_clkout" direction="output" role="clk" width="1" />
  </interface>
  <interface name="tx_coreclkin" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_coreclkin" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_datak" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_datak" direction="input" role="tx_datak" width="4" />
  </interface>
  <interface name="tx_digitalreset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_digitalreset"
       direction="input"
       role="tx_digitalreset"
       width="1" />
  </interface>
  <interface name="tx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_parallel_data"
       direction="input"
       role="tx_parallel_data"
       width="32" />
  </interface>
  <interface name="tx_pma_elecidle" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_pma_elecidle"
       direction="input"
       role="tx_pma_elecidle"
       width="1" />
  </interface>
  <interface name="tx_serial_clk0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tx_serial_clk0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_serial_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_serial_data"
       direction="output"
       role="tx_serial_data"
       width="1" />
  </interface>
  <interface name="unused_rx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="unused_rx_parallel_data"
       direction="output"
       role="unused_rx_parallel_data"
       width="72" />
  </interface>
  <interface name="unused_tx_parallel_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="unused_tx_parallel_data"
       direction="input"
       role="unused_tx_parallel_data"
       width="92" />
  </interface>
 </perimeter>
 <entity kind="a10_sata_xcvr_core" version="1.0" name="a10_sata_xcvr_core">
  <parameter name="AUTO_GENERATION_ID" value="1518859930" />
  <parameter name="AUTO_DEVICE" value="10AS016C3U19E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\synth\a10_sata_xcvr_core.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\synth\a10_sata_xcvr_core_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\synth\a10_sata_xcvr_core.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\synth\a10_sata_xcvr_core_cfg.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/qprojects/ipcores/sata_ipcore/hdl/specific/arria10/a10_sata_xcvr_core/a10_sata_xcvr_core.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="a10_sata_xcvr_core">"Generating: a10_sata_xcvr_core"</message>
   <message level="Info" culprit="a10_sata_xcvr_core">"Generating: a10_sata_xcvr_core_altera_xcvr_native_a10_171_6e552hq"</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
  </messages>
 </entity>
 <entity
   kind="altera_xcvr_native_a10"
   version="17.1"
   name="a10_sata_xcvr_core_altera_xcvr_native_a10_171_6e552hq">
  <parameter name="enable_ports_rx_prbs" value="0" />
  <parameter name="cdr_pll_f_max_pfd" value="350000000 Hz" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reset_n" value="reset_n" />
  <parameter name="pma_rx_buf_xrx_path_uc_rx_rstb" value="rx_reset_on" />
  <parameter name="enable_port_tx_enh_frame" value="0" />
  <parameter name="enh_tx_64b66b_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_wordslip" value="frmgen_wordslip_dis" />
  <parameter name="pma_rx_buf_rx_refclk_divider" value="bypass_divider" />
  <parameter name="enh_tx_frmgen_burst_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_clr_ctrl" value="both_enabled" />
  <parameter name="hssi_tx_pcs_pma_interface_bypass_pma_txelecidle" value="true" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_odi_step_ctrl_sel" value="dprio_mode" />
  <parameter name="cdr_pll_side" value="side_unknown" />
  <parameter name="pma_adapt_adp_dfe_fxtap10_sgn" value="radp_dfe_fxtap10_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_bs_enc" value="dis_bs_enc_clk_gating" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_index_sel"
     value="uhsif_index_cram" />
  <parameter name="anlg_rx_one_stage_enable" value="s1_mode" />
  <parameter name="hssi_10g_rx_pcs_frmsync_flag_type" value="location_only" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_bypass" value="rx_sm_bypass_en" />
  <parameter name="hssi_rx_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="hssi_fifo_rx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_cgb_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_fref_clk_hz"
     value="150000000" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_pma_dw_rx" value="pma_20b_rx" />
  <parameter name="enh_rxfifo_mode" value="Phase compensation" />
  <parameter name="hssi_10g_tx_pcs_distdwn_master" value="distdwn_master_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_prot_mode_tx"
     value="non_teng_mode_tx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count_multi" value="0" />
  <parameter name="pma_rx_buf_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_rx_enh_frame_lock" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter
     name="cdr_pll_chgpmp_up_pd_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_rx_buf_one_stage_enable" value="s1_mode" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="l_std_rx_pld_pcs_width" value="40" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_rx_buf_xrx_path_gt_enabled" value="disable" />
  <parameter name="cdr_pll_pma_width" value="20" />
  <parameter name="enable_port_rx_polinv" value="0" />
  <parameter name="pma_rx_odi_invert_dfe_vref" value="no_inversion" />
  <parameter name="pma_tx_buf_enable_idle_tx_channel_support" value="false" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_scrambler" value="enable" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch2_src"
     value="cdr_clkin_scratch2_src_refclk_iqclk" />
  <parameter name="set_disconnect_analog_resets" value="0" />
  <parameter name="hssi_8g_rx_pcs_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_compin_sel" value="compin_master" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_adapt_odi_en" value="rodi_en_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_hip_clk_en"
     value="hip_rx_disable" />
  <parameter name="base_device" value="NIGHTFURY1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_fifo_mode_rx"
     value="fifo_rx" />
  <parameter name="l_rcfg_addr_bits" value="10" />
  <parameter
     name="hssi_10g_tx_pcs_enc64b66b_txsm_clken"
     value="enc64b66b_txsm_clk_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_block_sel" value="eightg" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_low_latency_en_rx"
     value="disable" />
  <parameter name="hssi_gen3_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="pma_cgb_x1_clock_source_sel" value="cdr_txpll_t" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pfull" value="23" />
  <parameter name="pma_tx_buf_uc_dcd_cal_status" value="uc_dcd_cal_notdone" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_type" value="bitslip_cnt" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_post_eidle_delay"
     value="cnt_200_cycles" />
  <parameter name="pma_tx_buf_term_p_tune" value="rterm_p0" />
  <parameter name="enh_rx_dispchk_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_lfeq_zero_control" value="lfeq_setting_2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_low_latency_en_rx"
     value="disable" />
  <parameter name="pma_tx_buf_cpen_ctrl" value="cp_l0" />
  <parameter name="set_embedded_debug_enable" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_test_update_period"
     value="uhsif_dcn_test_period_4" />
  <parameter name="hssi_10g_rx_pcs_frmsync_bypass" value="frmsync_bypass_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="pma_rx_dfe_oc_sa_d0c0" value="0" />
  <parameter name="enable_port_rx_enh_fifo_align_val" value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="pma_adapt_adp_spec_avg_window" value="radp_spec_avg_window_4" />
  <parameter name="pma_adapt_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_pipeln" value="rx_sm_pipeln_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="cdr_pll_cgb_div" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_adapt_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_err" value="dispgen_err_dis" />
  <parameter name="anlg_link" value="lr" />
  <parameter name="std_rx_word_aligner_fast_sync_status_enable" value="0" />
  <parameter name="l_rcfg_ifaces" value="1" />
  <parameter name="pma_rx_buf_vcm_sel" value="vcm_setting_03" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_en"
     value="delay1_clk_disable" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_a_val" value="0" />
  <parameter name="pma_tx_ser_bonding_mode" value="x1_non_bonded" />
  <parameter name="l_enable_rx_std" value="1" />
  <parameter name="pma_tx_buf_uc_skew_cal" value="uc_skew_cal_off" />
  <parameter name="hssi_krfec_rx_pcs_parity_invalid_enum" value="8" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_gen_pat" value="prbs_gen_dis" />
  <parameter name="pma_rx_buf_power_rail_er" value="1030" />
  <parameter name="enable_port_rx_enh_fifo_cnt" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_data_source"
     value="hip_disable" />
  <parameter name="tx_pma_div_clkout_divider" value="0" />
  <parameter name="enable_ports_pipe_hclk" value="0" />
  <parameter name="pma_rx_buf_xrx_path_jtag_lp" value="lp_off" />
  <parameter
     name="hssi_common_pcs_pma_interface_pcie_hip_mode"
     value="hip_disable" />
  <parameter name="cdr_pll_fref_mux_select" value="fref_mux_cdr_refclk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_before_lock"
     value="uhsif_lkd_segsz_b4lock_16" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_pc_rdclk" value="dis_pc_rdclk_gating" />
  <parameter name="hssi_8g_rx_pcs_phase_comp_rdptr" value="enable_rdptr" />
  <parameter name="hssi_8g_rx_pcs_polinv_8b10b_dec" value="dis_polinv_8b10b_dec" />
  <parameter name="enable_port_rx_std_rmfifo_empty" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_wait_send_syncp_fbkp" value="0" />
  <parameter name="pma_tx_buf_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="pma_rx_buf_refclk_en" value="disable" />
  <parameter name="cdr_pll_set_cdr_vco_reset" value="false" />
  <parameter name="cdr_pll_cal_vco_count_length" value="sel_8b_count" />
  <parameter
     name="hssi_tx_pcs_pma_interface_prot_mode_tx"
     value="eightg_basic_mode_tx" />
  <parameter
     name="hssi_pipe_gen3_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="cdr_pll_f_max_ref" value="800000000 Hz" />
  <parameter name="hssi_tx_pcs_pma_interface_pmagate_en" value="pmagate_dis" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_clk_slip_spacing" value="16" />
  <parameter
     name="hssi_common_pcs_pma_interface_dft_observation_clock_selection"
     value="dft_clk_obsrv_tx0" />
  <parameter name="hssi_10g_rx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_prot_mode_tx"
     value="basic_8gpcs_tx" />
  <parameter name="pma_tx_buf_jtag_lp" value="lp_off" />
  <parameter name="pma_adapt_adp_dfe_fxtap11_sgn" value="radp_dfe_fxtap11_sgn_0" />
  <parameter name="enh_rx_64b66b_enable" value="0" />
  <parameter name="l_std_rx_word_count" value="4" />
  <parameter name="dbg_embedded_debug_enable" value="0" />
  <parameter name="cdr_pll_sup_mode" value="user_mode" />
  <parameter name="std_rx_word_aligner_pattern" value="380" />
  <parameter name="hssi_10g_rx_pcs_dis_signal_ok" value="dis_signal_ok_en" />
  <parameter name="hssi_common_pcs_pma_interface_wait_clk_on_off_timer" value="0" />
  <parameter name="pma_adapt_odi_vref_sel" value="rodi_vref_sel_0" />
  <parameter name="pma_tx_buf_dcd_clk_div_ctrl" value="dcd_ck_div128" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_low_latency_en_tx"
     value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_ind" value="enable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_pma_dw_tx" value="pma_20b_tx" />
  <parameter name="pma_rx_dfe_oc_sa_adp1" value="0" />
  <parameter name="pma_rx_dfe_oc_sa_adp2" value="0" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="pma_tx_buf_uc_gen4" value="gen4_off" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dcn_testmode_enable"
     value="uhsif_dcn_test_mode_disable" />
  <parameter name="pma_tx_buf_uc_gen3" value="gen3_off" />
  <parameter name="l_std_tx_word_count" value="4" />
  <parameter name="hssi_common_pcs_pma_interface_testout_sel" value="asn_test" />
  <parameter name="enable_port_rx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_fifo_write_ctrl" value="blklock_stops" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g3"
     value="dis_phystatus_rst_toggle_g3" />
  <parameter name="hssi_tx_pcs_pma_interface_sq_wave_num" value="sq_wave_default" />
  <parameter name="hssi_krfec_rx_pcs_receive_order" value="receive_lsb" />
  <parameter name="hssi_8g_rx_pcs_rx_refclk" value="dis_refclk_sel" />
  <parameter name="protocol_mode" value="basic_std" />
  <parameter name="enh_rxtxfifo_double_width" value="0" />
  <parameter name="hssi_pipe_gen1_2_phystatus_delay_val" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_fifo_mode_tx"
     value="fifo_tx" />
  <parameter name="pma_adapt_adp_ctle_load_value" value="radp_ctle_load_value_0" />
  <parameter name="pma_tx_buf_vod_output_swing_ctrl" value="31" />
  <parameter name="design_environment" value="NATIVE" />
  <parameter name="hssi_8g_rx_pcs_rx_rcvd_clk" value="rcvd_clk_rcvd_clk" />
  <parameter
     name="pma_adapt_adp_spec_trans_filter"
     value="radp_spec_trans_filter_2" />
  <parameter name="hssi_common_pcs_pma_interface_ignore_sigdet_g23" value="false" />
  <parameter name="pma_tx_buf_xtx_path_initial_settings" value="true" />
  <parameter name="enable_port_rx_std_bitslip" value="0" />
  <parameter
     name="pma_cgb_select_done_master_or_slave"
     value="choose_master_pcie_sw_done" />
  <parameter name="hssi_krfec_rx_pcs_signal_ok_en" value="sig_ok_en" />
  <parameter name="pma_tx_buf_uc_txvod_cal" value="uc_tx_vod_cal_off" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_fifo_mode_rx" value="fifo_rx" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_operating_voltage"
     value="standard" />
  <parameter name="pma_rx_buf_xrx_path_uc_pcie_sw" value="uc_pcie_gen1" />
  <parameter name="cdr_pll_output_clock_frequency" value="750000000 Hz" />
  <parameter name="hssi_krfec_tx_pcs_pipeln_encoder" value="enable" />
  <parameter
     name="hssi_common_pcs_pma_interface_spd_chg_rst_wait_cnt_en"
     value="false" />
  <parameter
     name="pma_adapt_adp_dfe_clkout_div_sel"
     value="radp_dfe_clkout_div_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_lfsr" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rate_match_full_thres" value="dis_rm_full_thres" />
  <parameter name="pma_rx_odi_enable_odi" value="power_down_eye" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_err" value="scrm_err_dis" />
  <parameter name="hssi_rx_pcs_pma_interface_clkslip_sel" value="pld" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch1_src"
     value="cdr_clkin_scratch1_src_refclk_iqclk" />
  <parameter name="set_odi_soft_logic_enable" value="0" />
  <parameter
     name="pma_cdr_refclk_inclk3_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_pc_en_counter" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_margin"
     value="uhsif_dcn_margin_2" />
  <parameter name="hssi_10g_tx_pcs_txfifo_mode" value="phase_comp" />
  <parameter name="pma_adapt_adp_ctle_en" value="radp_ctle_disable" />
  <parameter name="pma_cgb_sup_mode" value="user_mode" />
  <parameter name="pma_cgb_x1_div_m_sel" value="divbypass" />
  <parameter name="hssi_8g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_8g_tx_pcs_tx_bitslip" value="dis_tx_bitslip" />
  <parameter name="anlg_tx_compensation_en" value="enable" />
  <parameter name="pma_rx_buf_diag_lp_en" value="dlp_off" />
  <parameter name="pma_rx_buf_pm_tx_rx_testmux_select" value="setting0" />
  <parameter name="pma_rx_deser_tdr_mode" value="select_bbpd_data" />
  <parameter name="hssi_krfec_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_mode" value="phase_comp" />
  <parameter name="hssi_8g_tx_pcs_hip_mode" value="dis_hip" />
  <parameter name="pma_cgb_ser_mode" value="twenty_bit" />
  <parameter name="pma_rx_deser_prot_mode" value="sata_rx" />
  <parameter name="l_enable_tx_pcs_dir" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_en"
     value="dft_clk_out_disable" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="hssi_common_pcs_pma_interface_asn_enable" value="dis_asn" />
  <parameter name="hssi_10g_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_odwidth" value="width_64" />
  <parameter name="hssi_10g_tx_pcs_wr_clk_sel" value="wr_tx_pld_clk" />
  <parameter name="hssi_8g_rx_pcs_wa_rvnumber_data" value="0" />
  <parameter name="hssi_8g_rx_pcs_auto_speed_nego" value="dis_asn" />
  <parameter name="pma_tx_ser_duty_cycle_correction_mode_ctrl" value="dcc_disable" />
  <parameter name="cdr_refclk_cnt" value="1" />
  <parameter name="pma_tx_buf_term_sel" value="r_r1" />
  <parameter name="enable_port_rx_std_bitrev_ena" value="0" />
  <parameter name="pma_rx_sd_optimal" value="true" />
  <parameter name="enable_port_krfec_rx_enh_frame_diag_status" value="0" />
  <parameter
     name="pma_adapt_adapt_dfe_control_sel"
     value="r_adapt_dfe_control_sel_0" />
  <parameter name="hssi_krfec_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_cgb_silicon_rev" value="20nm5es" />
  <parameter name="std_rx_word_aligner_mode" value="manual (PLD controlled)" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_output_sel"
     value="teng_output" />
  <parameter name="hssi_10g_rx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_krfec_tx_pcs_enc_frame_query" value="enc_query_dis" />
  <parameter name="generate_docs" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch4_src"
     value="cdr_clkin_scratch4_src_refclk_iqclk" />
  <parameter name="pma_rx_dfe_optimal" value="true" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_pma_dw_rx" value="pma_20b_rx" />
  <parameter name="std_rx_rmfifo_mode" value="disabled" />
  <parameter name="hssi_10g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_auto_reset_on" value="auto_reset_off" />
  <parameter name="enable_debug_options" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_pair_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="pma_adapt_adapt_dfe_sel" value="r_adapt_dfe_sel_0" />
  <parameter name="pma_cgb_tx_ucontrol_reset" value="disable" />
  <parameter name="hssi_8g_tx_pcs_byte_serializer" value="en_bs_by_2" />
  <parameter name="enable_port_tx_pma_iqtxrx_clkout" value="0" />
  <parameter name="pma_adapt_adp_force_freqlock" value="radp_force_freqlock_off" />
  <parameter
     name="cdr_pll_bbpd_data_pattern_filter_select"
     value="bbpd_data_pat_off" />
  <parameter name="l_anlg_rx_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_v_vert_threshold_scaling" value="scale_3" />
  <parameter name="enable_port_tx_pma_div_clkout" value="0" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_clk_sel"
     value="pcs_tx_clk" />
  <parameter name="hip_cal_en" value="disable" />
  <parameter name="hssi_10g_tx_pcs_random_disp" value="disable" />
  <parameter name="hssi_10g_tx_pcs_crcgen_err" value="crcgen_err_dis" />
  <parameter name="hssi_krfec_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs_ver" value="prbs_off" />
  <parameter name="pll_select" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_pipeln" value="enable" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_enum_invalid_sh_cnt"
     value="enum_invalid_sh_cnt_10g" />
  <parameter name="hssi_gen3_rx_pcs_mode" value="disable_pcs" />
  <parameter name="enable_port_rx_std_wa_a1a2size" value="0" />
  <parameter name="hssi_gen3_rx_pcs_cdr_ctrl_force_unalgn" value="disable" />
  <parameter
     name="hssi_8g_tx_pcs_data_selection_8b10b_encoder_input"
     value="normal_data_path" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="pma_rx_odi_datarate" value="1500000000 bps" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_tx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="hssi_common_pcs_pma_interface_sim_mode" value="disable" />
  <parameter name="set_rcfg_emb_strm_enable" value="0" />
  <parameter name="pma_rx_buf_offset_pd" value="oc_en" />
  <parameter name="cdr_pll_lf_resistor_pd" value="lf_pd_setting0" />
  <parameter name="pma_tx_buf_dcd_detection_en" value="enable" />
  <parameter name="pma_adapt_adp_vga_bypass" value="radp_vga_bypass_1" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_segsz_after_lock"
     value="uhsif_lkd_segsz_aflock_512" />
  <parameter name="hssi_10g_tx_pcs_sh_err" value="sh_err_dis" />
  <parameter name="hssi_pipe_gen1_2_txswing" value="dis_txswing" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter name="tx_pma_clk_div" value="1" />
  <parameter name="enable_port_tx_std_pcfifo_full" value="0" />
  <parameter name="data_rate_bps" value="1500000000 bps" />
  <parameter name="pma_adapt_adp_dfe_fxtap_load" value="radp_dfe_fxtap_load_0" />
  <parameter
     name="pma_cdr_refclk_inclk0_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="cdr_pll_set_cdr_v2i_enable" value="true" />
  <parameter
     name="hssi_rx_pcs_pma_interface_master_clk_sel"
     value="master_rx_pma_clk" />
  <parameter name="pma_cgb_input_select_gen3" value="unused" />
  <parameter name="pma_mode" value="SATA" />
  <parameter name="hssi_8g_tx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="hssi_8g_rx_pcs_wa_rknumber_data" value="3" />
  <parameter name="hssi_rx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="hssi_tx_pcs_pma_interface_uhsif_enable" value="uhsif_disable" />
  <parameter name="hssi_10g_rx_pcs_frmsync_pipeln" value="frmsync_pipeln_en" />
  <parameter name="enh_tx_bitslip_enable" value="0" />
  <parameter name="enable_port_rx_enh_fifo_pempty" value="0" />
  <parameter name="dbg_ctrl_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_block_sync_sm" value="disable_blk_sync_sm" />
  <parameter name="std_data_mask_count_multi" value="0" />
  <parameter name="hssi_8g_rx_pcs_tx_rx_parallel_loopback" value="dis_plpbk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter name="pma_tx_buf_uc_skew_cal_status" value="uc_skew_cal_notdone" />
  <parameter name="pma_rx_dfe_initial_settings" value="true" />
  <parameter name="pma_tx_buf_calibration_en" value="false" />
  <parameter name="pma_adapt_adp_frame_out_sel" value="radp_frame_out_sel_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_step_filt_before_lock"
     value="uhsif_filt_stepsz_b4lock_2" />
  <parameter name="pma_rx_buf_bodybias_select" value="bodybias_sel1" />
  <parameter name="hssi_10g_tx_pcs_fifo_stop_rd" value="rd_empty" />
  <parameter name="display_std_rx_pld_pcs_width" value="32" />
  <parameter name="pma_rx_buf_pdb_rx" value="normal_rx_on" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_c_val" value="0" />
  <parameter name="set_enable_calibration" value="1" />
  <parameter name="pma_adapt_odi_start" value="rodi_start_0" />
  <parameter name="pma_tx_buf_xtx_path_datarate" value="1500000000 bps" />
  <parameter name="l_enable_rx_pcs_dir" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_optimal" value="true" />
  <parameter name="pma_rx_deser_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_rx_dfe_sel_probe_tstmx" value="probe_tstmx_none" />
  <parameter name="pma_cgb_input_select_xn" value="unused" />
  <parameter name="hssi_10g_rx_pcs_crcchk_inv" value="crcchk_inv_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap_en" value="radp_dfe_fxtap_disable" />
  <parameter name="pma_adapt_adp_ctle_threshold" value="radp_ctle_threshold_0" />
  <parameter
     name="pma_adapt_adp_dfe_fxtap_hold_en"
     value="radp_dfe_fxtap_not_held" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="enable_hard_reset" value="0" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_sd" value="dis_eidle_sd" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="pma_tx_buf_compensation_driver_en" value="disable" />
  <parameter name="enable_transparent_pcs" value="0" />
  <parameter name="hssi_pipe_gen1_2_rx_pipe_enable" value="dis_pipe_rx" />
  <parameter name="pma_adapt_adp_dfe_fltap_load" value="radp_dfe_fltap_load_0" />
  <parameter name="enable_std" value="1" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal" value="uc_rx_dfe_cal_off" />
  <parameter name="pma_tx_buf_link" value="lr" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_bds_dec_asn"
     value="dis_bds_dec_asn_clk_gating" />
  <parameter
     name="hssi_common_pcs_pma_interface_prot_mode"
     value="other_protocols" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_sw_fifowr"
     value="dis_sw_fifowr_clk_gating" />
  <parameter name="cdr_pll_ltd_ltr_micro_controller_select" value="ltd_ltr_pcs" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_low_latency_en_tx"
     value="disable" />
  <parameter name="std_tx_bitslip_enable" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_pma_dw_tx" value="pma_20b_tx" />
  <parameter name="cdr_pll_bandwidth_range_high" value="0 hz" />
  <parameter name="dbg_stat_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_bitslip_en" value="bitslip_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_pcie_sub_prot_mode_tx"
     value="other_prot_mode" />
  <parameter name="hssi_10g_rx_pcs_rx_sh_location" value="msb" />
  <parameter name="hssi_common_pcs_pma_interface_cp_dwn_mstr" value="true" />
  <parameter name="hssi_8g_rx_pcs_wa_rgnumber_data" value="3" />
  <parameter name="cdr_pll_f_max_vco" value="9800000000 Hz" />
  <parameter name="hssi_8g_rx_pcs_rx_clk_free_running" value="en_rx_clk_free_run" />
  <parameter name="cdr_pll_n_counter_scratch" value="1" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_eios" value="dis_eidle_eios" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference2" value="dcc_ref2_3" />
  <parameter
     name="hssi_10g_tx_pcs_enc_64b66b_txsm_bypass"
     value="enc_64b66b_txsm_bypass_en" />
  <parameter name="hssi_krfec_rx_pcs_dv_start" value="with_blklock" />
  <parameter name="pma_tx_buf_duty_cycle_correction_reference1" value="dcc_ref1_3" />
  <parameter name="cdr_pll_f_min_gt_channel" value="8700000000 Hz" />
  <parameter name="hssi_common_pld_pcs_interface_hrdrstctrl_en" value="hrst_dis" />
  <parameter name="hssi_10g_tx_pcs_comp_cnt" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_distribution"
     value="not_master_chnl_distr" />
  <parameter name="pma_rx_deser_force_adaptation_outputs" value="normal_outputs" />
  <parameter name="enable_port_pipe_rx_polarity" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch3_src"
     value="cdr_clkin_scratch3_src_refclk_iqclk" />
  <parameter name="anlg_voltage" value="1_0V" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adapt_mode" value="manual" />
  <parameter name="std_rx_byterev_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_val" value="dft_0" />
  <parameter
     name="hssi_pipe_gen3_phystatus_rst_toggle_g12"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_cgb_input_select_x1" value="fpll_bot" />
  <parameter name="enable_port_rx_enh_fifo_insert" value="0" />
  <parameter name="hssi_10g_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_tx_pcs_pma_dw" value="twenty_bit" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_sw_done" value="true" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_b_val" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_invalid_code_flag_only"
     value="dis_invalid_code_only" />
  <parameter name="pma_rx_dfe_sup_mode" value="user_mode" />
  <parameter name="cdr_refclk_select" value="0" />
  <parameter name="hssi_10g_rx_pcs_dec64b66b_clken" value="dec64b66b_clk_dis" />
  <parameter name="hssi_8g_tx_pcs_revloop_back_rm" value="dis_rev_loopback_rx_rm" />
  <parameter name="pma_tx_buf_res_cal_local" value="non_local" />
  <parameter name="enable_port_rx_is_lockedtoref" value="1" />
  <parameter name="enable_ports_rx_manual_cdr_mode" value="0" />
  <parameter name="l_enable_tx_std_iface" value="1" />
  <parameter name="enable_port_rx_signaldetect" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_ports_pipe_rx_elecidle" value="0" />
  <parameter name="anlg_tx_analog_mode" value="user_custom" />
  <parameter name="hssi_8g_rx_pcs_pipe_if_enable" value="dis_pipe_rx" />
  <parameter name="pma_tx_buf_xtx_path_analog_mode" value="user_custom" />
  <parameter name="enable_analog_resets" value="1" />
  <parameter name="hssi_10g_tx_pcs_fifo_reg_fast" value="fifo_reg_fast_dis" />
  <parameter name="hssi_10g_rx_pcs_dispchk_bypass" value="dispchk_bypass_en" />
  <parameter name="pma_rx_sd_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk1_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="device_revision" value="20nm1" />
  <parameter name="rx_pma_dfe_adaptation_mode" value="disabled" />
  <parameter name="l_enable_tx_std" value="1" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_tx_buf_xtx_path_datawidth" value="20" />
  <parameter name="duplex_mode" value="duplex" />
  <parameter name="pma_rx_deser_pcie_gen" value="non_pcie" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_dw_rx" value="pma_20b_rx" />
  <parameter name="hssi_tx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_shared" value="0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_dec" value="fxtap_step_no_dec" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_position"
     value="radp_dfe_fltap_position_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_tx_clk_hz"
     value="37500000" />
  <parameter name="pma_cgb_scratch3_x1_clock_src" value="unused" />
  <parameter name="pma_rx_deser_datarate" value="1500000000 bps" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_dw_wa" value="dis_dw_wa_clk_gating" />
  <parameter name="pma_rx_buf_xrx_path_initial_settings" value="true" />
  <parameter name="hssi_gen3_tx_pcs_tx_gbox_byp" value="bypass_gbox" />
  <parameter name="hssi_8g_rx_pcs_rate_match_del_thres" value="dis_rm_del_thres" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_full" value="full_default" />
  <parameter name="hssi_10g_tx_pcs_scrm_mode" value="async" />
  <parameter name="enable_simple_interface" value="1" />
  <parameter name="enable_port_rx_pma_qpipulldn" value="0" />
  <parameter name="anlg_tx_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="hssi_krfec_tx_pcs_transcode_err" value="trans_err_dis" />
  <parameter name="hssi_8g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_tx_pcs_tx_compliance_controlled_disparity"
     value="dis_txcompliance" />
  <parameter name="hssi_10g_tx_pcs_txfifo_empty" value="empty_default" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset_enable" value="false" />
  <parameter name="hssi_10g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_crcchk_pipeln" value="crcchk_pipeln_en" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_ctrl_plane_bonding_rx"
     value="individual_rx" />
  <parameter name="hssi_8g_tx_pcs_phfifo_write_clk_sel" value="pld_tx_clk" />
  <parameter name="enable_port_rx_enh_data_valid" value="0" />
  <parameter name="device_family" value="Arria 10" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_encoder" value="en_8b10b_ibm" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_advanced_user_mode_tx"
     value="disable" />
  <parameter name="pma_rx_odi_oc_sa_c180" value="0" />
  <parameter name="pma_tx_buf_pre_emp_sign_1st_post_tap" value="fir_post_1t_neg" />
  <parameter name="cdr_pll_chgpmp_testmode" value="cp_test_disable" />
  <parameter
     name="hssi_pipe_gen3_rate_match_pad_insertion"
     value="dis_rm_fifo_pad_ins" />
  <parameter name="pcs_bonding_master" value="0" />
  <parameter name="datapath_select" value="Standard" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_prbs_force_signal_ok"
     value="force_sig_ok" />
  <parameter name="cdr_pll_requires_gt_capable_channel" value="false" />
  <parameter name="pma_adapt_adp_odi_control_sel" value="radp_odi_control_sel_0" />
  <parameter name="enable_port_tx_analog_reset_ack" value="0" />
  <parameter name="enable_port_rx_enh_fifo_full" value="0" />
  <parameter name="enh_tx_randomdispbit_enable" value="0" />
  <parameter name="enh_rx_frmsync_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_scrm_clken" value="scrm_clk_dis" />
  <parameter name="hssi_krfec_tx_pcs_burst_err" value="burst_err_dis" />
  <parameter name="pma_adapt_adp_adapt_rstn" value="radp_adapt_rstn_1" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_odwidth" value="width_64" />
  <parameter name="pma_adapt_adp_dfe_fxtap_bypass" value="radp_dfe_fxtap_bypass_1" />
  <parameter name="enable_reset_sequence" value="1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sim_mode" value="disable" />
  <parameter name="pma_rx_dfe_pdb_floattap" value="floattap_dfe_powerdown" />
  <parameter name="pma_adapt_adp_dfe_fxtap4_sgn" value="radp_dfe_fxtap4_sgn_0" />
  <parameter name="pma_tx_buf_duty_cycle_setting_aux" value="dcc2_t32" />
  <parameter name="hssi_8g_rx_pcs_wa_kchar" value="dis_kchar" />
  <parameter name="cdr_pll_set_cdr_vco_speed" value="3" />
  <parameter name="pma_rx_buf_cgm_bias_disable" value="cgmbias_en" />
  <parameter name="hssi_8g_rx_pcs_wa_pd" value="wa_pd_10" />
  <parameter name="hssi_10g_rx_pcs_gbexp_clken" value="gbexp_clk_dis" />
  <parameter name="hssi_10g_tx_pcs_sop_mark" value="sop_mark_dis" />
  <parameter name="hssi_8g_tx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="pma_rx_odi_power_mode" value="mid_power" />
  <parameter name="pma_adapt_odi_spec_sel" value="rodi_spec_sel_0" />
  <parameter name="message_level" value="error" />
  <parameter name="hssi_10g_tx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="pma_rx_buf_power_mode_rx" value="mid_power" />
  <parameter name="enable_port_rx_std_rmfifo_full" value="0" />
  <parameter name="cdr_pll_atb_select_control" value="atb_off" />
  <parameter name="enable_port_rx_enh_fifo_align_clr" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_data_mask_count" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_phfifo_flush_wait" value="0" />
  <parameter name="pma_rx_buf_bodybias_enable" value="bodybias_en" />
  <parameter name="hssi_gen3_rx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_detection_enable"
     value="uhsif_dzt_disable" />
  <parameter
     name="pma_adapt_adp_dfe_fltap_hold_en"
     value="radp_dfe_fltap_not_held" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_postlock"
     value="knum_sh_cnt_postlock_10g" />
  <parameter name="enable_analog_settings" value="0" />
  <parameter name="pma_tx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_adapt_silicon_rev" value="20nm5es" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_det" value="dis_fixed_patdet" />
  <parameter name="enable_port_krfec_rx_enh_frame" value="0" />
  <parameter name="rcfg_enable" value="0" />
  <parameter name="cdr_pll_cdr_powerdown_mode" value="power_up" />
  <parameter name="hssi_10g_tx_pcs_pld_if_type" value="fifo" />
  <parameter
     name="hssi_10g_tx_pcs_distup_bypass_pipeln"
     value="distup_bypass_pipeln_dis" />
  <parameter name="hssi_10g_rx_pcs_ber_clken" value="ber_clk_dis" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter name="enable_port_rx_is_lockedtodata" value="1" />
  <parameter name="pma_cgb_bitslip_enable" value="disable_bitslip" />
  <parameter name="pma_rx_buf_vccela_supply_voltage" value="vccela_1p1v" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pcie_switch" value="true" />
  <parameter name="pma_adapt_odi_mode" value="rodi_mode_0" />
  <parameter name="pma_rx_odi_prot_mode" value="sata_rx" />
  <parameter name="pma_adapt_adp_status_sel" value="radp_status_sel_0" />
  <parameter name="enable_port_tx_pma_qpipulldn" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_clken" value="descrm_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs_clken" value="prbs_clk_dis" />
  <parameter name="number_physical_bonding_clocks" value="1" />
  <parameter name="pma_adapt_adp_vga_polarity" value="radp_vga_polarity_0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_after_lock_value"
     value="0" />
  <parameter name="pma_cdr_refclk_refclk_select" value="ref_iqclk0" />
  <parameter name="enable_port_tx_enh_frame_burst_en" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_static_polarity_inversion"
     value="tx_stat_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch0_src"
     value="scratch0_power_down" />
  <parameter name="hssi_10g_rx_pcs_pld_if_type" value="fifo" />
  <parameter name="cdr_pll_chgpmp_current_dn_pd" value="cp_current_pd_dn_setting4" />
  <parameter
     name="hssi_tx_pcs_pma_interface_tx_dyn_polarity_inversion"
     value="tx_dyn_polinv_dis" />
  <parameter name="enable_port_rx_pma_iqtxrx_clkout" value="0" />
  <parameter name="hssi_krfec_rx_pcs_err_mark_type" value="err_mark_10g" />
  <parameter name="enh_tx_frmgen_enable" value="0" />
  <parameter name="pma_rx_dfe_sel_fltapstep_inc" value="fltap_step_no_inc" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_scrm" value="enum_scrm_default" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="cdr_pll_chgpmp_replicate" value="false" />
  <parameter name="pma_rx_odi_oc_sa_c0" value="0" />
  <parameter name="enh_rxfifo_pfull" value="23" />
  <parameter name="anlg_enable_rx_default_ovr" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_test_out_sel" value="rx_test_out0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_ctrl"
     value="delay2_path0" />
  <parameter name="pma_rx_sd_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_vref_load" value="radp_vref_load_0" />
  <parameter name="enh_rx_bitslip_enable" value="0" />
  <parameter name="pma_rx_deser_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="pma_rx_buf_bypass_eqz_stages_234" value="bypass_off" />
  <parameter name="hssi_10g_rx_pcs_control_del" value="control_del_none" />
  <parameter name="enh_rxfifo_control_del" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_pcs_rx_clk_sel" value="pld_rx_clk" />
  <parameter name="enable_ports_adaptation" value="0" />
  <parameter name="pma_tx_buf_power_rail_eht" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_test_bus_mode" value="tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_buf_xrx_path_datawidth" value="20" />
  <parameter name="hssi_8g_rx_pcs_wa_sync_sm_ctrl" value="gige_sync_sm" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adp_mode" value="radp_mode_8" />
  <parameter name="pma_adapt_adp_bist_count_rstn" value="radp_bist_count_rstn_0" />
  <parameter name="display_std_tx_pld_pcs_width" value="32" />
  <parameter name="hssi_10g_tx_pcs_tx_sh_location" value="msb" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_adapt_adp_dfe_spec_sign" value="radp_dfe_spec_sign_0" />
  <parameter name="hssi_10g_tx_pcs_test_mode" value="test_off" />
  <parameter name="cdr_pll_cdr_phaselock_mode" value="no_ignore_lock" />
  <parameter name="hssi_8g_rx_pcs_pad_or_edb_error_replace" value="replace_edb" />
  <parameter name="hssi_8g_tx_pcs_tx_fast_pld_reg" value="dis_tx_fast_pld_reg" />
  <parameter name="hssi_10g_rx_pcs_bitslip_mode" value="bitslip_dis" />
  <parameter name="hssi_10g_tx_pcs_low_latency_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap5_sgn" value="radp_dfe_fxtap5_sgn_0" />
  <parameter name="dbg_prbs_soft_logic_enable" value="0" />
  <parameter name="pma_tx_buf_xtx_path_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_prot_mode" value="disable_mode" />
  <parameter
     name="hssi_8g_tx_pcs_clock_gate_dw_fifowr"
     value="dis_dw_fifowr_clk_gating" />
  <parameter name="rcfg_profile_data4" value="" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_ac_pwr_uw_per_mhz"
     value="0" />
  <parameter name="rcfg_profile_data3" value="" />
  <parameter name="hssi_8g_tx_pcs_dynamic_clk_switch" value="dis_dyn_clk_switch" />
  <parameter name="pma_rx_dfe_sel_oc_en" value="off_canc_disable" />
  <parameter name="rcfg_profile_data2" value="" />
  <parameter name="rcfg_profile_data1" value="" />
  <parameter name="rcfg_profile_data0" value="" />
  <parameter name="enable_port_rx_std_byterev_ena" value="0" />
  <parameter name="hssi_8g_tx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="enable_port_rx_std_signaldetect" value="1" />
  <parameter name="tx_enable" value="1" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_shared_fifo_width_rx"
     value="single_rx" />
  <parameter name="pma_adapt_adp_ctle_scale_en" value="radp_ctle_scale_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pcs_tx_pwr_scaling_clk"
     value="pma_tx_clk" />
  <parameter name="pma_adapt_sup_mode" value="user_mode" />
  <parameter name="rcfg_profile_data7" value="" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="rcfg_profile_data6" value="" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_trans_dec" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap2_sgn" value="radp_dfe_fxtap2_sgn_0" />
  <parameter name="cdr_pll_pm_speed_grade" value="e3" />
  <parameter name="rcfg_profile_data5" value="" />
  <parameter name="hssi_krfec_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_en" />
  <parameter name="hssi_10g_tx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="pma_adapt_adp_vref_polarity" value="radp_vref_polarity_0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_frequency_rules_en"
     value="enable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_rx_clk_hz"
     value="37500000" />
  <parameter name="pma_rx_dfe_dft_en" value="dft_disable" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_pc_wrclk"
     value="dis_sw_pc_wrclk_gating" />
  <parameter name="pma_tx_buf_term_code" value="rterm_code7" />
  <parameter name="hssi_8g_tx_pcs_force_kchar" value="dis_force_kchar" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_empty_flag_type" value="empty_rd_side" />
  <parameter name="pma_tx_ser_ser_clk_divtx_user_sel" value="divtx_user_off" />
  <parameter name="pma_adapt_adp_dfe_cycle" value="radp_dfe_cycle_6" />
  <parameter name="pma_tx_buf_calibration_resistor_value" value="res_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_observation_in_pld_core"
     value="internal_sw_wa_clk" />
  <parameter name="hssi_8g_tx_pcs_txclk_freerun" value="en_freerun_tx" />
  <parameter name="hssi_common_pcs_pma_interface_pma_if_dft_en" value="dft_dis" />
  <parameter name="pma_rx_buf_xrx_path_optimal" value="true" />
  <parameter name="cdr_pll_lpd_counter" value="8" />
  <parameter name="pma_tx_ser_ser_powerdown" value="normal_poweron_ser" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_fifo_prot_mode_rx"
     value="non_teng_mode_rx" />
  <parameter name="hssi_8g_rx_pcs_rx_pcs_urst" value="en_rx_pcs_urst" />
  <parameter name="l_enable_rx_enh" value="0" />
  <parameter name="hssi_10g_rx_pcs_blksync_pipeln" value="blksync_pipeln_dis" />
  <parameter name="rcfg_emb_strm_enable" value="0" />
  <parameter name="std_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_signalok_signaldet_sel"
     value="sel_sig_det" />
  <parameter name="pma_rx_buf_xrx_path_prot_mode" value="sata_rx" />
  <parameter name="enable_pcie_data_mask_option" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_mode" value="async" />
  <parameter name="cdr_pll_is_cascaded_pll" value="false" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enable_port_tx_pma_clkout" value="0" />
  <parameter name="hssi_gen3_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="cdr_pll_txpll_hclk_driver_enable" value="false" />
  <parameter
     name="cdr_pll_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="pma_adapt_initial_settings" value="true" />
  <parameter
     name="hssi_common_pcs_pma_interface_force_freqdet"
     value="force_freqdet_dis" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch1_src"
     value="scratch1_power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_low_latency_en_rx"
     value="disable" />
  <parameter
     name="pma_adapt_adp_bist_auxpath_en"
     value="radp_bist_auxpath_disable" />
  <parameter name="enable_port_rx_pma_clkslip" value="0" />
  <parameter name="pma_cgb_datarate" value="1500000000 bps" />
  <parameter name="enh_tx_polinv_enable" value="0" />
  <parameter name="cdr_pll_vco_freq" value="6000000000 Hz" />
  <parameter name="rx_pma_dfe_fixed_taps" value="3" />
  <parameter name="l_pcs_pma_width" value="20" />
  <parameter name="pma_cgb_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_rx_odi_silicon_rev" value="20nm5es" />
  <parameter name="hssi_pipe_gen1_2_prot_mode" value="basic" />
  <parameter name="pma_rx_odi_initial_settings" value="true" />
  <parameter name="pma_tx_buf_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="enable_port_rx_seriallpbken_tx" value="0" />
  <parameter name="pma_adapt_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent_enable" value="false" />
  <parameter
     name="hssi_common_pcs_pma_interface_sigdet_wait_counter_multi"
     value="0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_a_val" value="0" />
  <parameter name="cdr_pll_vco_overrange_voltage" value="vco_overrange_off" />
  <parameter name="rcfg_file_prefix" value="altera_xcvr_native_a10" />
  <parameter name="rx_pma_ctle_adaptation_mode" value="manual" />
  <parameter name="cdr_pll_lpfd_counter" value="2" />
  <parameter
     name="hssi_rx_pcs_pma_interface_prot_mode_rx"
     value="eightg_basic_mode_rx" />
  <parameter name="pma_adapt_datarate" value="1500000000 bps" />
  <parameter name="anlg_tx_slew_rate_ctrl" value="slew_r7" />
  <parameter name="hssi_pipe_gen3_bypass_tx_coefficent" value="0" />
  <parameter name="hssi_krfec_rx_pcs_parity_valid_num" value="4" />
  <parameter name="hssi_10g_tx_pcs_frmgen_burst" value="frmgen_burst_dis" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pyld_ins" value="frmgen_pyld_ins_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_rxvalid_mask"
     value="rxvalid_mask_dis" />
  <parameter name="hssi_8g_rx_pcs_fixed_pat_num" value="0" />
  <parameter name="pma_rx_buf_eq_bw_sel" value="eq_bw_1" />
  <parameter name="hssi_8g_rx_pcs_bit_reversal" value="dis_bit_reversal" />
  <parameter name="cdr_pll_m_counter" value="20" />
  <parameter name="cdr_pll_pd_fastlock_mode" value="false" />
  <parameter name="pma_adapt_adp_vga_en" value="radp_vga_disable" />
  <parameter name="enable_port_rx_std_bitslipboundarysel" value="0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_clken" value="frmsync_clk_dis" />
  <parameter name="pma_tx_buf_power_rail_et" value="1030" />
  <parameter name="hssi_10g_tx_pcs_crcgen_clken" value="crcgen_clk_dis" />
  <parameter name="pma_tx_buf_xtx_path_prot_mode" value="sata_tx" />
  <parameter name="pma_tx_buf_xtx_path_bonding_mode" value="x1_non_bonded" />
  <parameter name="pma_adapt_adp_lfeq_fb_sel" value="radp_lfeq_fb_sel_0" />
  <parameter name="cdr_pll_loopback_mode" value="loopback_disabled" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_krfec_prot_mode_tx"
     value="disabled_prot_mode_tx" />
  <parameter name="enable_parallel_loopback" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_rx_pwr_scaling_clk"
     value="pma_rx_clk" />
  <parameter name="hssi_pipe_gen1_2_rxdetect_bypass" value="dis_rxdetect_bypass" />
  <parameter name="pma_rx_odi_sup_mode" value="user_mode" />
  <parameter name="hssi_fifo_tx_pcs_prot_mode" value="non_teng_mode" />
  <parameter name="pma_adapt_adp_4s_ctle_bypass" value="radp_4s_ctle_bypass_1" />
  <parameter name="hssi_pipe_gen1_2_elec_idle_delay_val" value="0" />
  <parameter name="pma_rx_buf_offset_cancellation_fine" value="fine_setting_00" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_diff_before_lock_value"
     value="0" />
  <parameter name="set_data_rate" value="1500" />
  <parameter name="hssi_8g_tx_pcs_eightb_tenb_disp_ctrl" value="dis_disp_ctrl" />
  <parameter name="hssi_pipe_gen3_bypass_rx_preset" value="0" />
  <parameter name="hssi_krfec_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="enh_txfifo_mode" value="Phase compensation" />
  <parameter name="pma_adapt_adp_dfe_fxtap3_sgn" value="radp_dfe_fxtap3_sgn_0" />
  <parameter name="hssi_8g_tx_pcs_phase_comp_rdptr" value="enable_rdptr" />
  <parameter name="cdr_pll_lf_ripple_cap" value="lf_no_ripple" />
  <parameter name="pma_adapt_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="dbg_odi_soft_logic_enable" value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_num_fixed_pat" value="0" />
  <parameter name="hssi_10g_tx_pcs_tx_testbus_sel" value="tx_fifo_testbus1" />
  <parameter name="pma_adapt_adp_onetime_dfe" value="radp_onetime_dfe_0" />
  <parameter name="pma_rx_buf_iostandard" value="hssi_diffio" />
  <parameter name="pma_cgb_scratch1_x1_clock_src" value="unused" />
  <parameter name="pma_tx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_port_tx_enh_fifo_cnt" value="0" />
  <parameter name="hssi_8g_rx_pcs_rate_match" value="dis_rm" />
  <parameter name="l_std_tx_pld_pcs_width" value="40" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch2_src"
     value="scratch2_power_down" />
  <parameter name="enable_port_tx_enh_fifo_empty" value="0" />
  <parameter name="enable_port_tx_pma_elecidle" value="1" />
  <parameter name="enable_port_tx_polinv" value="0" />
  <parameter name="hssi_8g_rx_pcs_cdr_ctrl_rxvalid_mask" value="dis_rxvalid_mask" />
  <parameter name="hssi_pipe_gen1_2_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="hssi_fifo_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_output_sel"
     value="teng_output" />
  <parameter
     name="hssi_common_pcs_pma_interface_wait_pipe_synchronizing"
     value="0" />
  <parameter name="pma_adapt_adp_ctle_scale" value="radp_ctle_scale_0" />
  <parameter name="anlg_rx_adp_ctle_acgain_4s" value="radp_ctle_acgain_4s_1" />
  <parameter name="hssi_krfec_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enh_tx_dispgen_enable" value="0" />
  <parameter name="enh_rx_krfec_err_mark_enable" value="0" />
  <parameter name="anlg_enable_tx_default_ovr" value="0" />
  <parameter name="pma_cgb_prot_mode" value="sata_tx" />
  <parameter name="pma_cdr_refclk_powerdown_mode" value="powerup" />
  <parameter name="hssi_tx_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_test_mode" value="test_off" />
  <parameter name="hssi_10g_rx_pcs_prot_mode" value="disable_mode" />
  <parameter name="pma_rx_buf_sup_mode" value="user_mode" />
  <parameter name="enable_split_interface" value="0" />
  <parameter
     name="hssi_common_pld_pcs_interface_dft_clk_out_sel"
     value="teng_rx_dft_clk" />
  <parameter name="pcie_rate_match" value="Bypass" />
  <parameter name="enable_port_tx_pma_rxfound" value="0" />
  <parameter name="cdr_pll_fref_clklow_div" value="1" />
  <parameter name="pma_tx_buf_term_n_tune" value="rterm_n0" />
  <parameter
     name="cdr_pll_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="pma_tx_buf_duty_cycle_input_polarity" value="dcc_input_pos" />
  <parameter name="pma_tx_buf_rx_det_output_sel" value="rx_det_pcie_out" />
  <parameter name="cdr_pll_reverse_serial_loopback" value="no_loopback" />
  <parameter name="hssi_gen3_tx_pcs_tx_bitslip" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_syndrm" value="enable" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_pipe_clk_sel" value="dis_tx_pipe_clk" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_uc_txvod_cal_status" value="uc_tx_vod_cal_notdone" />
  <parameter name="std_low_latency_bypass_enable" value="0" />
  <parameter name="enable_skp_ports" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_renumber_data" value="3" />
  <parameter name="pma_tx_buf_uc_vcc_setting" value="vcc_setting1" />
  <parameter name="enh_tx_krfec_burst_err_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_crcflag_pipeln" value="crcflag_pipeln_en" />
  <parameter name="cdr_pll_vco_underrange_voltage" value="vco_underange_off" />
  <parameter name="pma_adapt_rrx_pcie_eqz" value="rrx_pcie_eqz_0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_pat" value="disable" />
  <parameter name="rcfg_jtag_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_error_replace_pad" value="replace_edb" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_descrm" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errcorrect" value="disable" />
  <parameter name="pma_adapt_odi_rstn" value="rodi_rstn_0" />
  <parameter name="rcfg_enable_avmm_busy_port" value="0" />
  <parameter name="hssi_gen3_rx_pcs_lpbk_force" value="lpbk_frce_dis" />
  <parameter name="hssi_10g_tx_pcs_crcgen_bypass" value="crcgen_bypass_en" />
  <parameter name="validation_rule_select" value="" />
  <parameter name="pma_tx_buf_pre_emp_switching_ctrl_1st_post_tap" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_pma_dw_rx"
     value="pma_20b_rx" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo" value="bypass_rm_fifo" />
  <parameter name="pma_tx_buf_xtx_path_optimal" value="true" />
  <parameter
     name="cdr_pll_set_cdr_vco_speed_pciegen3"
     value="cdr_vco_max_speedbin_pciegen3" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="pma_rx_buf_rx_vga_oc_en" value="vga_cal_off" />
  <parameter name="hssi_8g_rx_pcs_wa_rosnumber_data" value="1" />
  <parameter name="l_std_tx_field_width" value="11" />
  <parameter name="cdr_pll_initial_settings" value="true" />
  <parameter name="pma_tx_ser_ser_clk_mon" value="disable_clk_mon" />
  <parameter name="pma_tx_buf_xtx_path_tx_pll_clk_hz" value="750000000" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_2nd_post_tap" value="0" />
  <parameter name="pma_cdr_refclk_xmux_refclk_src" value="refclk_iqclk" />
  <parameter name="pma_rx_buf_lfeq_enable" value="non_lfeq_mode" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_txdetectrx" value="true" />
  <parameter name="enable_port_rx_enh_crc32_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_indv" value="indv_en" />
  <parameter name="hssi_10g_rx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_c_val" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pcs_ac_pwr_rules_en"
     value="disable" />
  <parameter
     name="rcfg_param_labels"
     value="VCCR_GXB and VCCT_GXB supply voltage for the Transceiver,Tranceiver Link Type,Protocol support mode,Transceiver configuration rules,PMA configuration rules,Transceiver mode,Number of data channels,Data rate,Enable datapath and interface reconfiguration,Enable simplified data interface,Provide separate interface for each channel,Enable calibration,Enable parallel loopback,TX channel bonding mode,PCS TX channel bonding master,TX local clock division factor,Number of TX PLL clock inputs per channel,Initial TX PLL clock input selection,Enable tx_analog_reset_ack port,Enable tx_pma_clkout port,Enable tx_pma_div_clkout port,tx_pma_div_clkout division factor,Enable tx_pma_iqtxrx_clkout port,Enable tx_pma_elecidle port,Enable tx_pma_qpipullup port (QPI),Enable tx_pma_qpipulldn port (QPI),Enable tx_pma_txdetectrx port (QPI),Enable tx_pma_rxfound port (QPI),Enable rx_seriallpbken port,Number of physical bonding clock ports to use.,Number of CDR reference clocks,Selected CDR reference clock,Selected CDR reference clock frequency,PPM detector threshold,CTLE mode,DFE mode,Number of fixed dfe taps,Enable adaptation control ports,Enable rx_analog_reset_ack port,Enable rx_pma_clkout port,Enable rx_pma_div_clkout port,rx_pma_div_clkout division factor,Enable rx_pma_iqtxrx_clkout port,Enable rx_pma_clkslip port,Enable rx_pma_qpipulldn port (QPI),Enable rx_is_lockedtodata port,Enable rx_is_lockedtoref port,Enable rx_set_locktodata and rx_set_locktoref ports,Enable rx_fref and rx_clklow ports,Enable rx_signaldetect port,Enable rx_seriallpbken port,Enable PRBS verifier control and status ports,Standard PCS / PMA interface width,Enable &apos;Standard PCS&apos; low latency mode,Enable PCIe hard IP support,Enable hard reset controller (HIP),Enable PCIe hard IP calibration,TX FIFO mode,RX FIFO mode,Enable tx_std_pcfifo_full port,Enable tx_std_pcfifo_empty port,Enable rx_std_pcfifo_full port,Enable rx_std_pcfifo_empty port,TX byte serializer mode,RX byte deserializer mode,Enable TX 8B/10B encoder,Enable TX 8B/10B disparity control,Enable RX 8B/10B decoder,RX rate match FIFO mode,RX rate match insert/delete -ve pattern (hex),RX rate match insert/delete +ve pattern (hex),Enable rx_std_rmfifo_full port,Enable rx_std_rmfifo_empty port,PCI Express Gen 3 rate match FIFO mode,Enable TX bitslip,Enable tx_std_bitslipboundarysel port,RX word aligner mode,RX word aligner pattern length,RX word aligner pattern (hex),Number of word alignment patterns to achieve sync,Number of invalid data words to lose sync,Number of valid data words to decrement error count,Enable fast sync status reporting for deterministic latency SM,Enable rx_std_wa_patternalign port,Enable rx_std_wa_a1a2size port,Enable rx_std_bitslipboundarysel port,Enable rx_bitslip port,Enable TX bit reversal,Enable TX byte reversal,Enable TX polarity inversion,Enable tx_polinv port,Enable RX bit reversal,Enable rx_std_bitrev_ena port,Enable RX byte reversal,Enable rx_std_byterev_ena port,Enable RX polarity inversion,Enable rx_polinv port,Enable rx_std_signaldetect port,Enable PCIe dynamic datarate switch ports,Enable PCIe pipe_hclk_in and pipe_hclk_out ports,Enable PCIe Gen 3 analog control ports,Enable PCIe electrical idle control and status ports,Enable PCIe pipe_rx_polarity port,Enhanced PCS / PMA interface width,FPGA fabric / Enhanced PCS interface width,Enable &apos;Enhanced PCS&apos; low latency mode,Enable RX/TX FIFO double width mode,TX FIFO mode,TX FIFO partially full threshold,TX FIFO partially empty threshold,Enable tx_enh_fifo_full port,Enable tx_enh_fifo_pfull port,Enable tx_enh_fifo_empty port,Enable tx_enh_fifo_pempty port,Enable tx_enh_fifo_cnt port,RX FIFO mode,RX FIFO partially full threshold,RX FIFO partially empty threshold,Enable RX FIFO alignment word deletion (Interlaken),Enable RX FIFO control word deletion (Interlaken),Enable rx_enh_data_valid port,Enable rx_enh_fifo_full port,Enable rx_enh_fifo_pfull port,Enable rx_enh_fifo_empty port,Enable rx_enh_fifo_pempty port,Enable rx_enh_fifo_cnt port,Enable rx_enh_fifo_del port (10GBASE-R),Enable rx_enh_fifo_insert port (10GBASE-R),Enable rx_enh_fifo_rd_en port,Enable rx_enh_fifo_align_val port (Interlaken),Enable rx_enh_fifo_align_clr port (Interlaken),Enable Interlaken frame generator,Frame generator metaframe length,Enable frame generator burst control,Enable tx_enh_frame port,Enable tx_enh_frame_diag_status port,Enable tx_enh_frame_burst_en port,Enable Interlaken frame synchronizer,Frame synchronizer metaframe length,Enable rx_enh_frame port,Enable rx_enh_frame_lock port,Enable rx_enh_frame_diag_status port,Enable Interlaken TX CRC-32 generator,Enable Interlaken TX CRC-32 generator error insertion,Enable Interlaken RX CRC-32 checker,Enable rx_enh_crc32_err port,Enable rx_enh_highber port (10GBASE-R),Enable rx_enh_highber_clr_cnt port (10GBASE-R),Enable rx_enh_clr_errblk_count port (10GBASE-R &amp; FEC),Enable TX 64b/66b encoder,Enable RX 64b/66b decoder,Enable TX sync header error insertion,Enable TX scrambler (10GBASE-R/Interlaken),TX scrambler seed (10GBASE-R/Interlaken),Enable RX descrambler (10GBASE-R/Interlaken),Enable Interlaken TX disparity generator,Enable Interlaken RX disparity checker,Enable Interlaken TX random disparity bit,Enable RX block synchronizer,Enable rx_enh_blk_lock port,Enable TX data bitslip,Enable TX data polarity inversion,Enable RX data bitslip,Enable RX data polarity inversion,Enable tx_enh_bitslip port,Enable rx_bitslip port,Enable RX KR-FEC error marking,Error marking type,Enable KR-FEC TX error insertion,KR-FEC TX error insertion spacing,Enable tx_enh_frame port,Enable rx_enh_frame port,Enable rx_enh_frame_diag_status port,PCS Direct interface width,Include PMA analog settings in configuration files,Analog Mode (Altera-recommended Default Setting Rules),Override Altera-recommended Analog Mode Default Settings,Output Swing Level (VOD),Pre-Emphasis First Pre-Tap Polarity,Pre-Emphasis First Pre-Tap Magnitude,Pre-Emphasis Second Pre-Tap Polarity,Pre-Emphasis Second Pre-Tap Magnitude,Pre-Emphasis First Post-Tap Polarity,Pre-Emphasis First Post-Tap Magnitude,Pre-Emphasis Second Post-Tap Polarity,Pre-Emphasis Second Post-Tap Magnitude,Slew Rate Control,High-Speed Compensation,On-Chip Termination,Override Altera-recommended Default Settings,CTLE (Continuous Time Linear Equalizer) mode,DC Gain Control of High Gain Mode CTLE,AC Gain Control of High Gain Mode CTLE,AC Gain Control of High Data Rate Mode CTLE,Variable Gain Amplifier (VGA) Voltage Swing Select,Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient,Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient,On-Chip Termination" />
  <parameter name="pma_rx_deser_deser_powerdown" value="deser_power_up" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en" value="disable" />
  <parameter name="pma_cgb_cgb_power_down" value="normal_cgb" />
  <parameter name="pma_tx_ser_clk_divtx_deskew" value="deskew_delay8" />
  <parameter name="pma_rx_buf_power_mode" value="mid_power" />
  <parameter name="pma_adapt_adp_dfe_fltap_bypass" value="radp_dfe_fltap_bypass_1" />
  <parameter name="hssi_8g_rx_pcs_byte_deserializer" value="en_bds_by_2" />
  <parameter name="hssi_8g_rx_pcs_gen3_tx_clk_sel" value="tx_pma_clk" />
  <parameter name="std_tx_byterev_enable" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_empty_thres"
     value="dis_rm_empty_thres" />
  <parameter name="hssi_gen3_rx_pcs_rx_b4gb_par_lpbk" value="b4gb_par_lpbk_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_prot_mode_tx" value="basic_tx" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_early_eios" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_pma_dw_tx"
     value="pma_20b_tx" />
  <parameter name="enable_port_rx_enh_highber" value="0" />
  <parameter name="enh_tx_krfec_burst_err_len" value="1" />
  <parameter name="pma_cgb_observe_cgb_clocks" value="observe_nothing" />
  <parameter name="enh_rx_crcchk_enable" value="0" />
  <parameter name="l_split_iface" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_pma_if_dft_val" value="dft_0" />
  <parameter name="hssi_10g_rx_pcs_frmsync_knum_sync" value="knum_sync_default" />
  <parameter name="pma_tx_buf_jtag_drv_sel" value="drv1" />
  <parameter name="hssi_10g_tx_pcs_wrfifo_clken" value="wrfifo_clk_dis" />
  <parameter name="l_enable_rx_enh_iface" value="0" />
  <parameter name="hssi_tx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="anlg_rx_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="pma_tx_buf_tri_driver" value="tri_driver_disable" />
  <parameter name="enable_port_tx_enh_bitslip" value="0" />
  <parameter name="hssi_10g_rx_pcs_descrm_bypass" value="descrm_bypass_en" />
  <parameter name="cdr_pll_position" value="position_unknown" />
  <parameter name="pma_rx_deser_clkdivrx_user_mode" value="clkdivrx_user_disabled" />
  <parameter name="hssi_10g_tx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="pma_tx_buf_link_tx" value="lr" />
  <parameter name="cdr_pll_fb_select" value="direct_fb" />
  <parameter name="pma_tx_buf_vreg_output" value="vccdreg_nominal" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_transparent_pcs_rx"
     value="disable" />
  <parameter name="pma_rx_buf_xrx_path_uc_cal_enable" value="rx_cal_off" />
  <parameter name="generate_add_hdl_instance_example" value="0" />
  <parameter name="hssi_10g_rx_pcs_align_del" value="align_del_dis" />
  <parameter name="hssi_10g_rx_pcs_gb_rx_idwidth" value="width_64" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch3_src"
     value="scratch3_power_down" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_rd"
     value="en_dw_rm_rdclk_gating" />
  <parameter name="hssi_krfec_rx_pcs_bypass_gb" value="bypass_dis" />
  <parameter name="hssi_10g_rx_pcs_crcchk_clken" value="crcchk_clk_dis" />
  <parameter name="enh_tx_scram_enable" value="0" />
  <parameter name="l_protocol_mode" value="sata" />
  <parameter name="cdr_pll_set_cdr_input_freq_range" value="0" />
  <parameter name="pma_tx_buf_rx_det_pdb" value="rx_det_off" />
  <parameter name="enh_rx_polinv_enable" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_common_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_rx_buf_initial_settings" value="true" />
  <parameter name="rcfg_multi_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_hrdrstctl_en"
     value="disable" />
  <parameter name="pma_rx_buf_eq_dc_gain_trim" value="stg1_gain7" />
  <parameter name="std_rx_rmfifo_pattern_n" value="0" />
  <parameter name="std_rx_rmfifo_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_fec_enable" value="fec_dis" />
  <parameter name="hssi_8g_rx_pcs_bypass_pipeline_reg" value="dis_bypass_pipeline" />
  <parameter name="hssi_8g_tx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_10g_rx_pcs_descrm_pipeln" value="enable" />
  <parameter name="pma_cgb_pcie_gen3_bitwidth" value="pciegen3_wide" />
  <parameter name="pma_rx_odi_v_vert_sel" value="plus" />
  <parameter name="hssi_krfec_rx_pcs_blksync_cor_en" value="detect" />
  <parameter name="hssi_10g_tx_pcs_master_clk_sel" value="master_tx_pma_clk" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_before_lock"
     value="uhsif_filt_cntthr_b4lock_8" />
  <parameter name="disable_continuous_dfe" value="false" />
  <parameter name="hssi_common_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="rcfg_params"
     value="anlg_voltage,anlg_link,support_mode,protocol_mode,pma_mode,duplex_mode,channels,set_data_rate,rcfg_iface_enable,enable_simple_interface,enable_split_interface,set_enable_calibration,enable_parallel_loopback,bonded_mode,set_pcs_bonding_master,tx_pma_clk_div,plls,pll_select,enable_port_tx_analog_reset_ack,enable_port_tx_pma_clkout,enable_port_tx_pma_div_clkout,tx_pma_div_clkout_divider,enable_port_tx_pma_iqtxrx_clkout,enable_port_tx_pma_elecidle,enable_port_tx_pma_qpipullup,enable_port_tx_pma_qpipulldn,enable_port_tx_pma_txdetectrx,enable_port_tx_pma_rxfound,enable_port_rx_seriallpbken_tx,number_physical_bonding_clocks,cdr_refclk_cnt,cdr_refclk_select,set_cdr_refclk_freq,rx_ppm_detect_threshold,rx_pma_ctle_adaptation_mode,rx_pma_dfe_adaptation_mode,rx_pma_dfe_fixed_taps,enable_ports_adaptation,enable_port_rx_analog_reset_ack,enable_port_rx_pma_clkout,enable_port_rx_pma_div_clkout,rx_pma_div_clkout_divider,enable_port_rx_pma_iqtxrx_clkout,enable_port_rx_pma_clkslip,enable_port_rx_pma_qpipulldn,enable_port_rx_is_lockedtodata,enable_port_rx_is_lockedtoref,enable_ports_rx_manual_cdr_mode,enable_ports_rx_manual_ppm,enable_port_rx_signaldetect,enable_port_rx_seriallpbken,enable_ports_rx_prbs,std_pcs_pma_width,std_low_latency_bypass_enable,enable_hip,enable_hard_reset,set_hip_cal_en,std_tx_pcfifo_mode,std_rx_pcfifo_mode,enable_port_tx_std_pcfifo_full,enable_port_tx_std_pcfifo_empty,enable_port_rx_std_pcfifo_full,enable_port_rx_std_pcfifo_empty,std_tx_byte_ser_mode,std_rx_byte_deser_mode,std_tx_8b10b_enable,std_tx_8b10b_disp_ctrl_enable,std_rx_8b10b_enable,std_rx_rmfifo_mode,std_rx_rmfifo_pattern_n,std_rx_rmfifo_pattern_p,enable_port_rx_std_rmfifo_full,enable_port_rx_std_rmfifo_empty,pcie_rate_match,std_tx_bitslip_enable,enable_port_tx_std_bitslipboundarysel,std_rx_word_aligner_mode,std_rx_word_aligner_pattern_len,std_rx_word_aligner_pattern,std_rx_word_aligner_rknumber,std_rx_word_aligner_renumber,std_rx_word_aligner_rgnumber,std_rx_word_aligner_fast_sync_status_enable,enable_port_rx_std_wa_patternalign,enable_port_rx_std_wa_a1a2size,enable_port_rx_std_bitslipboundarysel,enable_port_rx_std_bitslip,std_tx_bitrev_enable,std_tx_byterev_enable,std_tx_polinv_enable,enable_port_tx_polinv,std_rx_bitrev_enable,enable_port_rx_std_bitrev_ena,std_rx_byterev_enable,enable_port_rx_std_byterev_ena,std_rx_polinv_enable,enable_port_rx_polinv,enable_port_rx_std_signaldetect,enable_ports_pipe_sw,enable_ports_pipe_hclk,enable_ports_pipe_g3_analog,enable_ports_pipe_rx_elecidle,enable_port_pipe_rx_polarity,enh_pcs_pma_width,enh_pld_pcs_width,enh_low_latency_enable,enh_rxtxfifo_double_width,enh_txfifo_mode,enh_txfifo_pfull,enh_txfifo_pempty,enable_port_tx_enh_fifo_full,enable_port_tx_enh_fifo_pfull,enable_port_tx_enh_fifo_empty,enable_port_tx_enh_fifo_pempty,enable_port_tx_enh_fifo_cnt,enh_rxfifo_mode,enh_rxfifo_pfull,enh_rxfifo_pempty,enh_rxfifo_align_del,enh_rxfifo_control_del,enable_port_rx_enh_data_valid,enable_port_rx_enh_fifo_full,enable_port_rx_enh_fifo_pfull,enable_port_rx_enh_fifo_empty,enable_port_rx_enh_fifo_pempty,enable_port_rx_enh_fifo_cnt,enable_port_rx_enh_fifo_del,enable_port_rx_enh_fifo_insert,enable_port_rx_enh_fifo_rd_en,enable_port_rx_enh_fifo_align_val,enable_port_rx_enh_fifo_align_clr,enh_tx_frmgen_enable,enh_tx_frmgen_mfrm_length,enh_tx_frmgen_burst_enable,enable_port_tx_enh_frame,enable_port_tx_enh_frame_diag_status,enable_port_tx_enh_frame_burst_en,enh_rx_frmsync_enable,enh_rx_frmsync_mfrm_length,enable_port_rx_enh_frame,enable_port_rx_enh_frame_lock,enable_port_rx_enh_frame_diag_status,enh_tx_crcgen_enable,enh_tx_crcerr_enable,enh_rx_crcchk_enable,enable_port_rx_enh_crc32_err,enable_port_rx_enh_highber,enable_port_rx_enh_highber_clr_cnt,enable_port_rx_enh_clr_errblk_count,enh_tx_64b66b_enable,enh_rx_64b66b_enable,enh_tx_sh_err,enh_tx_scram_enable,enh_tx_scram_seed,enh_rx_descram_enable,enh_tx_dispgen_enable,enh_rx_dispchk_enable,enh_tx_randomdispbit_enable,enh_rx_blksync_enable,enable_port_rx_enh_blk_lock,enh_tx_bitslip_enable,enh_tx_polinv_enable,enh_rx_bitslip_enable,enh_rx_polinv_enable,enable_port_tx_enh_bitslip,enable_port_rx_enh_bitslip,enh_rx_krfec_err_mark_enable,enh_rx_krfec_err_mark_type,enh_tx_krfec_burst_err_enable,enh_tx_krfec_burst_err_len,enable_port_krfec_tx_enh_frame,enable_port_krfec_rx_enh_frame,enable_port_krfec_rx_enh_frame_diag_status,pcs_direct_width,enable_analog_settings,anlg_tx_analog_mode,anlg_enable_tx_default_ovr,anlg_tx_vod_output_swing_ctrl,anlg_tx_pre_emp_sign_pre_tap_1t,anlg_tx_pre_emp_switching_ctrl_pre_tap_1t,anlg_tx_pre_emp_sign_pre_tap_2t,anlg_tx_pre_emp_switching_ctrl_pre_tap_2t,anlg_tx_pre_emp_sign_1st_post_tap,anlg_tx_pre_emp_switching_ctrl_1st_post_tap,anlg_tx_pre_emp_sign_2nd_post_tap,anlg_tx_pre_emp_switching_ctrl_2nd_post_tap,anlg_tx_slew_rate_ctrl,anlg_tx_compensation_en,anlg_tx_term_sel,anlg_enable_rx_default_ovr,anlg_rx_one_stage_enable,anlg_rx_eq_dc_gain_trim,anlg_rx_adp_ctle_acgain_4s,anlg_rx_adp_ctle_eqz_1s_sel,anlg_rx_adp_vga_sel,anlg_rx_adp_dfe_fxtap1,anlg_rx_adp_dfe_fxtap2,anlg_rx_adp_dfe_fxtap3,anlg_rx_adp_dfe_fxtap4,anlg_rx_adp_dfe_fxtap5,anlg_rx_adp_dfe_fxtap6,anlg_rx_adp_dfe_fxtap7,anlg_rx_adp_dfe_fxtap8,anlg_rx_adp_dfe_fxtap9,anlg_rx_adp_dfe_fxtap10,anlg_rx_adp_dfe_fxtap11,anlg_rx_term_sel" />
  <parameter name="hssi_pipe_gen3_mode" value="disable_pcs" />
  <parameter name="std_rx_byte_deser_mode" value="Deserialize x2" />
  <parameter name="rcfg_param_vals7" value="" />
  <parameter name="rcfg_param_vals5" value="" />
  <parameter name="pma_adapt_adp_dfe_bw" value="radp_dfe_bw_3" />
  <parameter name="rcfg_param_vals6" value="" />
  <parameter name="rcfg_param_vals3" value="" />
  <parameter name="rcfg_param_vals4" value="" />
  <parameter name="rcfg_param_vals1" value="" />
  <parameter name="pma_tx_buf_swing_level" value="lv" />
  <parameter name="rcfg_param_vals2" value="" />
  <parameter name="cdr_pll_power_mode" value="mid_power" />
  <parameter name="pma_rx_buf_cdrclk_to_cgb" value="cdrclk_2cgb_dis" />
  <parameter
     name="hssi_10g_rx_pcs_dec_64b66b_rxsm_bypass"
     value="dec_64b66b_rxsm_bypass_en" />
  <parameter name="hssi_10g_rx_pcs_lpbk_mode" value="lpbk_dis" />
  <parameter name="enable_port_tx_std_bitslipboundarysel" value="0" />
  <parameter name="pma_rx_deser_sdclk_enable" value="true" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_pcs_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="l_pll_settings_key" value="150.000000" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_dead_zone_control"
     value="uhsif_dft_dz_det_val_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_dyn_polarity_inversion"
     value="rx_dyn_polinv_dis" />
  <parameter
     name="pma_cdr_refclk_inclk4_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="pma_cgb_vccdreg_output" value="vccdreg_nominal" />
  <parameter name="enable_port_rx_seriallpbken" value="0" />
  <parameter name="pma_rx_buf_datarate" value="1500000000 bps" />
  <parameter name="pma_rx_dfe_oc_sa_d1c0" value="0" />
  <parameter name="hssi_8g_rx_pcs_sup_mode" value="user_mode" />
  <parameter
     name="hssi_krfec_tx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_loop_filter_bias_select" value="lpflt_bias_7" />
  <parameter name="hssi_10g_rx_pcs_frmsync_enum_sync" value="enum_sync_default" />
  <parameter name="enable_pcs_dir" value="0" />
  <parameter name="l_anlg_tx_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_frmgen_pipeln" value="frmgen_pipeln_en" />
  <parameter name="pma_adapt_adp_bist_odi_dfe_sel" value="radp_bist_odi_dfe_sel_0" />
  <parameter name="pma_tx_buf_xtx_path_pma_tx_divclk_hz" value="75000000" />
  <parameter name="hssi_krfec_tx_pcs_low_latency_en" value="disable" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_uhsif_tx_clk_hz"
     value="0" />
  <parameter name="pma_adapt_adp_vref_en" value="radp_vref_disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="enable_port_rx_enh_bitslip" value="0" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_after_lock_value"
     value="0" />
  <parameter name="pma_adapt_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="pma_rx_buf_rx_atb_select" value="atb_disable" />
  <parameter name="enable_port_tx_pma_qpipullup" value="0" />
  <parameter name="hssi_10g_rx_pcs_pfull_flag_type" value="pfull_wr_side" />
  <parameter name="plls" value="1" />
  <parameter name="adme_data_rate" value="1500000000" />
  <parameter
     name="hssi_common_pld_pcs_interface_pcs_testbus_block_sel"
     value="pma_if" />
  <parameter name="pma_adapt_adp_1s_ctle_bypass" value="radp_1s_ctle_bypass_1" />
  <parameter name="hssi_10g_tx_pcs_frmgen_clken" value="frmgen_clk_dis" />
  <parameter name="cdr_pll_iqclk_mux_sel" value="power_down" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter
     name="pma_cdr_refclk_xpm_iqref_mux_scratch4_src"
     value="scratch4_power_down" />
  <parameter name="enable_pcie_dfe_ip" value="false" />
  <parameter name="rcfg_reduced_files_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_10g_rx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g12" value="0" />
  <parameter name="pma_rx_buf_xrx_path_pma_rx_divclk_hz" value="75000000" />
  <parameter name="hssi_gen3_rx_pcs_reconfig_settings" value="{}" />
  <parameter name="pma_cdr_refclk_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_reconfig_settings" value="{}" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_compensation"
     value="dis_compensation" />
  <parameter name="pma_rx_sd_sd_pdb" value="sd_on" />
  <parameter
     name="hssi_8g_tx_pcs_clock_observation_in_pld_core"
     value="internal_refclk_b" />
  <parameter name="hssi_10g_rx_pcs_stretch_num_stages" value="zero_stage" />
  <parameter name="hssi_8g_tx_pcs_txpcs_urst" value="en_txpcs_urst" />
  <parameter name="l_rcfg_datapath_message" value="0" />
  <parameter name="pma_tx_ser_control_clk_divtx" value="no_dft_control_clkdivtx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pld_8g_refclk_dig_nonatpg_mode_clk_hz"
     value="0" />
  <parameter name="hssi_pipe_gen3_sup_mode" value="user_mode" />
  <parameter
     name="hssi_8g_rx_pcs_force_signal_detect"
     value="en_force_signal_detect" />
  <parameter name="pma_rx_dfe_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_advanced_user_mode_rx"
     value="disable" />
  <parameter name="hssi_8g_tx_pcs_refclk_b_clk_sel" value="tx_pma_clock" />
  <parameter name="hssi_rx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_b_val" value="0" />
  <parameter name="enable_port_rx_pma_div_clkout" value="0" />
  <parameter name="rcfg_param_vals0" value="" />
  <parameter name="l_tx_pld_pcs_width" value="40" />
  <parameter name="hssi_8g_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="pma_rx_sd_sup_mode" value="user_mode" />
  <parameter name="hssi_8g_rx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter
     name="pma_adapt_adp_ctle_sweep_direction"
     value="radp_ctle_sweep_direction_1" />
  <parameter name="hssi_10g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_h_file_enable" value="0" />
  <parameter
     name="pma_tx_buf_chgpmp_current_up_trim"
     value="cp_current_trimming_up_setting0" />
  <parameter name="std_rx_bitrev_enable" value="0" />
  <parameter name="hssi_krfec_tx_pcs_burst_err_len" value="burst_err_len1" />
  <parameter name="hssi_10g_rx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_rx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_det_buckets"
     value="ppm_300_100_bucket" />
  <parameter name="enable_enh" value="0" />
  <parameter name="pma_rx_odi_clk_dcd_bypass" value="no_bypass" />
  <parameter name="hssi_gen3_tx_pcs_mode" value="disable_pcs" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_pma_rx_clk_hz"
     value="75000000" />
  <parameter name="pma_rx_buf_act_isource_disable" value="isrc_en" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_p" value="0" />
  <parameter name="hssi_10g_rx_pcs_fast_path" value="fast_path_en" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_cycle_window"
     value="radp_ctle_adapt_cycle_window_7" />
  <parameter name="pma_tx_buf_sense_amp_offset_cal_curr_n" value="sa_os_cal_in_0" />
  <parameter name="enable_port_rx_pma_clkout" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter
     name="hssi_rx_pcs_pma_interface_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="l_enable_reve_support" value="0" />
  <parameter name="pma_rx_buf_xrx_path_analog_mode" value="user_custom" />
  <parameter
     name="hssi_10g_tx_pcs_fifo_double_write"
     value="fifo_double_write_dis" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_cnt_rst"
     value="ppm_cnt_rst_dis" />
  <parameter name="pma_rx_buf_vga_bandwidth_select" value="vga_bw_1" />
  <parameter name="pma_speedgrade" value="e3" />
  <parameter name="pma_rx_buf_power_rail_eht" value="0" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_1t" value="0" />
  <parameter name="cdr_pll_clklow_mux_select" value="clklow_mux_cdr_fbclk" />
  <parameter name="pma_rx_dfe_pdb_fxtap4t7" value="fxtap4t7_powerdown" />
  <parameter name="hssi_8g_rx_pcs_sync_sm_idle_eios" value="dis_syncsm_idle" />
  <parameter name="pma_rx_deser_deser_factor" value="20" />
  <parameter
     name="hssi_common_pcs_pma_interface_ctrl_plane_bonding"
     value="individual" />
  <parameter name="pma_adapt_adp_vref_bypass" value="radp_vref_bypass_1" />
  <parameter name="pma_rx_buf_xrx_path_jtag_hys" value="hys_increase_disable" />
  <parameter name="cdr_pll_analog_mode" value="user_custom" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="pma_adapt_adp_dfe_fxtap9_sgn" value="radp_dfe_fxtap9_sgn_0" />
  <parameter name="hssi_tx_pld_pcs_interface_pcs_tx_clk_source" value="eightg" />
  <parameter
     name="pma_adapt_adp_bist_datapath_en"
     value="radp_bist_datapath_disable" />
  <parameter name="hssi_8g_rx_pcs_eidle_entry_iei" value="dis_eidle_iei" />
  <parameter name="std_tx_8b10b_enable" value="1" />
  <parameter
     name="hssi_8g_rx_pcs_rate_match_start_thres"
     value="dis_rm_start_thres" />
  <parameter name="pma_adapt_odi_dfe_spec_en" value="rodi_dfe_spec_en_0" />
  <parameter name="hssi_8g_rx_pcs_ibm_invalid_code" value="dis_ibm_invalid_code" />
  <parameter name="enable_port_tx_enh_fifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_data_sel"
     value="one_ff_delay" />
  <parameter name="cdr_pll_diag_loopback_enable" value="false" />
  <parameter name="hssi_tx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="anlg_tx_pre_emp_switching_ctrl_pre_tap_2t" value="0" />
  <parameter name="cdr_pll_f_min_pfd" value="50000000 Hz" />
  <parameter name="pma_adapt_adp_vref_vga_level" value="radp_vref_vga_level_13" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_e_val" value="0" />
  <parameter name="pma_rx_buf_xrx_path_datarate" value="1500000000 bps" />
  <parameter name="anlg_tx_pre_emp_sign_2nd_post_tap" value="fir_post_2t_neg" />
  <parameter name="pma_adapt_adp_dfe_fxtap6_sgn" value="radp_dfe_fxtap6_sgn_0" />
  <parameter name="std_pcs_pma_width" value="20" />
  <parameter name="pma_rx_buf_xrx_path_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="pma_tx_buf_cdr_cp_calibration_en" value="cdr_cp_cal_disable" />
  <parameter name="cdr_pll_lf_resistor_pfd" value="lf_pfd_setting2" />
  <parameter name="pma_rx_buf_pm_tx_rx_cvp_mode" value="cvp_off" />
  <parameter
     name="hssi_krfec_rx_pcs_data_bit_reverse"
     value="data_bit_reverse_dis" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_empty" value="empty_default" />
  <parameter name="pma_rx_dfe_uc_rx_dfe_cal_status" value="uc_rx_dfe_cal_notdone" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_errtrap_loc" value="disable" />
  <parameter name="pma_tx_buf_uc_dcd_cal" value="uc_dcd_cal_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter name="hssi_common_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="hssi_10g_tx_pcs_advanced_user_mode" value="disable" />
  <parameter name="hssi_8g_rx_pcs_rx_clk2" value="rcvd_clk_clk2" />
  <parameter name="hssi_tx_pcs_pma_interface_prbs9_dwidth" value="prbs9_64b" />
  <parameter name="pma_adapt_adp_vref_bw" value="radp_vref_bw_1" />
  <parameter name="cdr_pll_set_cdr_vco_speed_fix" value="60" />
  <parameter name="hssi_10g_tx_pcs_frmgen_mfrm_length" value="2048" />
  <parameter name="pma_rx_buf_input_vcm_sel" value="high_vcm" />
  <parameter name="hssi_rx_pcs_pma_interface_silicon_rev" value="20nm5es" />
  <parameter name="enable_ports_pipe_sw" value="0" />
  <parameter name="enable_advanced_options" value="0" />
  <parameter name="hssi_8g_rx_pcs_eightb_tenb_decoder" value="en_8b10b_ibm" />
  <parameter name="hssi_10g_rx_pcs_blksync_bypass" value="blksync_bypass_en" />
  <parameter name="pma_rx_sd_prot_mode" value="sata_rx" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pfull" value="11" />
  <parameter name="l_std_tx_word_width" value="8" />
  <parameter name="hssi_10g_tx_pcs_gb_tx_idwidth" value="width_64" />
  <parameter name="set_pcs_bonding_master" value="Auto" />
  <parameter name="pma_adapt_adp_vref_dfe_spec_en" value="radp_vref_dfe_spec_en_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_fifo_mode_rx" value="fifo_rx" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_pipeln" value="tx_sm_pipeln_en" />
  <parameter name="hssi_8g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="pma_cgb_xn_clock_source_sel" value="sel_xn_up" />
  <parameter name="enable_port_rx_enh_fifo_empty" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_prot_mode_tx"
     value="eightg_basic_mode_tx" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mask" value="prbsmask128" />
  <parameter name="hssi_common_pcs_pma_interface_ppm_gen1_2_cnt" value="cnt_32k" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_cp_cal"
     value="dcd_cp_cal_disable" />
  <parameter name="enh_rxfifo_pempty" value="2" />
  <parameter name="enable_physical_bonding_clocks" value="0" />
  <parameter name="pma_tx_buf_datarate" value="1500000000 bps" />
  <parameter name="enable_ports_rx_manual_ppm" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap7" value="radp_dfe_fxtap7_0" />
  <parameter name="pma_rx_deser_rst_n_adapt_odi" value="no_rst_adapt_odi" />
  <parameter name="anlg_rx_adp_dfe_fxtap8" value="radp_dfe_fxtap8_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap5" value="radp_dfe_fxtap5_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap6" value="radp_dfe_fxtap6_0" />
  <parameter name="hssi_krfec_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="anlg_rx_adp_dfe_fxtap3" value="radp_dfe_fxtap3_0" />
  <parameter name="cdr_pll_disable_up_dn" value="true" />
  <parameter name="anlg_rx_adp_dfe_fxtap4" value="radp_dfe_fxtap4_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap1" value="radp_dfe_fxtap1_0" />
  <parameter name="anlg_rx_adp_dfe_fxtap2" value="radp_dfe_fxtap2_0" />
  <parameter name="hssi_pipe_gen1_2_rvod_sel_d_val" value="0" />
  <parameter name="anlg_rx_adp_dfe_fxtap9" value="radp_dfe_fxtap9_0" />
  <parameter name="hssi_krfec_rx_pcs_error_marking_en" value="err_mark_dis" />
  <parameter name="hssi_krfec_tx_pcs_tx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_crcchk_bypass" value="crcchk_bypass_en" />
  <parameter name="pma_adapt_adp_ctle_adapt_bw" value="radp_ctle_adapt_bw_3" />
  <parameter name="set_user_identifier" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_reconfig_settings" value="{}" />
  <parameter name="pma_tx_ser_silicon_rev" value="20nm5es" />
  <parameter name="enable_port_tx_enh_fifo_pfull" value="0" />
  <parameter name="hssi_8g_rx_pcs_rx_wr_clk" value="rx_clk2_div_1_2_4" />
  <parameter name="cdr_pll_enable_idle_rx_channel_support" value="false" />
  <parameter name="rx_enable" value="1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_xtx_path_calibration_en" value="false" />
  <parameter name="enable_port_rx_enh_fifo_del" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_ind_error_reporting"
     value="dis_ind_error_reporting" />
  <parameter name="hssi_10g_rx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="cdr_pll_reference_clock_frequency" value="150000000 hz" />
  <parameter name="cdr_pll_f_max_cmu_out_freq" value="1" />
  <parameter name="enh_rx_krfec_err_mark_type" value="10G" />
  <parameter name="hssi_common_pcs_pma_interface_ppmsel" value="ppmsel_1000" />
  <parameter name="hssi_10g_tx_pcs_gbred_clken" value="gbred_clk_dis" />
  <parameter name="rcfg_mif_file_enable" value="0" />
  <parameter name="hssi_10g_tx_pcs_fastpath" value="fastpath_en" />
  <parameter name="pma_adapt_adp_dfe_fxtap8_sgn" value="radp_dfe_fxtap8_sgn_0" />
  <parameter name="hssi_8g_rx_pcs_wait_cnt" value="0" />
  <parameter name="std_rx_word_aligner_rvnumber" value="0" />
  <parameter name="cdr_pll_uc_cru_rstb" value="cdr_lf_reset_off" />
  <parameter name="hssi_10g_tx_pcs_dv_bond" value="dv_bond_dis" />
  <parameter name="hssi_8g_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_rx_pcs_blksync_clken" value="blksync_clk_dis" />
  <parameter name="hssi_10g_rx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter name="hssi_10g_rx_pcs_rx_signal_ok_sel" value="synchronized_ver" />
  <parameter name="cdr_pll_uc_ro_cal_status" value="uc_ro_cal_notdone" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_gearbox" value="enable" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter name="cdr_pll_f_min_ref" value="50000000 Hz" />
  <parameter name="pma_cgb_tx_ucontrol_pcie" value="gen1" />
  <parameter name="enh_low_latency_enable" value="0" />
  <parameter name="hssi_pipe_gen1_2_reconfig_settings" value="{}" />
  <parameter name="enh_tx_crcerr_enable" value="0" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_lpbk_en" value="lpbk_dis" />
  <parameter name="hssi_pipe_gen3_phy_status_delay_g3" value="0" />
  <parameter name="hssi_krfec_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_rx_pcs_rand_clken" value="rand_clk_dis" />
  <parameter name="pcs_speedgrade" value="e3" />
  <parameter name="pma_adapt_adp_dfe_fxtap7_sgn" value="radp_dfe_fxtap7_sgn_0" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="std_tx_bitrev_enable" value="0" />
  <parameter name="cdr_pll_chgpmp_current_pd" value="cp_current_pd_setting0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_cdr_eidle"
     value="en_cdr_eidle_clk_gating" />
  <parameter name="pma_adapt_adp_vref_cycle" value="radp_vref_cycle_6" />
  <parameter name="hssi_gen3_tx_pcs_reverse_lpbk" value="rev_lpbk_dis" />
  <parameter name="pma_cgb_dprio_cgb_vreg_boost" value="no_voltage_boost" />
  <parameter name="pma_rx_dfe_atb_select" value="atb_disable" />
  <parameter name="pma_rx_dfe_power_mode" value="mid_power" />
  <parameter name="cdr_pll_bandwidth_range_low" value="0 hz" />
  <parameter name="hssi_8g_tx_pcs_gen3_tx_clk_sel" value="dis_tx_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_pre_emp_sign_pre_tap_2t" value="fir_pre_2t_neg" />
  <parameter name="pma_rx_deser_clkdiv_source" value="vco_bypass_normal" />
  <parameter name="hssi_8g_rx_pcs_symbol_swap" value="dis_symbol_swap" />
  <parameter name="std_tx_polinv_enable" value="0" />
  <parameter name="hssi_fifo_tx_pcs_double_write_mode" value="double_write_dis" />
  <parameter name="cdr_pll_chgpmp_current_pfd" value="cp_current_pfd_setting3" />
  <parameter
     name="hssi_gen3_rx_pcs_rx_ins_del_one_skip"
     value="ins_del_one_skip_dis" />
  <parameter name="hssi_10g_rx_pcs_fec_clken" value="fec_clk_dis" />
  <parameter name="hssi_common_pcs_pma_interface_pc_rst_counter" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_pc_wrclk"
     value="dis_dw_pc_wrclk_gating" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_10g_prot_mode_rx"
     value="disabled_prot_mode_rx" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_lock_det_thresh_cnt_before_lock_value"
     value="0" />
  <parameter name="pma_tx_buf_slew_rate_ctrl" value="slew_r3" />
  <parameter name="enable_port_rx_std_pcfifo_empty" value="0" />
  <parameter name="pma_rx_buf_vcm_current_add" value="vcm_current_default" />
  <parameter name="cdr_pll_chgpmp_current_up_pd" value="cp_current_pd_up_setting4" />
  <parameter
     name="pma_adapt_adp_ctle_vref_polarity"
     value="radp_ctle_vref_polarity_0" />
  <parameter name="std_rx_8b10b_enable" value="1" />
  <parameter name="enable_port_rx_enh_frame_diag_status" value="0" />
  <parameter name="pma_cdr_refclk_xpm_iqref_mux_iqclk_sel" value="power_down" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="enh_pld_pcs_width" value="40" />
  <parameter name="anlg_tx_pre_emp_sign_pre_tap_1t" value="fir_pre_1t_neg" />
  <parameter
     name="cdr_pll_chgpmp_dn_pd_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_8g_rx_pcs_auto_error_replacement" value="dis_err_replace" />
  <parameter
     name="hssi_rx_pcs_pma_interface_pldif_datawidth_mode"
     value="pldif_data_10bit" />
  <parameter name="pma_tx_buf_prot_mode" value="sata_tx" />
  <parameter name="enable_port_rx_analog_reset_ack" value="0" />
  <parameter
     name="hssi_10g_rx_pcs_ber_bit_err_total_cnt"
     value="bit_err_total_cnt_10g" />
  <parameter name="pma_tx_buf_duty_cycle_cp_comp_en" value="cp_comp_off" />
  <parameter name="pma_tx_buf_initial_settings" value="true" />
  <parameter name="enable_hip" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cdr_control" value="dis_cdr_ctrl" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_d_val" value="0" />
  <parameter name="cdr_pll_f_max_m_counter" value="1" />
  <parameter name="hssi_8g_rx_pcs_clock_gate_sw_wa" value="dis_sw_wa_clk_gating" />
  <parameter name="cdr_pll_tx_pll_prot_mode" value="txpll_unused" />
  <parameter
     name="pma_tx_buf_chgpmp_dn_trim_double"
     value="normal_dn_trim_current" />
  <parameter name="hssi_tx_pcs_pma_interface_lpbk_en" value="disable" />
  <parameter name="enable_port_rx_enh_highber_clr_cnt" value="0" />
  <parameter name="hssi_krfec_tx_pcs_prot_mode" value="disable_mode" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_polarity" value="en_pd_both_pol" />
  <parameter
     name="hssi_8g_rx_pcs_wa_boundary_lock_ctrl"
     value="auto_align_pld_ctrl" />
  <parameter
     name="pma_adapt_adp_control_mux_bypass"
     value="radp_control_mux_bypass_0" />
  <parameter name="enh_txfifo_pfull" value="11" />
  <parameter name="pma_tx_buf_user_fir_coeff_ctrl_sel" value="ram_ctl" />
  <parameter
     name="pma_adapt_adp_ctle_force_spec_sign"
     value="radp_ctle_force_spec_sign_0" />
  <parameter name="pma_adapt_adp_frame_capture" value="radp_frame_capture_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_pma_tx_clk_hz"
     value="75000000" />
  <parameter name="hssi_pipe_gen1_2_hip_mode" value="dis_hip" />
  <parameter name="hssi_10g_tx_pcs_txfifo_pempty" value="2" />
  <parameter name="hssi_8g_tx_pcs_force_echar" value="dis_force_echar" />
  <parameter
     name="hssi_pipe_gen1_2_pipe_byte_de_serializer_en"
     value="dont_care_bds" />
  <parameter
     name="pma_tx_buf_chgpmp_up_trim_double"
     value="normal_up_trim_current" />
  <parameter name="pma_tx_buf_optimal" value="true" />
  <parameter name="pma_adapt_adp_vref_sel" value="radp_vref_sel_21" />
  <parameter name="pma_adapt_adp_frame_odi_sel" value="radp_frame_odi_sel_0" />
  <parameter name="enable_port_tx_enh_frame_diag_status" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_krfec_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_rx_odi_phase_steps_64_vs_128" value="phase_steps_64" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter
     name="pma_tx_buf_chgpmp_current_dn_trim"
     value="cp_current_trimming_dn_setting0" />
  <parameter name="cdr_pll_bw_sel" value="medium" />
  <parameter name="device" value="10AS016C3U19E2LG" />
  <parameter
     name="hssi_rx_pld_pcs_interface_pcs_rx_clk_out_sel"
     value="eightg_clk_out" />
  <parameter name="enh_tx_frmgen_mfrm_length" value="2048" />
  <parameter name="hssi_10g_rx_pcs_rd_clk_sel" value="rd_rx_pld_clk" />
  <parameter
     name="hssi_common_pcs_pma_interface_ph_fifo_reg_mode"
     value="phfifo_reg_mode_dis" />
  <parameter name="hssi_8g_rx_pcs_prot_mode" value="basic_rm_disable" />
  <parameter name="hssi_10g_rx_pcs_master_clk_sel" value="master_rx_pma_clk" />
  <parameter name="pma_tx_buf_dft_sel" value="dft_disabled" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay1_ctrl"
     value="delay1_path0" />
  <parameter name="hssi_10g_tx_pcs_dispgen_clken" value="dispgen_clk_dis" />
  <parameter name="hssi_tx_pcs_pma_interface_sqwgen_clken" value="sqwgen_clk_dis" />
  <parameter name="pma_adapt_adp_vga_sel" value="radp_vga_sel_2" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pldif_sup_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_bypass_send_syncp_fbkp"
     value="true" />
  <parameter name="hssi_common_pcs_pma_interface_sup_mode" value="user_mode" />
  <parameter name="pma_rx_dfe_sel_fltapstep_dec" value="fltap_step_no_dec" />
  <parameter
     name="hssi_8g_rx_pcs_wa_det_latency_sync_status_beh"
     value="dont_care_assert_sync" />
  <parameter
     name="pma_rx_buf_offset_cancellation_coarse"
     value="coarse_setting_00" />
  <parameter name="hssi_10g_tx_pcs_dispgen_bypass" value="dispgen_bypass_en" />
  <parameter name="set_cdr_refclk_freq" value="150.000000" />
  <parameter name="hssi_gen3_tx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_10g_tx_pcs_dispgen_pipeln" value="dispgen_pipeln_dis" />
  <parameter name="set_capability_reg_enable" value="0" />
  <parameter name="hssi_8g_rx_pcs_test_bus_sel" value="tx_testbus" />
  <parameter name="pma_tx_buf_xtx_path_gt_enabled" value="disable" />
  <parameter
     name="pma_adapt_adp_dfe_force_spec_sign"
     value="radp_dfe_force_spec_sign_0" />
  <parameter name="hssi_common_pcs_pma_interface_pma_done_counter" value="0" />
  <parameter name="set_csr_soft_logic_enable" value="0" />
  <parameter name="hssi_krfec_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter name="rcfg_iface_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_clock_gate_fiford" value="dis_fiford_clk_gating" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen" value="non_pcie" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_wait_cnt" value="1" />
  <parameter name="pma_rx_deser_optimal" value="true" />
  <parameter name="hssi_gen3_rx_pcs_block_sync" value="bypass_block_sync" />
  <parameter name="anlg_rx_term_sel" value="r_r1" />
  <parameter name="pma_adapt_adp_frame_en" value="radp_frame_en_0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_g3_prot_mode"
     value="disabled_prot_mode" />
  <parameter name="std_rx_word_aligner_rgnumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_test_bus_mode" value="rx" />
  <parameter name="hssi_fifo_rx_pcs_double_read_mode" value="double_read_dis" />
  <parameter name="hssi_10g_tx_pcs_gb_pipeln_bypass" value="disable" />
  <parameter name="pma_adapt_adp_dfe_mode" value="radp_dfe_mode_4" />
  <parameter name="hssi_krfec_rx_pcs_low_latency_en" value="disable" />
  <parameter name="rx_ppm_detect_threshold" value="1000" />
  <parameter
     name="hssi_common_pcs_pma_interface_free_run_clk_enable"
     value="false" />
  <parameter name="hssi_10g_rx_pcs_fifo_double_read" value="fifo_double_read_dis" />
  <parameter name="hssi_10g_rx_pcs_dft_clk_out_sel" value="rx_master_clk" />
  <parameter
     name="hssi_10g_tx_pcs_distdwn_bypass_pipeln"
     value="distdwn_bypass_pipeln_dis" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_count_thresh"
     value="uhsif_dzt_cnt_thr_2" />
  <parameter name="bonded_mode" value="not_bonded" />
  <parameter name="hssi_10g_rx_pcs_blksync_bitslip_type" value="bitslip_comb" />
  <parameter name="hssi_8g_rx_pcs_gen3_rx_clk_sel" value="rcvd_clk" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_pmaif_lpbk_en" value="disable" />
  <parameter name="hssi_10g_rx_pcs_rx_sm_hiber" value="rx_sm_hiber_en" />
  <parameter name="pma_rx_dfe_oc_sa_c270" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_rd"
     value="en_sw_rm_rdclk_gating" />
  <parameter name="pma_cgb_bonding_reset_enable" value="disallow_bonding_reset" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pldif_prot_mode_tx"
     value="eightg_and_g3_pld_fifo_mode_tx" />
  <parameter name="pma_adapt_adp_bist_spec_en" value="radp_bist_spec_en_0" />
  <parameter name="enable_calibration" value="1" />
  <parameter name="enable_port_tx_pma_txdetectrx" value="0" />
  <parameter name="hssi_10g_tx_pcs_ctrl_plane_bonding" value="individual" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_delay_cell_static_index_value"
     value="0" />
  <parameter
     name="pma_tx_buf_duty_cycle_detector_sa_cal"
     value="dcd_sa_cal_disable" />
  <parameter name="pma_tx_buf_compensation_en" value="enable" />
  <parameter name="hssi_common_pld_pcs_interface_silicon_rev" value="20nm5es" />
  <parameter name="l_std_data_mask_count_multi" value="0" />
  <parameter name="hssi_10g_rx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="std_tx_byte_ser_mode" value="Serialize x2" />
  <parameter name="hssi_8g_tx_pcs_prot_mode" value="basic" />
  <parameter
     name="pma_adapt_adp_dfe_vref_polarity"
     value="radp_dfe_vref_polarity_0" />
  <parameter name="pma_rx_dfe_oc_sa_d1c180" value="0" />
  <parameter name="pma_tx_ser_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_tx_powerdown" value="normal_tx_on" />
  <parameter name="rcfg_profile_cnt" value="2" />
  <parameter name="hssi_10g_rx_pcs_rx_scrm_width" value="bit64" />
  <parameter
     name="pma_adapt_adp_vga_sweep_direction"
     value="radp_vga_sweep_direction_1" />
  <parameter name="cdr_pll_lck2ref_delay_control" value="lck2ref_delay_2" />
  <parameter name="cdr_pll_n_counter" value="1" />
  <parameter name="pma_rx_buf_optimal" value="true" />
  <parameter name="pma_rx_sd_sd_threshold" value="sdlv_3" />
  <parameter name="cdr_pll_cdr_odi_select" value="sel_cdr" />
  <parameter name="std_rx_word_aligner_renumber" value="3" />
  <parameter name="channels" value="1" />
  <parameter name="pma_adapt_adp_ctle_window" value="radp_ctle_window_0" />
  <parameter name="hssi_gen3_rx_pcs_sup_mode" value="user_mode" />
  <parameter name="hssi_rx_pcs_pma_interface_rx_prbs_mode" value="teng_mode" />
  <parameter name="pma_rx_odi_monitor_bw_sel" value="bw_1" />
  <parameter name="pma_rx_buf_prot_mode" value="sata_rx" />
  <parameter name="std_rx_word_aligner_pattern_len" value="10" />
  <parameter
     name="hssi_tx_pld_pcs_interface_pcs_tx_delay2_clk_en"
     value="delay2_clk_disable" />
  <parameter name="hssi_10g_tx_pcs_dft_clk_out_sel" value="tx_master_clk" />
  <parameter name="hssi_8g_tx_pcs_auto_speed_nego_gen2" value="dis_asn_g2" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_pma_ltr" value="true" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_g3_sup_mode" value="user_mode" />
  <parameter name="hssi_pipe_gen1_2_rpre_emph_e_val" value="0" />
  <parameter name="cdr_pll_top_or_bottom" value="tb_unknown" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_rd" value="n_rd_empty" />
  <parameter
     name="l_pll_settings"
     value="333.333333 {refclk 333.333333 m 9 n 1 lpfd 2 lpd 8 fvco 6000.0} 666.666667 {refclk 666.666667 m 9 n 2 lpfd 2 lpd 8 fvco 6000.0} 300.000000 {refclk 300.000000 m 10 n 1 lpfd 2 lpd 8 fvco 6000.0} 600.000000 {refclk 600.000000 m 10 n 2 lpfd 2 lpd 8 fvco 6000.0} 272.727273 {refclk 272.727273 m 11 n 1 lpfd 2 lpd 8 fvco 6000.0} 545.454545 {refclk 545.454545 m 11 n 2 lpfd 2 lpd 8 fvco 6000.0} 250.000000 {refclk 250.000000 m 12 n 1 lpfd 2 lpd 8 fvco 6000.0} 500.000000 {refclk 500.000000 m 12 n 2 lpfd 2 lpd 8 fvco 6000.0} 230.769231 {refclk 230.769231 m 13 n 1 lpfd 2 lpd 8 fvco 6000.0} 461.538462 {refclk 461.538462 m 13 n 2 lpfd 2 lpd 8 fvco 6000.0} 214.285714 {refclk 214.285714 m 14 n 1 lpfd 2 lpd 8 fvco 6000.0} 428.571429 {refclk 428.571429 m 14 n 2 lpfd 2 lpd 8 fvco 6000.0} 200.000000 {refclk 200.000000 m 15 n 1 lpfd 2 lpd 8 fvco 6000.0} 400.000000 {refclk 400.000000 m 15 n 2 lpfd 2 lpd 8 fvco 6000.0} 800.000000 {refclk 800.000000 m 15 n 4 lpfd 2 lpd 8 fvco 6000.0} 187.500000 {refclk 187.500000 m 16 n 1 lpfd 2 lpd 8 fvco 6000.0} 375.000000 {refclk 375.000000 m 16 n 2 lpfd 2 lpd 8 fvco 6000.0} 750.000000 {refclk 750.000000 m 16 n 4 lpfd 2 lpd 8 fvco 6000.0} 176.470588 {refclk 176.470588 m 17 n 1 lpfd 2 lpd 8 fvco 6000.0} 352.941176 {refclk 352.941176 m 17 n 2 lpfd 2 lpd 8 fvco 6000.0} 705.882353 {refclk 705.882353 m 17 n 4 lpfd 2 lpd 8 fvco 6000.0} 166.666667 {refclk 166.666667 m 18 n 1 lpfd 2 lpd 8 fvco 6000.0} 157.894737 {refclk 157.894737 m 19 n 1 lpfd 2 lpd 8 fvco 6000.0} 315.789474 {refclk 315.789474 m 19 n 2 lpfd 2 lpd 8 fvco 6000.0} 631.578947 {refclk 631.578947 m 19 n 4 lpfd 2 lpd 8 fvco 6000.0} 150.000000 {refclk 150.000000 m 20 n 1 lpfd 2 lpd 8 fvco 6000.0} 142.857143 {refclk 142.857143 m 21 n 1 lpfd 2 lpd 8 fvco 6000.0} 285.714286 {refclk 285.714286 m 21 n 2 lpfd 2 lpd 8 fvco 6000.0} 571.428571 {refclk 571.428571 m 21 n 4 lpfd 2 lpd 8 fvco 6000.0} 136.363636 {refclk 136.363636 m 22 n 1 lpfd 2 lpd 8 fvco 6000.0} 130.434783 {refclk 130.434783 m 23 n 1 lpfd 2 lpd 8 fvco 6000.0} 260.869565 {refclk 260.869565 m 23 n 2 lpfd 2 lpd 8 fvco 6000.0} 521.739130 {refclk 521.739130 m 23 n 4 lpfd 2 lpd 8 fvco 6000.0} 125.000000 {refclk 125.000000 m 24 n 1 lpfd 2 lpd 8 fvco 6000.0} 120.000000 {refclk 120.000000 m 25 n 1 lpfd 2 lpd 8 fvco 6000.0} 240.000000 {refclk 240.000000 m 25 n 2 lpfd 2 lpd 8 fvco 6000.0} 480.000000 {refclk 480.000000 m 25 n 4 lpfd 2 lpd 8 fvco 6000.0} 115.384615 {refclk 115.384615 m 26 n 1 lpfd 2 lpd 8 fvco 6000.0} 111.111111 {refclk 111.111111 m 27 n 1 lpfd 2 lpd 8 fvco 6000.0} 222.222222 {refclk 222.222222 m 27 n 2 lpfd 2 lpd 8 fvco 6000.0} 444.444444 {refclk 444.444444 m 27 n 4 lpfd 2 lpd 8 fvco 6000.0} 107.142857 {refclk 107.142857 m 28 n 1 lpfd 2 lpd 8 fvco 6000.0} 103.448276 {refclk 103.448276 m 29 n 1 lpfd 2 lpd 8 fvco 6000.0} 206.896552 {refclk 206.896552 m 29 n 2 lpfd 2 lpd 8 fvco 6000.0} 413.793103 {refclk 413.793103 m 29 n 4 lpfd 2 lpd 8 fvco 6000.0} 100.000000 {refclk 100.000000 m 30 n 1 lpfd 2 lpd 8 fvco 6000.0} 96.774194 {refclk 96.774194 m 31 n 1 lpfd 2 lpd 8 fvco 6000.0} 193.548387 {refclk 193.548387 m 31 n 2 lpfd 2 lpd 8 fvco 6000.0} 387.096774 {refclk 387.096774 m 31 n 4 lpfd 2 lpd 8 fvco 6000.0} 774.193548 {refclk 774.193548 m 31 n 8 lpfd 2 lpd 8 fvco 6000.0} 93.750000 {refclk 93.750000 m 32 n 1 lpfd 2 lpd 8 fvco 6000.0} 90.909091 {refclk 90.909091 m 33 n 1 lpfd 2 lpd 8 fvco 6000.0} 181.818182 {refclk 181.818182 m 33 n 2 lpfd 2 lpd 8 fvco 6000.0} 363.636364 {refclk 363.636364 m 33 n 4 lpfd 2 lpd 8 fvco 6000.0} 727.272727 {refclk 727.272727 m 33 n 8 lpfd 2 lpd 8 fvco 6000.0} 88.235294 {refclk 88.235294 m 34 n 1 lpfd 2 lpd 8 fvco 6000.0} 85.714286 {refclk 85.714286 m 35 n 1 lpfd 2 lpd 8 fvco 6000.0} 171.428571 {refclk 171.428571 m 35 n 2 lpfd 2 lpd 8 fvco 6000.0} 342.857143 {refclk 342.857143 m 35 n 4 lpfd 2 lpd 8 fvco 6000.0} 685.714286 {refclk 685.714286 m 35 n 8 lpfd 2 lpd 8 fvco 6000.0} 83.333333 {refclk 83.333333 m 36 n 1 lpfd 2 lpd 8 fvco 6000.0} 81.081081 {refclk 81.081081 m 37 n 1 lpfd 2 lpd 8 fvco 6000.0} 162.162162 {refclk 162.162162 m 37 n 2 lpfd 2 lpd 8 fvco 6000.0} 324.324324 {refclk 324.324324 m 37 n 4 lpfd 2 lpd 8 fvco 6000.0} 648.648649 {refclk 648.648649 m 37 n 8 lpfd 2 lpd 8 fvco 6000.0} 78.947368 {refclk 78.947368 m 38 n 1 lpfd 2 lpd 8 fvco 6000.0} 76.923077 {refclk 76.923077 m 39 n 1 lpfd 2 lpd 8 fvco 6000.0} 153.846154 {refclk 153.846154 m 39 n 2 lpfd 2 lpd 8 fvco 6000.0} 307.692308 {refclk 307.692308 m 39 n 4 lpfd 2 lpd 8 fvco 6000.0} 615.384615 {refclk 615.384615 m 39 n 8 lpfd 2 lpd 8 fvco 6000.0} 75.000000 {refclk 75.000000 m 40 n 1 lpfd 2 lpd 8 fvco 6000.0} 73.170732 {refclk 73.170732 m 41 n 1 lpfd 2 lpd 8 fvco 6000.0} 146.341463 {refclk 146.341463 m 41 n 2 lpfd 2 lpd 8 fvco 6000.0} 292.682927 {refclk 292.682927 m 41 n 4 lpfd 2 lpd 8 fvco 6000.0} 585.365854 {refclk 585.365854 m 41 n 8 lpfd 2 lpd 8 fvco 6000.0} 71.428571 {refclk 71.428571 m 42 n 1 lpfd 2 lpd 8 fvco 6000.0} 69.767442 {refclk 69.767442 m 43 n 1 lpfd 2 lpd 8 fvco 6000.0} 139.534884 {refclk 139.534884 m 43 n 2 lpfd 2 lpd 8 fvco 6000.0} 279.069767 {refclk 279.069767 m 43 n 4 lpfd 2 lpd 8 fvco 6000.0} 558.139535 {refclk 558.139535 m 43 n 8 lpfd 2 lpd 8 fvco 6000.0} 68.181818 {refclk 68.181818 m 44 n 1 lpfd 2 lpd 8 fvco 6000.0} 66.666667 {refclk 66.666667 m 45 n 1 lpfd 2 lpd 8 fvco 6000.0} 133.333333 {refclk 133.333333 m 45 n 2 lpfd 2 lpd 8 fvco 6000.0} 266.666667 {refclk 266.666667 m 45 n 4 lpfd 2 lpd 8 fvco 6000.0} 533.333333 {refclk 533.333333 m 45 n 8 lpfd 2 lpd 8 fvco 6000.0} 65.217391 {refclk 65.217391 m 46 n 1 lpfd 2 lpd 8 fvco 6000.0} 63.829787 {refclk 63.829787 m 47 n 1 lpfd 2 lpd 8 fvco 6000.0} 127.659574 {refclk 127.659574 m 47 n 2 lpfd 2 lpd 8 fvco 6000.0} 255.319149 {refclk 255.319149 m 47 n 4 lpfd 2 lpd 8 fvco 6000.0} 510.638298 {refclk 510.638298 m 47 n 8 lpfd 2 lpd 8 fvco 6000.0} 62.500000 {refclk 62.500000 m 48 n 1 lpfd 2 lpd 8 fvco 6000.0} 61.224490 {refclk 61.224490 m 49 n 1 lpfd 2 lpd 8 fvco 6000.0} 122.448980 {refclk 122.448980 m 49 n 2 lpfd 2 lpd 8 fvco 6000.0} 244.897959 {refclk 244.897959 m 49 n 4 lpfd 2 lpd 8 fvco 6000.0} 489.795918 {refclk 489.795918 m 49 n 8 lpfd 2 lpd 8 fvco 6000.0} 60.000000 {refclk 60.000000 m 50 n 1 lpfd 2 lpd 8 fvco 6000.0} 58.823529 {refclk 58.823529 m 51 n 1 lpfd 2 lpd 8 fvco 6000.0} 117.647059 {refclk 117.647059 m 51 n 2 lpfd 2 lpd 8 fvco 6000.0} 235.294118 {refclk 235.294118 m 51 n 4 lpfd 2 lpd 8 fvco 6000.0} 470.588235 {refclk 470.588235 m 51 n 8 lpfd 2 lpd 8 fvco 6000.0} 57.692308 {refclk 57.692308 m 52 n 1 lpfd 2 lpd 8 fvco 6000.0} 56.603774 {refclk 56.603774 m 53 n 1 lpfd 2 lpd 8 fvco 6000.0} 113.207547 {refclk 113.207547 m 53 n 2 lpfd 2 lpd 8 fvco 6000.0} 226.415094 {refclk 226.415094 m 53 n 4 lpfd 2 lpd 8 fvco 6000.0} 452.830189 {refclk 452.830189 m 53 n 8 lpfd 2 lpd 8 fvco 6000.0} 55.555556 {refclk 55.555556 m 54 n 1 lpfd 2 lpd 8 fvco 6000.0} 54.545455 {refclk 54.545455 m 55 n 1 lpfd 2 lpd 8 fvco 6000.0} 109.090909 {refclk 109.090909 m 55 n 2 lpfd 2 lpd 8 fvco 6000.0} 218.181818 {refclk 218.181818 m 55 n 4 lpfd 2 lpd 8 fvco 6000.0} 436.363636 {refclk 436.363636 m 55 n 8 lpfd 2 lpd 8 fvco 6000.0} 53.571429 {refclk 53.571429 m 56 n 1 lpfd 2 lpd 8 fvco 6000.0} 52.631579 {refclk 52.631579 m 57 n 1 lpfd 2 lpd 8 fvco 6000.0} 105.263158 {refclk 105.263158 m 57 n 2 lpfd 2 lpd 8 fvco 6000.0} 210.526316 {refclk 210.526316 m 57 n 4 lpfd 2 lpd 8 fvco 6000.0} 421.052632 {refclk 421.052632 m 57 n 8 lpfd 2 lpd 8 fvco 6000.0} 51.724138 {refclk 51.724138 m 58 n 1 lpfd 2 lpd 8 fvco 6000.0} 50.847458 {refclk 50.847458 m 59 n 1 lpfd 2 lpd 8 fvco 6000.0} 101.694915 {refclk 101.694915 m 59 n 2 lpfd 2 lpd 8 fvco 6000.0} 203.389831 {refclk 203.389831 m 59 n 4 lpfd 2 lpd 8 fvco 6000.0} 406.779661 {refclk 406.779661 m 59 n 8 lpfd 2 lpd 8 fvco 6000.0} 50.000000 {refclk 50.000000 m 60 n 1 lpfd 2 lpd 8 fvco 6000.0} allowed_ranges {50.000000 50.847458 51.724138 52.631579 53.571429 54.545455 55.555556 56.603774 57.692308 58.823529 60.000000 61.224490 62.500000 63.829787 65.217391 66.666667 68.181818 69.767442 71.428571 73.170732 75.000000 76.923077 78.947368 81.081081 83.333333 85.714286 88.235294 90.909091 93.750000 96.774194 100.000000 101.694915 103.448276 105.263158 107.142857 109.090909 111.111111 113.207547 115.384615 117.647059 120.000000 122.448980 125.000000 127.659574 130.434783 133.333333 136.363636 139.534884 142.857143 146.341463 150.000000 153.846154 157.894737 162.162162 166.666667 171.428571 176.470588 181.818182 187.500000 193.548387 200.000000 203.389831 206.896552 210.526316 214.285714 218.181818 222.222222 226.415094 230.769231 235.294118 240.000000 244.897959 250.000000 255.319149 260.869565 266.666667 272.727273 279.069767 285.714286 292.682927 300.000000 307.692308 315.789474 324.324324 333.333333 342.857143 352.941176 363.636364 375.000000 387.096774 400.000000 406.779661 413.793103 421.052632 428.571429 436.363636 444.444444 452.830189 461.538462 470.588235 480.000000 489.795918 500.000000 510.638298 521.739130 533.333333 545.454545 558.139535 571.428571 585.365854 600.000000 615.384615 631.578947 648.648649 666.666667 685.714286 705.882353 727.272727 750.000000 774.193548 800.000000}" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_n" value="0" />
  <parameter name="anlg_tx_term_sel" value="r_r1" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_8g_rx_pcs_clkcmp_pattern_p" value="0" />
  <parameter name="hssi_10g_tx_pcs_data_bit_reverse" value="data_bit_reverse_dis" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_speed_grade" value="e3" />
  <parameter name="hssi_fifo_rx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="pma_cdr_refclk_inclk2_logical_to_physical_mapping"
     value="ref_iqclk0" />
  <parameter name="hssi_common_pcs_pma_interface_sigdet_wait_counter" value="0" />
  <parameter
     name="pma_adapt_adp_ctle_threshold_en"
     value="radp_ctle_threshold_en_0" />
  <parameter name="hssi_10g_tx_pcs_pempty_flag_type" value="pempty_rd_side" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dft_up_filt_control"
     value="uhsif_dft_up_val_0" />
  <parameter name="enable_port_tx_std_pcfifo_empty" value="0" />
  <parameter name="hssi_8g_rx_pcs_wa_pd_data" value="380" />
  <parameter name="pma_tx_ser_initial_settings" value="true" />
  <parameter name="rcfg_separate_avmm_busy" value="0" />
  <parameter name="hssi_krfec_rx_pcs_rx_testbus_sel" value="overall" />
  <parameter name="hssi_10g_rx_pcs_rx_testbus_sel" value="rx_fifo_testbus1" />
  <parameter
     name="hssi_8g_rx_pcs_wa_pld_controlled"
     value="rising_edge_sensitive_dw" />
  <parameter
     name="hssi_8g_rx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="hssi_8g_rx_pcs_rx_rd_clk" value="pld_rx_clk" />
  <parameter name="hssi_10g_tx_pcs_distup_master" value="distup_master_en" />
  <parameter name="rx_pma_div_clkout_divider" value="0" />
  <parameter name="std_tx_8b10b_disp_ctrl_enable" value="0" />
  <parameter name="pma_adapt_adp_vga_load" value="radp_vga_load_0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_10g_pma_dw_rx" value="pma_64b_rx" />
  <parameter name="enable_port_tx_enh_fifo_pempty" value="0" />
  <parameter name="hssi_10g_rx_pcs_clr_errblk_cnt_en" value="disable" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_func_mode" value="enable" />
  <parameter name="hssi_common_pcs_pma_interface_block_sel" value="eight_g_pcs" />
  <parameter name="pma_tx_buf_duty_cycle_setting" value="dcc_t32" />
  <parameter name="cdr_pll_optimal" value="true" />
  <parameter
     name="pma_adapt_adp_adapt_control_sel"
     value="radp_adapt_control_sel_0" />
  <parameter name="pma_adapt_adp_ctle_load" value="radp_ctle_load_0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_fifo_sup_mode" value="user_mode" />
  <parameter name="pma_tx_buf_ser_powerdown" value="normal_ser_on" />
  <parameter name="pma_rx_buf_link" value="lr" />
  <parameter name="enh_rx_frmsync_mfrm_length" value="2048" />
  <parameter name="hssi_tx_pld_pcs_interface_reconfig_settings" value="{}" />
  <parameter name="pma_adapt_prot_mode" value="sata_rx" />
  <parameter name="pma_rx_odi_vert_threshold" value="vert_0" />
  <parameter name="adme_prot_mode" value="basic_std" />
  <parameter name="rcfg_sv_file_enable" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_fifo_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_buf_loopback_modes" value="lpbk_disable" />
  <parameter name="cdr_pll_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_10g_rx_pcs_blksync_knum_sh_cnt_prelock"
     value="knum_sh_cnt_prelock_10g" />
  <parameter
     name="hssi_common_pcs_pma_interface_ppm_deassert_early"
     value="deassert_early_dis" />
  <parameter name="hssi_10g_rx_pcs_frmsync_mfrm_length" value="2048" />
  <parameter name="pma_adapt_adp_vref_hold_en" value="radp_vref_not_held" />
  <parameter name="pma_rx_buf_qpi_enable" value="non_qpi_mode" />
  <parameter name="pma_rx_odi_sel_oc_en" value="off_canc_disable" />
  <parameter name="l_enable_std_pipe" value="0" />
  <parameter name="hssi_common_pcs_pma_interface_cp_up_mstr" value="true" />
  <parameter name="pma_tx_buf_uc_txvod_cal_cont" value="uc_tx_vod_cal_cont_off" />
  <parameter name="enh_rx_descram_enable" value="0" />
  <parameter
     name="hssi_pipe_gen1_2_phystatus_rst_toggle"
     value="dis_phystatus_rst_toggle" />
  <parameter name="pma_tx_buf_xtx_path_swing_level" value="lv" />
  <parameter name="pma_tx_buf_silicon_rev" value="20nm5es" />
  <parameter name="pma_tx_buf_xtx_path_clock_divider_ratio" value="1" />
  <parameter name="cdr_pll_f_min_vco" value="4900000000 Hz" />
  <parameter name="hssi_10g_tx_pcs_scrm_bypass" value="scrm_bypass_en" />
  <parameter name="hssi_common_pcs_pma_interface_early_eios_counter" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_pma_dw_tx" value="pma_20b_tx" />
  <parameter name="anlg_rx_adp_dfe_fxtap11" value="radp_dfe_fxtap11_0" />
  <parameter name="hssi_10g_rx_pcs_fifo_stop_wr" value="n_wr_full" />
  <parameter name="hssi_8g_rx_pcs_rate_match_ins_thres" value="dis_rm_ins_thres" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hip_en" value="disable" />
  <parameter name="anlg_rx_adp_dfe_fxtap10" value="radp_dfe_fxtap10_0" />
  <parameter name="pma_adapt_adp_ctle_spec_sign" value="radp_ctle_spec_sign_0" />
  <parameter name="hssi_pipe_gen3_bypass_rx_detection_enable" value="false" />
  <parameter name="pma_rx_deser_silicon_rev" value="20nm5es" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_lpbk_en" value="disable" />
  <parameter name="anlg_rx_adp_ctle_eqz_1s_sel" value="radp_ctle_eqz_1s_sel_3" />
  <parameter name="pma_tx_buf_lst" value="atb_disabled" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_8g_fifo_mode_tx" value="fifo_tx" />
  <parameter name="hssi_10g_rx_pcs_full_flag_type" value="full_wr_side" />
  <parameter name="hssi_10g_tx_pcs_tx_scrm_width" value="bit64" />
  <parameter name="pma_cgb_scratch0_x1_clock_src" value="unused" />
  <parameter name="hssi_pipe_gen3_test_out_sel" value="disable_test_out" />
  <parameter name="pma_rx_dfe_pdb_fixedtap" value="fixtap_dfe_powerdown" />
  <parameter name="enh_tx_crcgen_enable" value="0" />
  <parameter
     name="hssi_8g_tx_pcs_ctrl_plane_bonding_consumption"
     value="individual" />
  <parameter name="enable_port_krfec_tx_enh_frame" value="0" />
  <parameter name="enable_port_rx_enh_blk_lock" value="0" />
  <parameter name="pma_rx_buf_term_tri_enable" value="disable_tri" />
  <parameter name="hssi_10g_tx_pcs_phcomp_rd_del" value="phcomp_rd_del2" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pmaif_prot_mode_rx"
     value="eightg_basic_mode_rx" />
  <parameter name="hssi_pipe_gen1_2_tx_pipe_enable" value="dis_pipe_tx" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_shared_fifo_width_tx"
     value="single_tx" />
  <parameter name="pma_rx_dfe_oc_sa_d0c180" value="0" />
  <parameter name="hssi_10g_rx_pcs_rx_true_b2b" value="b2b" />
  <parameter name="pma_rx_sd_sd_output_off" value="1" />
  <parameter name="enable_port_rx_enh_clr_errblk_count" value="0" />
  <parameter name="pma_rx_dfe_datarate" value="1500000000 bps" />
  <parameter name="hssi_10g_rx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_pmaif_sup_mode" value="user_mode" />
  <parameter name="cdr_pll_prot_mode" value="sata_rx" />
  <parameter name="pma_cdr_refclk_receiver_detect_src" value="iqclk_src" />
  <parameter name="pma_rx_buf_pm_speed_grade" value="e3" />
  <parameter name="pma_rx_odi_phase_steps_sel" value="step40" />
  <parameter name="enable_ports_pipe_g3_analog" value="0" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_sw_rm_wr"
     value="en_sw_rm_wrclk_gating" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_lpbk_en" value="disable" />
  <parameter
     name="hssi_tx_pcs_pma_interface_master_clk_sel"
     value="master_tx_pma_clk" />
  <parameter name="pma_cgb_tx_ucontrol_en" value="disable" />
  <parameter name="enh_rx_blksync_enable" value="0" />
  <parameter name="hssi_8g_tx_pcs_phase_compensation_fifo" value="low_latency" />
  <parameter name="cdr_pll_pd_l_counter" value="8" />
  <parameter name="hssi_gen3_rx_pcs_rate_match_fifo_latency" value="low_latency" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="cdr_pll_primary_use" value="cdr" />
  <parameter name="enable_odi_accelerator" value="0" />
  <parameter name="pma_rx_buf_offset_cal_pd" value="eqz1_en" />
  <parameter name="pma_adapt_adp_ctle_hold_en" value="radp_ctle_not_held" />
  <parameter name="sim_reduced_counters" value="false" />
  <parameter name="pma_rx_buf_offset_cancellation_ctrl" value="volt_0mv" />
  <parameter name="hssi_10g_rx_pcs_ber_xus_timer_window" value="19530" />
  <parameter name="enable_advanced_avmm_options" value="0" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_krfec_lpbk_en" value="disable" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_chnl_hclk_clk_hz" value="0" />
  <parameter name="hssi_krfec_rx_pcs_pipeln_blksync" value="enable" />
  <parameter name="pma_rx_buf_xrx_path_sup_mode" value="user_mode" />
  <parameter name="set_hip_cal_en" value="0" />
  <parameter name="std_tx_pcfifo_mode" value="low_latency" />
  <parameter name="enable_port_rx_enh_frame" value="0" />
  <parameter
     name="pma_cdr_refclk_cdr_clkin_scratch0_src"
     value="cdr_clkin_scratch0_src_refclk_iqclk" />
  <parameter name="enh_tx_sh_err" value="0" />
  <parameter name="hssi_10g_tx_pcs_pseudo_random" value="all_0" />
  <parameter name="hssi_pipe_gen3_elecidle_delay_g3" value="0" />
  <parameter name="l_enable_tx_enh_iface" value="0" />
  <parameter name="anlg_rx_eq_dc_gain_trim" value="stg2_gain7" />
  <parameter name="hssi_10g_tx_pcs_frmgen_bypass" value="frmgen_bypass_en" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_obser_window"
     value="uhsif_dzt_obr_win_16" />
  <parameter name="hssi_common_pcs_pma_interface_asn_clk_enable" value="false" />
  <parameter name="std_rx_pcfifo_mode" value="low_latency" />
  <parameter name="pma_rx_odi_optimal" value="true" />
  <parameter name="pma_rx_buf_rx_sel_bias_source" value="bias_vcmdrv" />
  <parameter name="pma_tx_buf_duty_cycle_correction_bandwidth" value="dcc_bw_12" />
  <parameter name="enh_tx_scram_seed" value="0" />
  <parameter name="enh_txfifo_pempty" value="2" />
  <parameter name="l_std_rx_word_width" value="8" />
  <parameter name="pma_rx_buf_link_rx" value="lr" />
  <parameter name="hssi_common_pcs_pma_interface_cid_enable" value="dis_cid_mode" />
  <parameter name="pma_rx_sd_sd_output_on" value="1" />
  <parameter name="pma_tx_buf_power_mode" value="mid_power" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_cnt_thresh_filt_after_lock_value"
     value="0" />
  <parameter name="hssi_gen3_rx_pcs_rx_force_balign" value="dis_force_balign" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_8g_prot_mode_rx"
     value="basic_rm_disable_rx" />
  <parameter name="pma_rx_deser_bitslip_bypass" value="bs_bypass_yes" />
  <parameter name="hssi_8g_rx_pcs_wa_disp_err_flag" value="en_disp_err_flag" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_chnl_ctrl_plane_bonding_tx"
     value="individual_tx" />
  <parameter name="set_prbs_soft_logic_enable" value="0" />
  <parameter name="hssi_10g_rx_pcs_force_align" value="force_align_dis" />
  <parameter name="hssi_10g_tx_pcs_bonding_dft_en" value="dft_dis" />
  <parameter name="cdr_pll_datarate" value="1500000000 bps" />
  <parameter name="cdr_pll_chgpmp_vccreg" value="vreg_fw0" />
  <parameter name="enable_port_rx_enh_fifo_rd_en" value="0" />
  <parameter name="l_channels" value="1" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_pmaif_ctrl_plane_bonding"
     value="individual" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_a" value="288230376151711743" />
  <parameter name="l_rx_pld_pcs_width" value="40" />
  <parameter name="hssi_tx_pld_pcs_interface_hd_10g_pma_dw_tx" value="pma_64b_tx" />
  <parameter name="hssi_10g_tx_pcs_pseudo_seed_b" value="288230376151711743" />
  <parameter name="pma_tx_buf_mcgb_location_for_pcie" value="0" />
  <parameter name="pma_adapt_odi_count_threshold" value="rodi_count_threshold_0" />
  <parameter name="cdr_pll_pcie_gen" value="non_pcie" />
  <parameter name="enh_rxfifo_align_del" value="0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_uhsif_lpbk_en"
     value="uhsif_lpbk_dis" />
  <parameter name="l_std_rx_field_width" value="16" />
  <parameter name="pma_rx_sd_link" value="sr" />
  <parameter name="rcfg_profile_select" value="1" />
  <parameter name="hssi_common_pcs_pma_interface_bypass_ppm_lock" value="false" />
  <parameter name="hssi_10g_tx_pcs_ctrl_bit_reverse" value="ctrl_bit_reverse_dis" />
  <parameter name="hssi_8g_rx_pcs_gen3_clk_en" value="disable_clk" />
  <parameter name="pma_cgb_initial_settings" value="true" />
  <parameter name="pma_cgb_scratch2_x1_clock_src" value="unused" />
  <parameter name="pma_rx_dfe_prot_mode" value="sata_rx" />
  <parameter
     name="hssi_common_pcs_pma_interface_cp_cons_sel"
     value="cp_cons_master" />
  <parameter name="pma_tx_buf_low_power_en" value="disable" />
  <parameter name="hssi_8g_rx_pcs_pcs_bypass" value="dis_pcs_bypass" />
  <parameter name="hssi_8g_tx_pcs_silicon_rev" value="20nm5es" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_clklow_clk_hz"
     value="150000000" />
  <parameter
     name="hssi_8g_rx_pcs_clock_gate_dw_rm_wr"
     value="en_dw_rm_wrclk_gating" />
  <parameter name="hssi_tx_pcs_pma_interface_tx_pma_data_sel" value="eight_g_pcs" />
  <parameter name="pma_rx_dfe_oc_sa_c90" value="0" />
  <parameter name="cdr_pll_gpon_lck2ref_control" value="gpon_lck2ref_off" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_prot_mode_rx"
     value="basic_8gpcs_rm_disable_rx" />
  <parameter
     name="pma_tx_buf_duty_cycle_correction_bandwidth_dn"
     value="dcd_bw_dn_0" />
  <parameter name="pma_tx_buf_rx_det" value="mode_0" />
  <parameter name="hssi_10g_tx_pcs_tx_sm_bypass" value="tx_sm_bypass_en" />
  <parameter name="pma_adapt_adp_bist_mode" value="radp_bist_mode_0" />
  <parameter name="dbg_capability_reg_enable" value="0" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_hip_mode" value="disable" />
  <parameter name="enh_pcs_pma_width" value="40" />
  <parameter name="pma_adapt_adp_vga_threshold" value="radp_vga_threshold_4" />
  <parameter name="l_enable_tx_enh" value="0" />
  <parameter name="hssi_pipe_gen3_silicon_rev" value="20nm5es" />
  <parameter name="hssi_10g_tx_pcs_txfifo_full" value="full_default" />
  <parameter name="enable_port_rx_std_wa_patternalign" value="1" />
  <parameter name="hssi_10g_tx_pcs_rdfifo_clken" value="rdfifo_clk_dis" />
  <parameter name="cdr_pll_uc_ro_cal" value="uc_ro_cal_on" />
  <parameter name="std_rx_word_aligner_rknumber" value="3" />
  <parameter name="hssi_rx_pld_pcs_interface_hd_8g_lpbk_en" value="disable" />
  <parameter name="pma_adapt_adapt_vga_sel" value="r_adapt_vga_sel_0" />
  <parameter
     name="hssi_rx_pcs_pma_interface_rx_static_polarity_inversion"
     value="rx_stat_polinv_dis" />
  <parameter name="hssi_krfec_tx_pcs_transmit_order" value="transmit_lsb" />
  <parameter name="hssi_10g_tx_pcs_crcgen_inv" value="crcgen_inv_en" />
  <parameter name="hssi_10g_rx_pcs_rxfifo_pempty" value="2" />
  <parameter name="enable_port_rx_std_pcfifo_full" value="0" />
  <parameter
     name="hssi_tx_pld_pcs_interface_hd_10g_low_latency_en_tx"
     value="disable" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_pldif_prot_mode_rx"
     value="eightg_and_g3_pld_fifo_mode_rx" />
  <parameter name="l_enable_pma_bonding" value="0" />
  <parameter name="hssi_8g_rx_pcs_pma_dw" value="twenty_bit" />
  <parameter name="pma_adapt_adapt_vref_sel" value="r_adapt_vref_sel_0" />
  <parameter name="pma_tx_ser_prot_mode" value="sata_tx" />
  <parameter name="pma_rx_dfe_pdb" value="dfe_enable" />
  <parameter name="l_enable_rx_std_iface" value="1" />
  <parameter
     name="hssi_tx_pcs_pma_interface_uhsif_dead_zone_skip_size"
     value="uhsif_dzt_skipsz_4" />
  <parameter name="cdr_pll_pfd_l_counter" value="2" />
  <parameter
     name="pma_adapt_adp_ctle_adapt_oneshot"
     value="radp_ctle_adapt_oneshot_1" />
  <parameter name="anlg_tx_vod_output_swing_ctrl" value="0" />
  <parameter
     name="hssi_rx_pld_pcs_interface_hd_chnl_channel_operation_mode"
     value="tx_rx_pair_enabled" />
  <parameter name="pma_adapt_adp_adapt_start" value="radp_adapt_start_0" />
  <parameter name="pma_rx_dfe_sel_fxtapstep_inc" value="fxtap_step_no_inc" />
  <parameter name="pma_rx_deser_force_clkdiv_for_testing" value="normal_clkdiv" />
  <parameter name="dbg_user_identifier" value="0" />
  <parameter name="hssi_8g_rx_pcs_err_flags_sel" value="err_flags_wa" />
  <parameter name="pma_adapt_adp_dfe_fltap_en" value="radp_dfe_fltap_disable" />
  <parameter name="pma_rx_buf_pm_tx_rx_pcie_gen_bitwidth" value="pcie_gen3_32b" />
  <parameter name="pcs_direct_width" value="8" />
  <parameter name="support_mode" value="user_mode" />
  <parameter
     name="hssi_common_pcs_pma_interface_pipe_if_g3pcs"
     value="pipe_if_8gpcs" />
  <generatedFiles>
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\a10_sata_xcvr_core_altera_xcvr_native_a10_171_6e552hq.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_rcfg_opt_logic_6e552hq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_resync.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_arbiter.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_pcs.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_pma.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_xcvr_avmm.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\twentynm_xcvr_native.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_a10_functions_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\a10_avmm_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_pipe_retry.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_avmm_csr.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_prbs_accum.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_odi_accel.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_rcfg_arb.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_a10_false_paths.sdc"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_pcie_dfe_params_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_commands_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_functions_h.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_program.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_cpu.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\pcie_mgmt_master.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\altera_xcvr_native_pcie_dfe_ip.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\plain_files.txt"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\a10_sata_xcvr_core_altera_xcvr_native_a10_171_6e552hq.sv"
       attributes="" />
   <file
       path="C:\qprojects\ipcores\sata_ipcore\hdl\specific\arria10\a10_sata_xcvr_core\a10_sata_xcvr_core\altera_xcvr_native_a10_171\synth\alt_xcvr_native_rcfg_opt_logic_6e552hq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/alt_xcvr/altera_xcvr_native_phy/altera_xcvr_native_vi/tcl/altera_xcvr_native_a10_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="a10_sata_xcvr_core" as="xcvr_native_a10_0" />
  <messages>
   <message level="Info" culprit="a10_sata_xcvr_core">"Generating: a10_sata_xcvr_core_altera_xcvr_native_a10_171_6e552hq"</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv</message>
   <message level="Info" culprit="xcvr_native_a10_0">add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv</message>
  </messages>
 </entity>
</deploy>
