//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	medianKernel

.visible .entry medianKernel(
	.param .u32 medianKernel_param_0,
	.param .u32 medianKernel_param_1,
	.param .u64 medianKernel_param_2,
	.param .u32 medianKernel_param_3,
	.param .u32 medianKernel_param_4,
	.param .u64 medianKernel_param_5,
	.param .u32 medianKernel_param_6,
	.param .u64 medianKernel_param_7,
	.param .u32 medianKernel_param_8,
	.param .u32 medianKernel_param_9,
	.param .u64 medianKernel_param_10,
	.param .u32 medianKernel_param_11
)
{
	.reg .pred 	%p<55>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<165>;
	.reg .b32 	%r<387>;
	.reg .b64 	%rd<156>;


	ld.param.u32 	%r102, [medianKernel_param_0];
	ld.param.u32 	%r103, [medianKernel_param_1];
	ld.param.u64 	%rd43, [medianKernel_param_2];
	ld.param.u32 	%r104, [medianKernel_param_4];
	ld.param.u64 	%rd44, [medianKernel_param_5];
	ld.param.u32 	%r105, [medianKernel_param_6];
	ld.param.u64 	%rd41, [medianKernel_param_7];
	ld.param.u32 	%r385, [medianKernel_param_9];
	cvta.to.global.u64 	%rd1, %rd43;
	cvta.to.global.u64 	%rd2, %rd44;
	mov.u32 	%r107, %ntid.x;
	mov.u32 	%r108, %ctaid.x;
	mov.u32 	%r109, %tid.x;
	mad.lo.s32 	%r1, %r107, %r108, %r109;
	setp.ge.s32	%p3, %r1, %r102;
	@%p3 bra 	BB0_62;

	div.s32 	%r2, %r105, %r104;
	add.s32 	%r111, %r103, 1;
	shr.u32 	%r112, %r111, 31;
	add.s32 	%r113, %r111, %r112;
	shr.s32 	%r3, %r113, 1;
	mov.u32 	%r302, 0;
	mov.u32 	%r351, %r1;

BB0_2:
	mov.u32 	%r5, %r385;
	mov.u32 	%r334, %r351;
	mov.u32 	%r6, %r334;
	mov.u32 	%r115, %nctaid.x;
	mul.lo.s32 	%r116, %r115, %r107;
	mad.lo.s32 	%r117, %r103, 2, 1;
	mul.lo.s32 	%r118, %r116, %r117;
	mul.lo.s32 	%r119, %r118, %r302;
	mad.lo.s32 	%r123, %r1, %r117, %r119;
	mul.wide.s32 	%rd45, %r123, 4;
	add.s64 	%rd3, %rd1, %rd45;
	mul.lo.s32 	%r124, %r116, %r104;
	mul.lo.s32 	%r125, %r124, %r302;
	mad.lo.s32 	%r126, %r104, %r1, %r125;
	mul.wide.s32 	%rd46, %r126, 4;
	add.s64 	%rd4, %rd2, %rd46;
	shl.b32 	%r7, %r103, 1;
	add.s32 	%r127, %r7, 1;
	mul.lo.s32 	%r8, %r6, %r127;
	add.s32 	%r9, %r8, %r103;
	add.s32 	%r128, %r6, 1;
	mul.lo.s32 	%r10, %r128, %r104;
	mul.lo.s32 	%r11, %r6, %r104;
	cvta.to.global.u64 	%rd145, %rd41;
	setp.ge.s32	%p4, %r11, %r10;
	mov.u64 	%rd148, %rd4;
	mov.u32 	%r369, %r11;
	@%p4 bra 	BB0_4;

BB0_3:
	mov.u32 	%r12, %r369;
	mov.u64 	%rd7, %rd148;
	ld.global.f32 	%f50, [%rd145];
	ld.global.f32 	%f51, [%rd7];
	div.rn.f32 	%f52, %f51, %f50;
	st.global.f32 	[%rd7], %f52;
	add.s64 	%rd8, %rd7, 4;
	add.s64 	%rd145, %rd145, 4;
	add.s32 	%r13, %r12, 1;
	setp.lt.s32	%p5, %r13, %r10;
	mov.u64 	%rd148, %rd8;
	mov.u32 	%r369, %r13;
	@%p5 bra 	BB0_3;

BB0_4:
	setp.lt.s32	%p6, %r103, 0;
	mov.u32 	%r330, %r8;
	@%p6 bra 	BB0_7;

	mul.wide.s32 	%rd10, %r5, 4;
	mov.u64 	%rd147, %rd4;
	mov.u64 	%rd151, %rd3;
	mov.u32 	%r331, %r8;

BB0_6:
	mov.u32 	%r14, %r331;
	ld.global.f32 	%f53, [%rd147];
	st.global.f32 	[%rd151], %f53;
	add.s32 	%r331, %r14, 1;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd147, %rd147, %rd10;
	setp.lt.s32	%p7, %r14, %r9;
	mov.u32 	%r315, %r331;
	mov.u32 	%r330, %r315;
	@%p7 bra 	BB0_6;

BB0_7:
	mov.u32 	%r316, %r330;
	mov.u32 	%r16, %r316;
	add.s32 	%r17, %r9, 1;
	mul.wide.s32 	%rd47, %r8, 4;
	add.s64 	%rd15, %rd1, %rd47;
	mov.u32 	%r303, 0;

BB0_8:
	not.b32 	%r130, %r303;
	add.s32 	%r19, %r17, %r130;
	mov.u16 	%rs8, 0;
	setp.ge.s32	%p8, %r8, %r19;
	@%p8 bra 	BB0_13;

	ld.global.f32 	%f140, [%rd15];
	mov.u16 	%rs8, 0;
	mov.u64 	%rd150, %rd3;
	mov.u32 	%r329, %r8;

BB0_10:
	mov.f32 	%f2, %f140;
	mov.u64 	%rd16, %rd150;
	add.s32 	%r329, %r329, 1;
	ld.global.f32 	%f3, [%rd16+4];
	setp.leu.f32	%p9, %f2, %f3;
	mov.f32 	%f141, %f3;
	@%p9 bra 	BB0_12;

	ld.global.f32 	%f4, [%rd16];
	st.global.f32 	[%rd16], %f3;
	st.global.f32 	[%rd16+4], %f4;
	mov.u16 	%rs8, 1;
	mov.f32 	%f141, %f4;

BB0_12:
	mov.f32 	%f140, %f141;
	add.s64 	%rd17, %rd16, 4;
	setp.lt.s32	%p10, %r329, %r19;
	mov.u64 	%rd150, %rd17;
	@%p10 bra 	BB0_10;

BB0_13:
	add.s32 	%r303, %r303, 1;
	and.b16  	%rs7, %rs8, 255;
	setp.ne.s16	%p11, %rs7, 0;
	@%p11 bra 	BB0_8;

	shl.b32 	%r292, %r103, 1;
	add.s32 	%r291, %r292, 1;
	add.s32 	%r307, %r103, 1;
	ld.param.u64 	%rd143, [medianKernel_param_10];
	cvta.to.global.u64 	%rd48, %rd41;
	mul.lo.s32 	%r131, %r6, %r104;
	mul.wide.s32 	%rd49, %r131, 4;
	add.s64 	%rd50, %rd2, %rd49;
	mul.lo.s32 	%r133, %r6, %r291;
	add.s32 	%r134, %r133, %r3;
	add.s32 	%r135, %r134, -1;
	mul.wide.s32 	%rd51, %r135, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.f32 	%f54, [%rd52];
	ld.global.f32 	%f55, [%rd50];
	sub.f32 	%f56, %f55, %f54;
	ld.global.f32 	%f57, [%rd48];
	mul.f32 	%f58, %f57, %f56;
	cvt.rzi.s32.f32	%r136, %f58;
	cvta.to.global.u64 	%rd53, %rd143;
	mul.wide.s32 	%rd54, %r6, 4;
	add.s64 	%rd55, %rd53, %rd54;
	st.global.u32 	[%rd55], %r136;
	ld.global.f32 	%f163, [%rd52];
	mov.u32 	%r137, 0;
	max.s32 	%r138, %r137, %r136;
	st.global.u32 	[%rd55], %r138;
	mad.lo.s32 	%r348, %r2, %r5, %r6;
	add.s32 	%r366, %r131, %r5;
	add.s32 	%r140, %r133, %r292;
	add.s32 	%r141, %r140, 1;
	setp.ge.s32	%p12, %r16, %r141;
	mov.u32 	%r383, %r5;
	@%p12 bra 	BB0_24;

	add.s32 	%r307, %r103, 1;
	mov.u32 	%r304, %r137;
	mov.u32 	%r328, %r16;
	mov.f32 	%f164, %f163;
	mov.u32 	%r350, %r348;
	mov.u32 	%r349, %r6;
	mov.u32 	%r367, %r11;
	mov.u32 	%r368, %r366;
	mov.u32 	%r384, %r5;

BB0_16:
	mov.u32 	%r355, %r368;
	mov.u32 	%r32, %r367;
	mov.u32 	%r367, %r355;
	mov.u32 	%r337, %r350;
	mov.u32 	%r30, %r349;
	mov.u32 	%r29, %r337;
	mov.u32 	%r31, %r328;
	mov.u32 	%r27, %r304;
	mad.lo.s32 	%r300, %r103, 2, 1;
	mad.lo.s32 	%r146, %r107, %r108, %r109;
	mul.lo.s32 	%r148, %r146, %r300;
	not.b32 	%r149, %r148;
	neg.s32 	%r153, %r118;
	mad.lo.s32 	%r154, %r153, %r302, %r149;
	add.s32 	%r155, %r16, %r154;
	add.s32 	%r305, %r155, %r27;
	add.s32 	%r156, %r16, %r27;
	mul.wide.s32 	%rd56, %r156, 4;
	add.s64 	%rd152, %rd1, %rd56;
	mad.lo.s32 	%r157, %r5, %r103, %r367;
	mul.wide.s32 	%rd57, %r157, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.f32 	%f143, [%rd58];
	mul.wide.s32 	%rd59, %r31, 4;
	add.s64 	%rd60, %rd1, %rd59;
	st.global.f32 	[%rd60], %f143;

BB0_17:
	mov.f32 	%f10, %f143;
	ld.global.f32 	%f11, [%rd152+-4];
	setp.leu.f32	%p13, %f11, %f10;
	mov.f32 	%f144, %f11;
	@%p13 bra 	BB0_19;

	ld.global.f32 	%f12, [%rd152];
	st.global.f32 	[%rd152], %f11;
	st.global.f32 	[%rd152+-4], %f12;
	mov.f32 	%f144, %f12;

BB0_19:
	mov.f32 	%f142, %f144;
	mov.f32 	%f143, %f142;
	setp.ne.s32	%p14, %r305, 0;
	setp.gt.f32	%p15, %f11, %f10;
	and.pred  	%p16, %p15, %p14;
	add.s32 	%r305, %r305, -1;
	add.s64 	%rd152, %rd152, -4;
	@%p16 bra 	BB0_17;

	mul.wide.s32 	%rd62, %r384, 4;
	add.s64 	%rd63, %rd48, %rd62;
	mul.wide.s32 	%rd64, %r367, 4;
	add.s64 	%rd65, %rd2, %rd64;
	shr.u32 	%r158, %r307, 31;
	add.s32 	%r159, %r307, %r158;
	shr.s32 	%r160, %r159, 1;
	add.s32 	%r161, %r160, %r8;
	mul.wide.s32 	%rd66, %r161, 4;
	add.s64 	%rd21, %rd1, %rd66;
	and.b32  	%r162, %r159, -2;
	sub.s32 	%r163, %r307, %r162;
	cvt.rn.f32.s32	%f14, %r163;
	add.s32 	%r164, %r161, %r163;
	mul.wide.s32 	%rd67, %r164, 4;
	add.s64 	%rd22, %rd1, %rd67;
	ld.global.f32 	%f59, [%rd22+-4];
	ld.global.f32 	%f60, [%rd21+-4];
	fma.rn.f32 	%f61, %f14, %f59, %f60;
	add.s32 	%r165, %r163, 1;
	cvt.rn.f32.s32	%f15, %r165;
	div.rn.f32 	%f62, %f61, %f15;
	ld.global.f32 	%f63, [%rd65];
	sub.f32 	%f64, %f63, %f62;
	ld.global.f32 	%f65, [%rd63];
	mul.f32 	%f66, %f65, %f64;
	cvt.rzi.s32.f32	%r166, %f66;
	mul.wide.s32 	%rd69, %r29, 4;
	add.s64 	%rd70, %rd53, %rd69;
	mov.u32 	%r167, 0;
	max.s32 	%r168, %r167, %r166;
	st.global.u32 	[%rd70], %r168;
	ld.global.f32 	%f67, [%rd22+-4];
	ld.global.f32 	%f68, [%rd21+-4];
	fma.rn.f32 	%f16, %f14, %f67, %f68;
	setp.lt.s32	%p17, %r5, 2;
	@%p17 bra 	BB0_23;

	cvt.rn.f32.s32	%f138, %r5;
	div.rn.f32 	%f69, %f16, %f15;
	sub.f32 	%f70, %f69, %f164;
	div.rn.f32 	%f17, %f70, %f138;
	mov.u32 	%r306, 1;

BB0_22:
	mov.u32 	%r301, 0;
	sub.s32 	%r170, %r384, %r5;
	add.s32 	%r171, %r170, %r306;
	mul.wide.s32 	%rd72, %r171, 4;
	add.s64 	%rd73, %rd48, %rd72;
	add.s32 	%r172, %r306, %r32;
	mul.wide.s32 	%rd74, %r172, 4;
	add.s64 	%rd75, %rd2, %rd74;
	ld.global.f32 	%f71, [%rd75];
	sub.f32 	%f72, %f71, %f164;
	cvt.rn.f32.s32	%f73, %r306;
	fma.rn.f32 	%f74, %f17, %f73, %f72;
	ld.global.f32 	%f75, [%rd73];
	mul.f32 	%f76, %f75, %f74;
	cvt.rzi.s32.f32	%r173, %f76;
	mad.lo.s32 	%r174, %r306, %r2, %r30;
	mul.wide.s32 	%rd77, %r174, 4;
	add.s64 	%rd78, %rd53, %rd77;
	max.s32 	%r176, %r301, %r173;
	st.global.u32 	[%rd78], %r176;
	add.s32 	%r306, %r306, 1;
	setp.lt.s32	%p18, %r306, %r5;
	@%p18 bra 	BB0_22;

BB0_23:
	shl.b32 	%r286, %r103, 1;
	ld.global.f32 	%f77, [%rd21];
	ld.global.f32 	%f78, [%rd22];
	fma.rn.f32 	%f79, %f14, %f78, %f77;
	div.rn.f32 	%f164, %f79, %f15;
	add.s32 	%r307, %r307, 1;
	add.s32 	%r384, %r384, %r5;
	mad.lo.s32 	%r350, %r2, %r5, %r29;
	add.s32 	%r368, %r367, %r5;
	mad.lo.s32 	%r179, %r6, %r127, %r286;
	add.s32 	%r180, %r179, 1;
	add.s32 	%r44, %r31, 1;
	setp.lt.s32	%p19, %r44, %r180;
	add.s32 	%r45, %r27, 1;
	mov.u32 	%r304, %r45;
	mov.u32 	%r328, %r44;
	mov.f32 	%f163, %f164;
	mov.u32 	%r348, %r350;
	mov.u32 	%r349, %r29;
	mov.u32 	%r366, %r368;
	mov.u32 	%r372, %r384;
	mov.u32 	%r383, %r372;
	@%p19 bra 	BB0_16;

BB0_24:
	mov.u32 	%r373, %r383;
	mov.u32 	%r381, %r373;
	mov.u32 	%r364, %r366;
	mov.u32 	%r346, %r348;
	mov.f32 	%f160, %f163;
	mul.lo.s32 	%r183, %r5, %r103;
	sub.s32 	%r184, %r10, %r183;
	setp.ge.s32	%p20, %r364, %r184;
	@%p20 bra 	BB0_45;

	shr.u32 	%r185, %r307, 31;
	add.s32 	%r186, %r307, %r185;
	shr.s32 	%r187, %r186, 1;
	add.s32 	%r188, %r187, %r8;
	mul.wide.s32 	%rd79, %r188, 4;
	add.s64 	%rd23, %rd1, %rd79;
	cvt.rn.f32.s32	%f20, %r5;
	mov.f32 	%f161, %f160;
	mov.u32 	%r347, %r346;
	mov.u32 	%r365, %r364;
	mov.u32 	%r382, %r381;

BB0_26:
	add.s32 	%r189, %r103, 1;
	mul.lo.s32 	%r190, %r5, %r189;
	sub.s32 	%r191, %r365, %r190;
	mul.wide.s32 	%rd80, %r191, 4;
	add.s64 	%rd24, %rd2, %rd80;
	mad.lo.s32 	%r192, %r5, %r103, %r365;
	mul.wide.s32 	%rd81, %r192, 4;
	add.s64 	%rd25, %rd2, %rd81;
	mov.u32 	%r326, %r8;

BB0_27:
	mov.u32 	%r321, %r326;
	mov.u32 	%r327, %r321;
	mul.wide.s32 	%rd82, %r327, 4;
	add.s64 	%rd26, %rd1, %rd82;
	ld.global.f32 	%f80, [%rd26];
	ld.global.f32 	%f81, [%rd24];
	setp.eq.f32	%p21, %f81, %f80;
	@%p21 bra 	BB0_29;
	bra.uni 	BB0_28;

BB0_29:
	ld.global.f32 	%f82, [%rd25];
	st.global.f32 	[%rd26], %f82;
	mov.pred 	%p53, 0;
	bra.uni 	BB0_30;

BB0_28:
	add.s32 	%r327, %r327, 1;
	mov.pred 	%p53, -1;

BB0_30:
	mov.u32 	%r326, %r327;
	@%p53 bra 	BB0_27;

	shl.b32 	%r295, %r103, 1;
	add.s32 	%r294, %r295, 1;
	mul.lo.s32 	%r293, %r6, %r291;
	setp.ne.s32	%p24, %r326, %r293;
	setp.ne.s32	%p25, %r326, %r140;
	and.pred  	%p26, %p24, %p25;
	@!%p26 bra 	BB0_40;
	bra.uni 	BB0_32;

BB0_32:
	mul.wide.s32 	%rd83, %r326, 4;
	add.s64 	%rd153, %rd1, %rd83;
	ld.global.f32 	%f146, [%rd153+4];
	ld.global.f32 	%f23, [%rd153];
	setp.ge.f32	%p27, %f23, %f146;
	@%p27 bra 	BB0_34;

	ld.global.f32 	%f83, [%rd153+-4];
	setp.gtu.f32	%p28, %f23, %f83;
	@%p28 bra 	BB0_40;

BB0_34:
	setp.gt.f32	%p29, %f23, %f146;
	@%p29 bra 	BB0_38;
	bra.uni 	BB0_35;

BB0_38:
	mul.wide.s32 	%rd144, %r326, 4;
	mov.u32 	%r299, %nctaid.x;
	mul.lo.s32 	%r298, %r299, %r107;
	shl.b32 	%r297, %r103, 1;
	mad.lo.s32 	%r212, %r107, %r108, %r109;
	mul.lo.s32 	%r215, %r212, %r127;
	mov.u32 	%r216, 1;
	sub.s32 	%r217, %r216, %r215;
	sub.s32 	%r218, %r217, %r297;
	mul.lo.s32 	%r221, %r298, %r127;
	neg.s32 	%r222, %r221;
	mad.lo.s32 	%r223, %r222, %r302, %r218;
	add.s32 	%r309, %r223, %r326;
	add.s64 	%rd154, %rd1, %rd144;

BB0_39:
	mov.u64 	%rd32, %rd154;
	add.s64 	%rd154, %rd32, 4;
	st.global.f32 	[%rd32+4], %f23;
	st.global.f32 	[%rd32], %f146;
	ld.global.f32 	%f146, [%rd32+8];
	setp.geu.f32	%p34, %f23, %f146;
	setp.ne.s32	%p35, %r309, 0;
	and.pred  	%p36, %p35, %p34;
	add.s32 	%r309, %r309, 1;
	@%p36 bra 	BB0_39;
	bra.uni 	BB0_40;

BB0_35:
	ld.global.f32 	%f145, [%rd153+-4];
	setp.geu.f32	%p30, %f23, %f145;
	@%p30 bra 	BB0_40;

	mad.lo.s32 	%r296, %r103, 2, 1;
	mad.lo.s32 	%r200, %r107, %r108, %r109;
	mul.lo.s32 	%r202, %r200, %r296;
	not.b32 	%r203, %r202;
	neg.s32 	%r207, %r118;
	mad.lo.s32 	%r208, %r207, %r302, %r203;
	add.s32 	%r308, %r208, %r326;

BB0_37:
	mov.u64 	%rd29, %rd153;
	add.s64 	%rd153, %rd29, -4;
	st.global.f32 	[%rd29+-4], %f23;
	st.global.f32 	[%rd29], %f145;
	ld.global.f32 	%f145, [%rd29+-8];
	setp.leu.f32	%p31, %f23, %f145;
	setp.ne.s32	%p32, %r308, 0;
	and.pred  	%p33, %p31, %p32;
	add.s32 	%r308, %r308, -1;
	@%p33 bra 	BB0_37;

BB0_40:
	mul.wide.s32 	%rd87, %r382, 4;
	add.s64 	%rd88, %rd48, %rd87;
	mul.wide.s32 	%rd89, %r365, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.f32 	%f84, [%rd23];
	ld.global.f32 	%f85, [%rd90];
	sub.f32 	%f86, %f85, %f84;
	ld.global.f32 	%f87, [%rd88];
	mul.f32 	%f88, %f87, %f86;
	cvt.rzi.s32.f32	%r224, %f88;
	mul.wide.s32 	%rd92, %r347, 4;
	add.s64 	%rd93, %rd53, %rd92;
	max.s32 	%r226, %r137, %r224;
	st.global.u32 	[%rd93], %r226;
	ld.global.f32 	%f162, [%rd23];
	setp.lt.s32	%p37, %r5, 2;
	@%p37 bra 	BB0_44;

	sub.f32 	%f89, %f162, %f161;
	div.rn.f32 	%f30, %f89, %f20;
	sub.s32 	%r62, %r382, %r5;
	sub.s32 	%r63, %r365, %r5;
	mul.lo.s32 	%r228, %r2, %r5;
	sub.s32 	%r64, %r347, %r228;
	mov.u32 	%r310, 1;

BB0_42:
	add.s32 	%r229, %r62, %r310;
	mul.wide.s32 	%rd95, %r229, 4;
	add.s64 	%rd96, %rd48, %rd95;
	add.s32 	%r230, %r63, %r310;
	mul.wide.s32 	%rd97, %r230, 4;
	add.s64 	%rd98, %rd2, %rd97;
	ld.global.f32 	%f90, [%rd98];
	sub.f32 	%f91, %f90, %f161;
	cvt.rn.f32.s32	%f92, %r310;
	fma.rn.f32 	%f93, %f30, %f92, %f91;
	ld.global.f32 	%f94, [%rd96];
	mul.f32 	%f95, %f94, %f93;
	cvt.rzi.s32.f32	%r231, %f95;
	mad.lo.s32 	%r232, %r310, %r2, %r64;
	mul.wide.s32 	%rd100, %r232, 4;
	add.s64 	%rd101, %rd53, %rd100;
	max.s32 	%r234, %r137, %r231;
	st.global.u32 	[%rd101], %r234;
	add.s32 	%r310, %r310, 1;
	setp.lt.s32	%p38, %r310, %r5;
	@%p38 bra 	BB0_42;

	ld.global.f32 	%f162, [%rd23];

BB0_44:
	mov.f32 	%f161, %f162;
	mad.lo.s32 	%r347, %r2, %r5, %r347;
	add.s32 	%r382, %r382, %r5;
	add.s32 	%r365, %r365, %r5;
	setp.lt.s32	%p39, %r365, %r184;
	mov.f32 	%f160, %f161;
	mov.u32 	%r346, %r347;
	mov.u32 	%r364, %r365;
	mov.u32 	%r381, %r382;
	@%p39 bra 	BB0_26;

BB0_45:
	mov.u32 	%r379, %r381;
	mov.u32 	%r362, %r364;
	mov.u32 	%r344, %r346;
	mov.f32 	%f158, %f160;
	add.s32 	%r333, %r307, -1;
	setp.ge.s32	%p40, %r362, %r10;
	@%p40 bra 	BB0_59;

	cvt.rn.f32.s32	%f34, %r5;
	mov.f32 	%f159, %f158;
	mov.u32 	%r345, %r344;
	mov.u32 	%r363, %r362;
	mov.u32 	%r380, %r379;

BB0_47:
	add.s32 	%r239, %r103, -1;
	mul.lo.s32 	%r240, %r5, %r239;
	sub.s32 	%r241, %r363, %r240;
	mul.wide.s32 	%rd102, %r241, 4;
	add.s64 	%rd34, %rd2, %rd102;
	add.s32 	%r78, %r333, %r8;
	mov.u32 	%r325, %r8;

BB0_48:
	mov.u32 	%r318, %r325;
	mov.u32 	%r324, %r318;
	mul.wide.s32 	%rd103, %r324, 4;
	add.s64 	%rd155, %rd1, %rd103;
	ld.global.f32 	%f36, [%rd155];
	ld.global.f32 	%f96, [%rd34];
	setp.eq.f32	%p41, %f96, %f36;
	@%p41 bra 	BB0_50;
	bra.uni 	BB0_49;

BB0_50:
	mov.pred 	%p54, 0;
	setp.ge.s32	%p44, %r324, %r78;
	@%p44 bra 	BB0_53;

	mov.u32 	%r323, %r324;

BB0_52:
	mov.u64 	%rd36, %rd155;
	add.s64 	%rd155, %rd36, 4;
	ld.global.f32 	%f97, [%rd36+4];
	st.global.f32 	[%rd36+4], %f36;
	st.global.f32 	[%rd36], %f97;
	add.s32 	%r323, %r323, 1;
	setp.lt.s32	%p46, %r323, %r78;
	mov.u32 	%r324, %r323;
	@%p46 bra 	BB0_52;
	bra.uni 	BB0_53;

BB0_49:
	add.s32 	%r324, %r324, 1;
	mov.pred 	%p54, -1;

BB0_53:
	mov.u32 	%r325, %r324;
	@%p54 bra 	BB0_48;

	mul.wide.s32 	%rd107, %r380, 4;
	add.s64 	%rd108, %rd48, %rd107;
	mul.wide.s32 	%rd109, %r363, 4;
	add.s64 	%rd110, %rd2, %rd109;
	shr.u32 	%r242, %r333, 31;
	add.s32 	%r243, %r333, %r242;
	shr.s32 	%r244, %r243, 1;
	add.s32 	%r245, %r244, %r8;
	mul.wide.s32 	%rd111, %r245, 4;
	add.s64 	%rd38, %rd1, %rd111;
	and.b32  	%r246, %r243, -2;
	sub.s32 	%r247, %r333, %r246;
	cvt.rn.f32.s32	%f37, %r247;
	add.s32 	%r248, %r245, %r247;
	mul.wide.s32 	%rd112, %r248, 4;
	add.s64 	%rd113, %rd1, %rd112;
	ld.global.f32 	%f98, [%rd113];
	ld.global.f32 	%f99, [%rd38];
	fma.rn.f32 	%f100, %f37, %f98, %f99;
	add.s32 	%r249, %r247, 1;
	cvt.rn.f32.s32	%f38, %r249;
	div.rn.f32 	%f101, %f100, %f38;
	ld.global.f32 	%f102, [%rd110];
	sub.f32 	%f103, %f102, %f101;
	ld.global.f32 	%f104, [%rd108];
	mul.f32 	%f105, %f104, %f103;
	cvt.rzi.s32.f32	%r250, %f105;
	mul.wide.s32 	%rd115, %r345, 4;
	add.s64 	%rd116, %rd53, %rd115;
	max.s32 	%r252, %r137, %r250;
	st.global.u32 	[%rd116], %r252;
	ld.global.f32 	%f147, [%rd38+4];
	ld.global.f32 	%f148, [%rd38];
	fma.rn.f32 	%f41, %f37, %f147, %f148;
	setp.lt.s32	%p47, %r5, 2;
	@%p47 bra 	BB0_58;

	div.rn.f32 	%f106, %f41, %f38;
	sub.f32 	%f107, %f106, %f159;
	div.rn.f32 	%f42, %f107, %f34;
	mov.u32 	%r332, 1;

BB0_56:
	sub.s32 	%r254, %r380, %r5;
	add.s32 	%r255, %r254, %r332;
	mul.wide.s32 	%rd118, %r255, 4;
	add.s64 	%rd119, %rd48, %rd118;
	sub.s32 	%r256, %r363, %r5;
	add.s32 	%r257, %r256, %r332;
	mul.wide.s32 	%rd120, %r257, 4;
	add.s64 	%rd121, %rd2, %rd120;
	ld.global.f32 	%f108, [%rd121];
	sub.f32 	%f109, %f108, %f159;
	cvt.rn.f32.s32	%f110, %r332;
	fma.rn.f32 	%f111, %f42, %f110, %f109;
	ld.global.f32 	%f112, [%rd119];
	mul.f32 	%f113, %f112, %f111;
	cvt.rzi.s32.f32	%r258, %f113;
	mul.lo.s32 	%r259, %r2, %r5;
	sub.s32 	%r260, %r345, %r259;
	mad.lo.s32 	%r261, %r332, %r2, %r260;
	mul.wide.s32 	%rd123, %r261, 4;
	add.s64 	%rd124, %rd53, %rd123;
	max.s32 	%r263, %r137, %r258;
	st.global.u32 	[%rd124], %r263;
	add.s32 	%r332, %r332, 1;
	setp.lt.s32	%p48, %r332, %r5;
	@%p48 bra 	BB0_56;

	ld.global.f32 	%f148, [%rd38];
	ld.global.f32 	%f147, [%rd38+4];

BB0_58:
	fma.rn.f32 	%f114, %f37, %f147, %f148;
	div.rn.f32 	%f159, %f114, %f38;
	mad.lo.s32 	%r345, %r2, %r5, %r345;
	add.s32 	%r380, %r380, %r5;
	add.s32 	%r333, %r333, -1;
	add.s32 	%r363, %r363, %r5;
	setp.lt.s32	%p49, %r363, %r10;
	mov.f32 	%f158, %f159;
	mov.u32 	%r344, %r345;
	mov.u32 	%r362, %r363;
	mov.u32 	%r379, %r380;
	@%p49 bra 	BB0_47;

BB0_59:
	mul.lo.s32 	%r287, %r6, %r104;
	mul.wide.s32 	%rd142, %r287, 4;
	add.s64 	%rd141, %rd2, %rd142;
	sub.s32 	%r94, %r362, %r5;
	mul.lo.s32 	%r265, %r2, %r5;
	sub.s32 	%r95, %r344, %r265;
	sub.s32 	%r96, %r379, %r5;
	sub.s32 	%r385, %r104, %r96;
	add.s32 	%r267, %r287, -1;
	mul.wide.s32 	%rd125, %r267, 4;
	add.s64 	%rd126, %rd48, %rd125;
	shr.u32 	%r268, %r333, 31;
	add.s32 	%r269, %r333, %r268;
	shr.s32 	%r270, %r269, 1;
	add.s32 	%r271, %r270, %r8;
	mul.wide.s32 	%rd129, %r271, 4;
	add.s64 	%rd130, %rd1, %rd129;
	and.b32  	%r272, %r269, -2;
	sub.s32 	%r273, %r333, %r272;
	cvt.rn.f32.s32	%f115, %r273;
	add.s32 	%r274, %r271, %r273;
	mul.wide.s32 	%rd131, %r274, 4;
	add.s64 	%rd132, %rd1, %rd131;
	ld.global.f32 	%f116, [%rd132];
	ld.global.f32 	%f117, [%rd130];
	fma.rn.f32 	%f118, %f115, %f116, %f117;
	add.s32 	%r275, %r273, 1;
	cvt.rn.f32.s32	%f119, %r275;
	div.rn.f32 	%f120, %f118, %f119;
	ld.global.f32 	%f121, [%rd141+-4];
	sub.f32 	%f122, %f121, %f120;
	ld.global.f32 	%f123, [%rd126];
	mul.f32 	%f124, %f123, %f122;
	cvt.rzi.s32.f32	%r276, %f124;
	mad.lo.s32 	%r277, %r385, %r2, %r95;
	mul.wide.s32 	%rd133, %r277, 4;
	add.s64 	%rd134, %rd53, %rd133;
	st.global.u32 	[%rd134], %r276;
	ld.global.f32 	%f125, [%rd132];
	ld.global.f32 	%f126, [%rd130];
	fma.rn.f32 	%f127, %f115, %f125, %f126;
	div.rn.f32 	%f128, %f127, %f119;
	sub.f32 	%f129, %f128, %f158;
	cvt.rn.f32.s32	%f130, %r385;
	div.rn.f32 	%f49, %f129, %f130;
	mov.u32 	%r386, 1;
	setp.lt.s32	%p50, %r385, 2;
	@%p50 bra 	BB0_61;

BB0_60:
	add.s32 	%r278, %r386, %r96;
	mul.wide.s32 	%rd135, %r278, 4;
	add.s64 	%rd136, %rd48, %rd135;
	add.s32 	%r279, %r94, %r386;
	mul.wide.s32 	%rd137, %r279, 4;
	add.s64 	%rd138, %rd2, %rd137;
	ld.global.f32 	%f131, [%rd138];
	sub.f32 	%f132, %f131, %f158;
	cvt.rn.f32.s32	%f133, %r386;
	mul.f32 	%f134, %f49, %f133;
	sub.f32 	%f135, %f132, %f134;
	ld.global.f32 	%f136, [%rd136];
	mul.f32 	%f137, %f136, %f135;
	cvt.rzi.s32.f32	%r280, %f137;
	mad.lo.s32 	%r281, %r386, %r2, %r95;
	mul.wide.s32 	%rd139, %r281, 4;
	add.s64 	%rd140, %rd53, %rd139;
	max.s32 	%r283, %r137, %r280;
	st.global.u32 	[%rd140], %r283;
	add.s32 	%r386, %r386, 1;
	setp.lt.s32	%p51, %r386, %r385;
	@%p51 bra 	BB0_60;

BB0_61:
	ld.param.u32 	%r289, [medianKernel_param_0];
	mov.u32 	%r288, %nctaid.x;
	mad.lo.s32 	%r100, %r288, %r107, %r6;
	setp.lt.s32	%p52, %r100, %r289;
	add.s32 	%r302, %r302, 1;
	mov.u32 	%r351, %r100;
	@%p52 bra 	BB0_2;

BB0_62:
	ret;
}


