<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › kernel › perf_event_xscale.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>perf_event_xscale.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ARMv5 [xscale] Performance counter handling code.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010, ARM Ltd., Will Deacon &lt;will.deacon@arm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on the previous xscale OProfile code.</span>
<span class="cm"> *</span>
<span class="cm"> * There are two variants of the xscale PMU that we support:</span>
<span class="cm"> * 	- xscale1pmu: 2 event counters and a cycle counter</span>
<span class="cm"> * 	- xscale2pmu: 4 event counters and a cycle counter</span>
<span class="cm"> * The two variants share event definitions, but have different</span>
<span class="cm"> * PMU structures.</span>
<span class="cm"> */</span>

<span class="cp">#ifdef CONFIG_CPU_XSCALE</span>
<span class="k">enum</span> <span class="n">xscale_perf_types</span> <span class="p">{</span>
	<span class="n">XSCALE_PERFCTR_ICACHE_MISS</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_ICACHE_NO_DELIVER</span>	<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_DATA_STALL</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_ITLB_MISS</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_DTLB_MISS</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_BRANCH</span>			<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_BRANCH_MISS</span>		<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_INSTRUCTION</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_DCACHE_FULL_STALL</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_DCACHE_FULL_STALL_CONTIG</span>	<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_DCACHE_ACCESS</span>		<span class="o">=</span> <span class="mh">0x0A</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_DCACHE_MISS</span>		<span class="o">=</span> <span class="mh">0x0B</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_DCACHE_WRITE_BACK</span>	<span class="o">=</span> <span class="mh">0x0C</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_PC_CHANGED</span>		<span class="o">=</span> <span class="mh">0x0D</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_BCU_REQUEST</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_BCU_FULL</span>			<span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_BCU_DRAIN</span>		<span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_BCU_ECC_NO_ELOG</span>		<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_BCU_1_BIT_ERR</span>		<span class="o">=</span> <span class="mh">0x15</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_RMW</span>			<span class="o">=</span> <span class="mh">0x16</span><span class="p">,</span>
	<span class="cm">/* XSCALE_PERFCTR_CCNT is not hardware defined */</span>
	<span class="n">XSCALE_PERFCTR_CCNT</span>			<span class="o">=</span> <span class="mh">0xFE</span><span class="p">,</span>
	<span class="n">XSCALE_PERFCTR_UNUSED</span>			<span class="o">=</span> <span class="mh">0xFF</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">xscale_counters</span> <span class="p">{</span>
	<span class="n">XSCALE_CYCLE_COUNTER</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">XSCALE_COUNTER0</span><span class="p">,</span>
	<span class="n">XSCALE_COUNTER1</span><span class="p">,</span>
	<span class="n">XSCALE_COUNTER2</span><span class="p">,</span>
	<span class="n">XSCALE_COUNTER3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">xscale_perf_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">XSCALE_PERFCTR_CCNT</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span>		<span class="o">=</span> <span class="n">XSCALE_PERFCTR_INSTRUCTION</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span>	<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_BRANCH</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">XSCALE_PERFCTR_BRANCH_MISS</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BUS_CYCLES</span><span class="p">]</span>		<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_FRONTEND</span><span class="p">]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_ICACHE_NO_DELIVER</span><span class="p">,</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_STALLED_CYCLES_BACKEND</span><span class="p">]</span>	<span class="o">=</span> <span class="n">HW_OP_UNSUPPORTED</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">xscale_perf_cache_map</span><span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
					   <span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
					   <span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_DCACHE_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_DCACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_DCACHE_ACCESS</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_DCACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_ICACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_ICACHE_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_DTLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_DTLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_ITLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">XSCALE_PERFCTR_ITLB_MISS</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
			<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span>	<span class="o">=</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define	XSCALE_PMU_ENABLE	0x001</span>
<span class="cp">#define XSCALE_PMN_RESET	0x002</span>
<span class="cp">#define	XSCALE_CCNT_RESET	0x004</span>
<span class="cp">#define	XSCALE_PMU_RESET	(CCNT_RESET | PMN_RESET)</span>
<span class="cp">#define XSCALE_PMU_CNT64	0x008</span>

<span class="cp">#define XSCALE1_OVERFLOWED_MASK	0x700</span>
<span class="cp">#define XSCALE1_CCOUNT_OVERFLOW	0x400</span>
<span class="cp">#define XSCALE1_COUNT0_OVERFLOW	0x100</span>
<span class="cp">#define XSCALE1_COUNT1_OVERFLOW	0x200</span>
<span class="cp">#define XSCALE1_CCOUNT_INT_EN	0x040</span>
<span class="cp">#define XSCALE1_COUNT0_INT_EN	0x010</span>
<span class="cp">#define XSCALE1_COUNT1_INT_EN	0x020</span>
<span class="cp">#define XSCALE1_COUNT0_EVT_SHFT	12</span>
<span class="cp">#define XSCALE1_COUNT0_EVT_MASK	(0xff &lt;&lt; XSCALE1_COUNT0_EVT_SHFT)</span>
<span class="cp">#define XSCALE1_COUNT1_EVT_SHFT	20</span>
<span class="cp">#define XSCALE1_COUNT1_EVT_MASK	(0xff &lt;&lt; XSCALE1_COUNT1_EVT_SHFT)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">xscale1pmu_read_pmnc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c0, c0, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">xscale1pmu_write_pmnc</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* upper 4bits and 7, 11 are write-as-0 */</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xffff77f</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c0, c0, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">xscale1_pmnc_counter_has_overflowed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmnc</span><span class="p">,</span>
					<span class="k">enum</span> <span class="n">xscale_counters</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pmnc</span> <span class="o">&amp;</span> <span class="n">XSCALE1_CCOUNT_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pmnc</span> <span class="o">&amp;</span> <span class="n">XSCALE1_COUNT0_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pmnc</span> <span class="o">&amp;</span> <span class="n">XSCALE1_COUNT1_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">counter</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span>
<span class="nf">xscale1pmu_handle_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq_num</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmnc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * NOTE: there&#39;s an A stepping erratum that states if an overflow</span>
<span class="cm">	 *       bit already exists and another occurs, the previous</span>
<span class="cm">	 *       Overflow bit gets cleared. There&#39;s no workaround.</span>
<span class="cm">	 *	 Fixed in B stepping or later.</span>
<span class="cm">	 */</span>
	<span class="n">pmnc</span> <span class="o">=</span> <span class="n">xscale1pmu_read_pmnc</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Write the value back to clear the overflow flags. Overflow</span>
<span class="cm">	 * flags remain in pmnc for use below. We also disable the PMU</span>
<span class="cm">	 * while we process the interrupt.</span>
<span class="cm">	 */</span>
	<span class="n">xscale1pmu_write_pmnc</span><span class="p">(</span><span class="n">pmnc</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XSCALE_PMU_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pmnc</span> <span class="o">&amp;</span> <span class="n">XSCALE1_OVERFLOWED_MASK</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">get_irq_regs</span><span class="p">();</span>

	<span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">num_events</span><span class="p">;</span> <span class="o">++</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">xscale1_pmnc_counter_has_overflowed</span><span class="p">(</span><span class="n">pmnc</span><span class="p">,</span> <span class="n">idx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
		<span class="n">armpmu_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">armpmu_event_set_period</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">perf_event_overflow</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">regs</span><span class="p">))</span>
			<span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">irq_work_run</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Re-enable the PMU.</span>
<span class="cm">	 */</span>
	<span class="n">pmnc</span> <span class="o">=</span> <span class="n">xscale1pmu_read_pmnc</span><span class="p">()</span> <span class="o">|</span> <span class="n">XSCALE_PMU_ENABLE</span><span class="p">;</span>
	<span class="n">xscale1pmu_write_pmnc</span><span class="p">(</span><span class="n">pmnc</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale1pmu_enable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">evt</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">evt</span> <span class="o">=</span> <span class="n">XSCALE1_CCOUNT_INT_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">XSCALE1_COUNT0_EVT_MASK</span><span class="p">;</span>
		<span class="n">evt</span> <span class="o">=</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE1_COUNT0_EVT_SHFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">XSCALE1_COUNT0_INT_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">XSCALE1_COUNT1_EVT_MASK</span><span class="p">;</span>
		<span class="n">evt</span> <span class="o">=</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE1_COUNT1_EVT_SHFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">XSCALE1_COUNT1_INT_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">xscale1pmu_read_pmnc</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">evt</span><span class="p">;</span>
	<span class="n">xscale1pmu_write_pmnc</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale1pmu_disable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">evt</span><span class="p">,</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">XSCALE1_CCOUNT_INT_EN</span><span class="p">;</span>
		<span class="n">evt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">XSCALE1_COUNT0_INT_EN</span> <span class="o">|</span> <span class="n">XSCALE1_COUNT0_EVT_MASK</span><span class="p">;</span>
		<span class="n">evt</span> <span class="o">=</span> <span class="n">XSCALE_PERFCTR_UNUSED</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE1_COUNT0_EVT_SHFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">XSCALE1_COUNT1_INT_EN</span> <span class="o">|</span> <span class="n">XSCALE1_COUNT1_EVT_MASK</span><span class="p">;</span>
		<span class="n">evt</span> <span class="o">=</span> <span class="n">XSCALE_PERFCTR_UNUSED</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE1_COUNT1_EVT_SHFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">xscale1pmu_read_pmnc</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">evt</span><span class="p">;</span>
	<span class="n">xscale1pmu_write_pmnc</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">xscale1pmu_get_event_idx</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">XSCALE_PERFCTR_CCNT</span> <span class="o">==</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">config_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">XSCALE_CYCLE_COUNTER</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

		<span class="k">return</span> <span class="n">XSCALE_CYCLE_COUNTER</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">XSCALE_COUNTER1</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">XSCALE_COUNTER1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">XSCALE_COUNTER0</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">XSCALE_COUNTER0</span><span class="p">;</span>

		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale1pmu_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">xscale1pmu_read_pmnc</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">XSCALE_PMU_ENABLE</span><span class="p">;</span>
	<span class="n">xscale1pmu_write_pmnc</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale1pmu_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">xscale1pmu_read_pmnc</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE_PMU_ENABLE</span><span class="p">;</span>
	<span class="n">xscale1pmu_write_pmnc</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">xscale1pmu_read_counter</span><span class="p">(</span><span class="kt">int</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c1, c0, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c2, c0, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c3, c0, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">xscale1pmu_write_counter</span><span class="p">(</span><span class="kt">int</span> <span class="n">counter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c1, c0, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c2, c0, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c3, c0, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xscale_map_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">map_cpu_event</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">xscale_perf_map</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">xscale_perf_cache_map</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="n">xscale1pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="n">ARM_PERF_PMU_ID_XSCALE1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xscale1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>	<span class="o">=</span> <span class="n">xscale1pmu_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">xscale1pmu_enable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">xscale1pmu_disable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_counter</span>	<span class="o">=</span> <span class="n">xscale1pmu_read_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_counter</span>	<span class="o">=</span> <span class="n">xscale1pmu_write_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_event_idx</span>	<span class="o">=</span> <span class="n">xscale1pmu_get_event_idx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">xscale1pmu_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>		<span class="o">=</span> <span class="n">xscale1pmu_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_event</span>	<span class="o">=</span> <span class="n">xscale_map_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_events</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_period</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1LLU</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">xscale1pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">xscale1pmu</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define XSCALE2_OVERFLOWED_MASK	0x01f</span>
<span class="cp">#define XSCALE2_CCOUNT_OVERFLOW	0x001</span>
<span class="cp">#define XSCALE2_COUNT0_OVERFLOW	0x002</span>
<span class="cp">#define XSCALE2_COUNT1_OVERFLOW	0x004</span>
<span class="cp">#define XSCALE2_COUNT2_OVERFLOW	0x008</span>
<span class="cp">#define XSCALE2_COUNT3_OVERFLOW	0x010</span>
<span class="cp">#define XSCALE2_CCOUNT_INT_EN	0x001</span>
<span class="cp">#define XSCALE2_COUNT0_INT_EN	0x002</span>
<span class="cp">#define XSCALE2_COUNT1_INT_EN	0x004</span>
<span class="cp">#define XSCALE2_COUNT2_INT_EN	0x008</span>
<span class="cp">#define XSCALE2_COUNT3_INT_EN	0x010</span>
<span class="cp">#define XSCALE2_COUNT0_EVT_SHFT	0</span>
<span class="cp">#define XSCALE2_COUNT0_EVT_MASK	(0xff &lt;&lt; XSCALE2_COUNT0_EVT_SHFT)</span>
<span class="cp">#define XSCALE2_COUNT1_EVT_SHFT	8</span>
<span class="cp">#define XSCALE2_COUNT1_EVT_MASK	(0xff &lt;&lt; XSCALE2_COUNT1_EVT_SHFT)</span>
<span class="cp">#define XSCALE2_COUNT2_EVT_SHFT	16</span>
<span class="cp">#define XSCALE2_COUNT2_EVT_MASK	(0xff &lt;&lt; XSCALE2_COUNT2_EVT_SHFT)</span>
<span class="cp">#define XSCALE2_COUNT3_EVT_SHFT	24</span>
<span class="cp">#define XSCALE2_COUNT3_EVT_MASK	(0xff &lt;&lt; XSCALE2_COUNT3_EVT_SHFT)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">xscale2pmu_read_pmnc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c0, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="cm">/* bits 1-2 and 4-23 are read-unpredictable */</span>
	<span class="k">return</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xff000009</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_write_pmnc</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* bits 4-23 are write-as-0, 24-31 are write ignored */</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c0, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">xscale2pmu_read_overflow_flags</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c5, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_write_overflow_flags</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c5, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">xscale2pmu_read_event_select</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c8, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_write_event_select</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c8, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">xscale2pmu_read_int_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c4, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_write_int_enable</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c4, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">xscale2_pmnc_counter_has_overflowed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">of_flags</span><span class="p">,</span>
					<span class="k">enum</span> <span class="n">xscale_counters</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_flags</span> <span class="o">&amp;</span> <span class="n">XSCALE2_CCOUNT_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_flags</span> <span class="o">&amp;</span> <span class="n">XSCALE2_COUNT0_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_flags</span> <span class="o">&amp;</span> <span class="n">XSCALE2_COUNT1_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_flags</span> <span class="o">&amp;</span> <span class="n">XSCALE2_COUNT2_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER3</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_flags</span> <span class="o">&amp;</span> <span class="n">XSCALE2_COUNT3_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">counter</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span>
<span class="nf">xscale2pmu_handle_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq_num</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmnc</span><span class="p">,</span> <span class="n">of_flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="cm">/* Disable the PMU. */</span>
	<span class="n">pmnc</span> <span class="o">=</span> <span class="n">xscale2pmu_read_pmnc</span><span class="p">();</span>
	<span class="n">xscale2pmu_write_pmnc</span><span class="p">(</span><span class="n">pmnc</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XSCALE_PMU_ENABLE</span><span class="p">);</span>

	<span class="cm">/* Check the overflow flag register. */</span>
	<span class="n">of_flags</span> <span class="o">=</span> <span class="n">xscale2pmu_read_overflow_flags</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">of_flags</span> <span class="o">&amp;</span> <span class="n">XSCALE2_OVERFLOWED_MASK</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="cm">/* Clear the overflow bits. */</span>
	<span class="n">xscale2pmu_write_overflow_flags</span><span class="p">(</span><span class="n">of_flags</span><span class="p">);</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">get_irq_regs</span><span class="p">();</span>

	<span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">num_events</span><span class="p">;</span> <span class="o">++</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">xscale2_pmnc_counter_has_overflowed</span><span class="p">(</span><span class="n">of_flags</span><span class="p">,</span> <span class="n">idx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
		<span class="n">armpmu_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">armpmu_event_set_period</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">perf_event_overflow</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">regs</span><span class="p">))</span>
			<span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">irq_work_run</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Re-enable the PMU.</span>
<span class="cm">	 */</span>
	<span class="n">pmnc</span> <span class="o">=</span> <span class="n">xscale2pmu_read_pmnc</span><span class="p">()</span> <span class="o">|</span> <span class="n">XSCALE_PMU_ENABLE</span><span class="p">;</span>
	<span class="n">xscale2pmu_write_pmnc</span><span class="p">(</span><span class="n">pmnc</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_enable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">ien</span><span class="p">,</span> <span class="n">evtsel</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">ien</span> <span class="o">=</span> <span class="n">xscale2pmu_read_int_enable</span><span class="p">();</span>
	<span class="n">evtsel</span> <span class="o">=</span> <span class="n">xscale2pmu_read_event_select</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">ien</span> <span class="o">|=</span> <span class="n">XSCALE2_CCOUNT_INT_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">ien</span> <span class="o">|=</span> <span class="n">XSCALE2_COUNT0_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT0_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT0_EVT_SHFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">ien</span> <span class="o">|=</span> <span class="n">XSCALE2_COUNT1_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT1_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT1_EVT_SHFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER2</span>:
		<span class="n">ien</span> <span class="o">|=</span> <span class="n">XSCALE2_COUNT2_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT2_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT2_EVT_SHFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER3</span>:
		<span class="n">ien</span> <span class="o">|=</span> <span class="n">XSCALE2_COUNT3_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT3_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT3_EVT_SHFT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">xscale2pmu_write_event_select</span><span class="p">(</span><span class="n">evtsel</span><span class="p">);</span>
	<span class="n">xscale2pmu_write_int_enable</span><span class="p">(</span><span class="n">ien</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_disable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">ien</span><span class="p">,</span> <span class="n">evtsel</span><span class="p">,</span> <span class="n">of_flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">ien</span> <span class="o">=</span> <span class="n">xscale2pmu_read_int_enable</span><span class="p">();</span>
	<span class="n">evtsel</span> <span class="o">=</span> <span class="n">xscale2pmu_read_event_select</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">ien</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_CCOUNT_INT_EN</span><span class="p">;</span>
		<span class="n">of_flags</span> <span class="o">=</span> <span class="n">XSCALE2_CCOUNT_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">ien</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT0_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT0_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">XSCALE_PERFCTR_UNUSED</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT0_EVT_SHFT</span><span class="p">;</span>
		<span class="n">of_flags</span> <span class="o">=</span> <span class="n">XSCALE2_COUNT0_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">ien</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT1_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT1_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">XSCALE_PERFCTR_UNUSED</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT1_EVT_SHFT</span><span class="p">;</span>
		<span class="n">of_flags</span> <span class="o">=</span> <span class="n">XSCALE2_COUNT1_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER2</span>:
		<span class="n">ien</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT2_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT2_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">XSCALE_PERFCTR_UNUSED</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT2_EVT_SHFT</span><span class="p">;</span>
		<span class="n">of_flags</span> <span class="o">=</span> <span class="n">XSCALE2_COUNT2_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER3</span>:
		<span class="n">ien</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT3_INT_EN</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE2_COUNT3_EVT_MASK</span><span class="p">;</span>
		<span class="n">evtsel</span> <span class="o">|=</span> <span class="n">XSCALE_PERFCTR_UNUSED</span> <span class="o">&lt;&lt;</span> <span class="n">XSCALE2_COUNT3_EVT_SHFT</span><span class="p">;</span>
		<span class="n">of_flags</span> <span class="o">=</span> <span class="n">XSCALE2_COUNT3_OVERFLOW</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ONCE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;invalid counter number (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">xscale2pmu_write_event_select</span><span class="p">(</span><span class="n">evtsel</span><span class="p">);</span>
	<span class="n">xscale2pmu_write_int_enable</span><span class="p">(</span><span class="n">ien</span><span class="p">);</span>
	<span class="n">xscale2pmu_write_overflow_flags</span><span class="p">(</span><span class="n">of_flags</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">xscale2pmu_get_event_idx</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">xscale1pmu_get_event_idx</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">XSCALE_COUNTER3</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">XSCALE_COUNTER3</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">XSCALE_COUNTER2</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">used_mask</span><span class="p">))</span>
		<span class="n">idx</span> <span class="o">=</span> <span class="n">XSCALE_COUNTER2</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">idx</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">xscale2pmu_read_pmnc</span><span class="p">()</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">XSCALE_PMU_CNT64</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">XSCALE_PMU_ENABLE</span><span class="p">;</span>
	<span class="n">xscale2pmu_write_pmnc</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pmu_hw_events</span> <span class="o">*</span><span class="n">events</span> <span class="o">=</span> <span class="n">cpu_pmu</span><span class="o">-&gt;</span><span class="n">get_hw_events</span><span class="p">();</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">xscale2pmu_read_pmnc</span><span class="p">();</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XSCALE_PMU_ENABLE</span><span class="p">;</span>
	<span class="n">xscale2pmu_write_pmnc</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">events</span><span class="o">-&gt;</span><span class="n">pmu_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">xscale2pmu_read_counter</span><span class="p">(</span><span class="kt">int</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c1, c1, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c0, c2, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c1, c2, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER2</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c2, c2, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER3</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mrc p14, 0, %0, c3, c2, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">xscale2pmu_write_counter</span><span class="p">(</span><span class="kt">int</span> <span class="n">counter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XSCALE_CYCLE_COUNTER</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c1, c1, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER0</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c0, c2, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER1</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c1, c2, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER2</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c2, c2, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XSCALE_COUNTER3</span>:
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;mcr p14, 0, %0, c3, c2, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="n">xscale2pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="n">ARM_PERF_PMU_ID_XSCALE2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xscale2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>	<span class="o">=</span> <span class="n">xscale2pmu_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">xscale2pmu_enable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">xscale2pmu_disable_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_counter</span>	<span class="o">=</span> <span class="n">xscale2pmu_read_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_counter</span>	<span class="o">=</span> <span class="n">xscale2pmu_write_counter</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_event_idx</span>	<span class="o">=</span> <span class="n">xscale2pmu_get_event_idx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">xscale2pmu_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>		<span class="o">=</span> <span class="n">xscale2pmu_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_event</span>	<span class="o">=</span> <span class="n">xscale_map_event</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_events</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_period</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1LLU</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">xscale2pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">xscale2pmu</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">xscale1pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_pmu</span> <span class="o">*</span><span class="n">__init</span> <span class="nf">xscale2pmu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif	</span><span class="cm">/* CONFIG_CPU_XSCALE */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
