Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[21:34:25.350090] Configured Lic search path (23.02-s003): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

Version: 23.10-p004_1, built Thu Feb 01 13:43:46 PST 2024
Options: 
Date:    Mon Feb 24 21:34:25 2025
Host:    auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (1core*32cpus*32physical cpus*Intel Xeon Processor (Cascadelake) 16384KB) (125666820KB)
PID:     28939
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis
[21:34:25.001627] Periodic Lic check successful
[21:34:25.525954] Feature usage summary:
[21:34:25.525954] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (2 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (20 seconds elapsed).

WARNING: This version of the tool is 389 days old.
@genus:root: 1> set top_design mixColumns_InvmixColumns
mixColumns_InvmixColumns
@genus:root: 2> source ../scripts/genus-mix.tcl
Sourcing '../scripts/genus-mix.tcl' (Mon Feb 24 21:41:24 PST 2025)...
#@ Begin verbose source ../scripts/genus-mix.tcl
@file(genus-mix.tcl) 2: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
@file(genus-mix.tcl) 3: set top_design mixColumns_InvmixColumns
@file(genus-mix.tcl) 4: set rtl_list [list ../rtl/$top_design.sv ]
@file(genus-mix.tcl) 5: set slow_corner "ss0p95v125c"
@file(genus-mix.tcl) 6: set lib_types "stdcell_rvt"
@file(genus-mix.tcl) 7: set sub_lib_type "saed32rvt_"
@file(genus-mix.tcl) 10: set search_path "$lib_dir/lib/$lib_types/db_nldm ."
@file(genus-mix.tcl) 11: set link_library "${sub_lib_type}${slow_corner}.lib "
@file(genus-mix.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus-mix.tcl) 15: set_db library $link_library
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 75612)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library saed32rvt_ss0p95v125c.lib:
  ******************************************************
  Missing clock pin in the sequential cell. [LBR-525]: 2
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 17
  ******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_RVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_RVT' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_RVT' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
  Setting attribute of root '/': 'library' = saed32rvt_ss0p95v125c.lib 
@file(genus-mix.tcl) 18: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus-mix.tcl) 21: elaborate $top_design
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Library has 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mixColumns_InvmixColumns' from file '../rtl/mixColumns_InvmixColumns.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mixColumns_InvmixColumns'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mixColumns_InvmixColumns, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus-mix.tcl) 24: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by this command need to be updated manually in the written out SV wrapper module.
@file(genus-mix.tcl) 25: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-mix.tcl) 26: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-mix.tcl) 27: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-mix.tcl) 28: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-mix.tcl) 29: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Port names affected by this command do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of update_names  
      need to be updated manually in the written out SV wrapper module.
@file(genus-mix.tcl) 32: source -echo -verbose ../../constraints/mix.sdc
Sourcing '../../constraints/mix.sdc' (Mon Feb 24 21:41:25 PST 2025)...
#@ Begin verbose source ../../constraints/mix.sdc
@file(mix.sdc) 11: set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
@file(mix.sdc) 13: set_drive 0.00001 [all_inputs]
set_drive 0.00001 [all_inputs]
@file(mix.sdc) 14: set_input_transition 0.1 [all_inputs]
set_input_transition 0.1 [all_inputs]
@file(mix.sdc) 16: set_load 0.5 [all_outputs]
set_load 0.5 [all_outputs]
@file(mix.sdc) 18: group_path -name INPUTS -from [get_ports -filter "direction == in"]
group_path -name INPUTS -from [get_ports -filter "direction == in"]
@file(mix.sdc) 19: group_path -name OUTPUTS -to [get_ports -filter "direction == out"]
group_path -name OUTPUTS -to [get_ports -filter "direction == out"]
#@ End verbose source ../../constraints/mix.sdc
@file(genus-mix.tcl) 35: syn_generic

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in mixColumns_InvmixColumns
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info for library domain: _default_ typical gate delay: 88.9 ps std_slew: 14.8 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mixColumns_InvmixColumns, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist mixColumns_InvmixColumns)...
Running DP early redundancy removal
Completed DP early redundancy removal on mixColumns_InvmixColumns (runtime = 0.0s)
...done running DP early constant propagation (0 seconds CPU time, netlist mixColumns_InvmixColumns).
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mixColumns_InvmixColumns' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 3.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mixColumns_InvmixColumns, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mixColumns_InvmixColumns, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization CTX_region 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside column_1 = 0
#Special hiers formed inside column_2 = 0
#Special hiers formed inside column_3 = 0
#Special hiers formed inside column_4 = 0
#Special hiers formed inside mixColumns_InvmixColumns = 0
No special hier is found 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
End SDR optimization CTX_region 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.008s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.004s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.010s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |        0.01 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.01 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.01 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
-------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------
| ume_runtime |       0 |       0 |        0.00 | 
-------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mixColumns_InvmixColumns'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mixColumns_InvmixColumns'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_3_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_3_0_c0 in column_4: area: 173828864 ,dp = 6 mux = 1  ctl_case = 0  decode = 0  sg = slow         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  43697  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_3_0_c1 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = fast         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c2 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_slow    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c3 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c4 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c5 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c6 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_3_0_c7 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_3_0_c7 in column_4: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  37750  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 173828864.  Fastest config wns;  1486
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        173828864          173828864          173828864          173828864          173828864          173828864          173828864          173828864  
##>            WNS          -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60  
##>            TNS            43697              37750              37750              37750              37750              37750              37750              37750  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              173828864 (       )     -148.60 (        )      43697 (        )                    0 (       )              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              173828864 (  +0.00)     -148.60 (   +0.00)      43697 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (   -5947)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>create_score                    START              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      37750 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in column_3: area: 173828864 ,dp = 6 mux = 1  ctl_case = 0  decode = 0  sg = slow         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  39194  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = fast         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_slow    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_0_c7 in column_3: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  33247  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 173828864.  Fastest config wns;  1486
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        173828864          173828864          173828864          173828864          173828864          173828864          173828864          173828864  
##>            WNS          -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60  
##>            TNS            39194              33247              33247              33247              33247              33247              33247              33247  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              173828864 (       )     -148.60 (        )      39194 (        )                    0 (       )              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              173828864 (  +0.00)     -148.60 (   +0.00)      39194 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (   -5947)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>create_score                    START              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      33247 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in column_2: area: 173828864 ,dp = 6 mux = 1  ctl_case = 0  decode = 0  sg = slow         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  32943  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = fast         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_slow    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_0_c7 in column_2: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  26996  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 173828864.  Fastest config wns;  1486
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        173828864          173828864          173828864          173828864          173828864          173828864          173828864          173828864  
##>            WNS          -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60  
##>            TNS            32943              26996              26996              26996              26996              26996              26996              26996  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              173828864 (       )     -148.60 (        )      32943 (        )                    0 (       )              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              173828864 (  +0.00)     -148.60 (   +0.00)      32943 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (   -5947)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>create_score                    START              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      26996 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in column_1: area: 173828864 ,dp = 6 mux = 1  ctl_case = 0  decode = 0  sg = slow         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  27585  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = fast         worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_slow    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in column_1: area: 173828864 ,dp = 0 mux = 1  ctl_case = 0  decode = 0  other = 48  sg = very_fast    worst_clk_period: -1.0000 
    wns: 1486  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  21638  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 173828864.  Fastest config wns;  1486
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        173828864          173828864          173828864          173828864          173828864          173828864          173828864          173828864  
##>            WNS          -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60            -148.60  
##>            TNS            27585              21638              21638              21638              21638              21638              21638              21638  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              173828864 (       )     -148.60 (        )      27585 (        )                    0 (       )              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              173828864 (  +0.00)     -148.60 (   +0.00)      27585 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (   -5947)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>create_score                    START              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)              
##>                                  END              173828864 (  +0.00)     -148.60 (   +0.00)      21638 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mixColumns_InvmixColumns'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.005s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mixColumns_InvmixColumns, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
----------------------------------------------------------------
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mixColumns_InvmixColumns, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.032s)

Stage: post_muxopt
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_speculation |       0 |       0 |        0.03 | 
-----------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                                 Message Text                                 |
-------------------------------------------------------------------------------------------------------
|CDFG-567|Info   |    4|Instantiating Subdesign.                                                      |
|CHNM-102|Info   |  344|Changed names successfully.                                                   |
|CHNM-107|Warning|    2|Option 'convert_string' is obsolete.                                          |
|        |       |     |The obsolete option still works in this release, but to avoid this warning and|
|        |       |     | to ensure compatibility with future releases, update your script to use new  |
|        |       |     | option.                                                                      |
|CHNM-108|Warning|    6|Port names affected by this command do not automatically get updated in       |
|        |       |     | written out SV wrapper module.                                               |
|        |       |     |If user is setting write_sv_port_wrapper = true then the port names affected  |
|        |       |     | by this command need to be updated manually in the written out SV wrapper    |
|        |       |     | module.                                                                      |
|DPOPT-1 |Info   |    1|Optimizing datapath logic.                                                    |
|DPOPT-2 |Info   |    1|Done optimizing datapath logic.                                               |
|DPOPT-3 |Info   |    4|Implementing datapath configurations.                                         |
|DPOPT-4 |Info   |    4|Done implementing datapath configurations.                                    |
|DPOPT-6 |Info   |    1|Pre-processed datapath logic.                                                 |
|ELAB-1  |Info   |    1|Elaborating Design.                                                           |
|ELAB-2  |Info   |    4|Elaborating Subdesign.                                                        |
|ELAB-3  |Info   |    1|Done Elaborating Design.                                                      |
|LBR-9   |Warning|   24|Library cell has no output pins defined.                                      |
|        |       |     |Add the missing output pin(s)                                                 |
|        |       |     | , then reload the library. Else the library cell will be marked as timing    |
|        |       |     | model i.e. unusable. Timing_model means that the cell does not have any      |
|        |       |     | defined function. If there is no output pin, Genus will mark library cell as |
|        |       |     | unusable i.e. the attribute 'usable' will be marked to 'false' on the        |
|        |       |     | libcell. Therefore, the cell is not used for mapping and it will not be      |
|        |       |     | picked up from the library for synthesis. If you query the attribute         |
|        |       |     | 'unusable_reason' on the libcell; result will be: 'Library cell has no output|
|        |       |     | pins.'Note: The message LBR-9 is only for the logical pins and not for the   |
|        |       |     | power_ground pins. Genus will depend upon the output function defined in the |
|        |       |     | pin group (output pin)                                                       |
|        |       |     | of the cell, to use it for mapping. The pg_pin will not have any function    |
|        |       |     | defined.                                                                     |
|LBR-30  |Info   |    2|Promoting a setup arc to recovery.                                            |
|        |       |     |Setup arcs to asynchronous input pins are not supported.                      |
|LBR-31  |Info   |    2|Promoting a hold arc to removal.                                              |
|        |       |     |Hold arcs to asynchronous input pins are not supported.                       |
|LBR-34  |Warning|   10|Missing an incoming setup timing arc for next_state library pin.              |
|        |       |     |Pin used in a next_state function must have an incoming setup timing arc.     |
|        |       |     | Otherwise, the library cell will be treated as a timing model.               |
|LBR-40  |Info   |   17|An unsupported construct was detected in this library.                        |
|        |       |     |Check to see if this construct is really needed for synthesis. Many liberty   |
|        |       |     | constructs are not actually required.                                        |
|LBR-41  |Info   |   18|An output library pin lacks a function attribute.                             |
|        |       |     |If the remainder of this library cell's semantic checks are successful, it    |
|        |       |     | will be considered as a timing-model                                         |
|        |       |     | (because one of its outputs does not have a valid function.                  |
|LBR-64  |Warning|   16|Malformed test_cell.                                                          |
|        |       |     |Review the definition of the test_cell's function or its parent library-cell's|
|        |       |     | function.  An inconsistency between the two may exist.                       |
|LBR-155 |Info   |   60|Mismatch in unateness between 'timing_sense' attribute and the function.      |
|        |       |     |The 'timing_sense' attribute will be respected.                               |
|LBR-161 |Info   |    1|Setting the maximum print count of this message to 10 if information_level is |
|        |       |     | less than 9.                                                                 |
|LBR-162 |Info   |   30|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.       |
|        |       |     |Setting the 'timing_sense' to non_unate.                                      |
|LBR-170 |Info   |    8|Ignoring specified timing sense.                                              |
|        |       |     |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing  |
|        |       |     | type.                                                                        |
|LBR-412 |Info   |    1|Created nominal operating condition.                                          |
|        |       |     |The nominal operating condition is represented, either by the nominal PVT     |
|        |       |     | values specified in the library source                                       |
|        |       |     | (via nom_process,nom_voltage and nom_temperature respectively)               |
|        |       |     | , or by the default PVT values (1.0,1.0,1.0).                                |
|LBR-511 |Warning|    3|An attribute is used before it is defined.                                    |
|LBR-518 |Info   |   64|Missing a function attribute in the output pin definition.                    |
|LBR-525 |Warning|    2|Missing clock pin in the sequential cell.                                     |
|        |       |     |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and|
|        |       |     | latch cells require a clock pin. Verify that the 'clock' attribute of the    |
|        |       |     | clock pin is set to 'true' or that the clock pin has a 'clocked_on'          |
|        |       |     | attribute.                                                                   |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.                                  |
|SYNTH-1 |Info   |    1|Synthesizing.                                                                 |
-------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 130 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------
|  Id  |Sev |Count|                                   Message Text                                    |
-------------------------------------------------------------------------------------------------------
|GLO-51|Info|    4|Hierarchical instance automatically ungrouped.                                     |
|      |    |     |Hierarchical instances can be automatically ungrouped to allow for better area or  |
|      |    |     | timing optimization. To prevent this ungroup, set the root-level attribute        |
|      |    |     | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the|
|      |    |     | attribute 'ungroup_ok' of instances or modules to 'false'.                        |
-------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'INPUTS' target slack:    16 ps
Target path end-point (Port: mixColumns_InvmixColumns/P[5])

PBS_Generic_Opt-Post - Elapsed_Time 8, CPU_Time 7.600068
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) | 100.0(100.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) | 100.0(100.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Starting post syn_generic ultra-effort Boolean optimization
Redundancy removal succeeded.
Done post syn_generic ultra-effort Boolean optimization (0.00 cpu seconds) (0.00 elapsed cpu seconds)
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       564      1618       344
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1332      3617       738
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:PostGen Opt                        1         1         0      1332      3617       738
##>G:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mixColumns_InvmixColumns' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus-mix.tcl) 40: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:mixColumns_InvmixColumns.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus-mix.tcl) 43: syn_map
#------------------------------------------------------------------------------------
# Root attributes for category: opt
#------------------------------------------------------------------------------------
# Feature                           | Attribute                | Value            
#------------------------------------------------------------------------------------
# Power optimization effort         | design_power_effort      | none (default)   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false (default)  
#------------------------------------------------------------------------------------

##Generic Timing Info for library domain: _default_ typical gate delay: 88.9 ps std_slew: 14.8 ps std_load: 1.0 fF
Mapping ChipWare ICG instances in mixColumns_InvmixColumns
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Info    : Mapping. [SYNTH-4]
        : Mapping 'mixColumns_InvmixColumns' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 130 combo usable cells and 108 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) | 100.0( 88.9) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0( 11.1) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) | 100.0( 88.9) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0( 11.1) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 130 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'INPUTS' target slack:    16 ps
Target path end-point (Port: mixColumns_InvmixColumns/P[4])

Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1462       -7 
            Worst cost_group: INPUTS, WNS: -7.0
            Path: C[4] --> P[4]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS                16       -7      -4%      540 

 
Global incremental target info
==============================
Cost Group 'INPUTS' target slack:    -7 ps
Target path end-point (Port: mixColumns_InvmixColumns/P[4])

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------
|   Id   |Sev |Count|                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.                                     |
|SYNTH-2 |Info|    1|Done synthesizing.                                                               |
|SYNTH-4 |Info|    1|Mapping.                                                                         |
|TUI-296 |Info|    1|The given (sub)design is already uniquified.                                     |
|        |    |     |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this  |
|        |    |     | (sub)design, if there exists any.                                               |
-------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1450       -9 
            Worst cost_group: INPUTS, WNS: -9.8
            Path: C[4] --> P[4]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS                -7      -10      -1%      540 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 7, CPU_Time 8.709553999999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) |  46.6( 50.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0(  6.2) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:07:15) |  00:00:08(00:00:07) |  53.4( 43.8) |   21:41:42 (Feb24) |  755.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mixColumns_InvmixColumns/fv_map.fv.json' for netlist 'fv/mixColumns_InvmixColumns/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mixColumns_InvmixColumns/rtl_to_fv_map.do'.
        : RTL names flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) |  39.4( 40.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0(  5.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:07:15) |  00:00:08(00:00:07) |  45.1( 35.0) |   21:41:42 (Feb24) |  755.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:03(00:00:04) |  15.5( 20.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.002557000000003029
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) |  39.4( 40.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0(  5.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:07:15) |  00:00:08(00:00:07) |  45.1( 35.0) |   21:41:42 (Feb24) |  755.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:03(00:00:04) |  15.5( 20.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mixColumns_InvmixColumns ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) |  39.4( 40.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0(  5.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:07:15) |  00:00:08(00:00:07) |  45.1( 35.0) |   21:41:42 (Feb24) |  755.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:03(00:00:04) |  15.5( 20.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1450       -9        -9         0        0
            Worst cost_group: INPUTS, WNS: -9.8
            Path: C[4] --> P[4]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1450       -9        -9         0        0
            Worst cost_group: INPUTS, WNS: -9.8
            Path: C[4] --> P[4]
 incr_delay                 1450       -5        -5         0        0
            Worst cost_group: INPUTS, WNS: -5.8
            Path: C[4] --> P[4]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        23  (        3 /        3 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        20  (        0 /        0 )  0.00
    plc_st_fence        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
      plc_laf_st        20  (        0 /        0 )  0.00
 plc_laf_st_fence        20  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        20  (        0 /        2 )  0.02
   plc_laf_lo_st        20  (        0 /        0 )  0.00
       plc_lo_st        20  (        0 /        0 )  0.00
        mb_split        20  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1450       -5        -5         0        0
            Worst cost_group: INPUTS, WNS: -5.8
            Path: C[4] --> P[4]
 incr_tns                   1453        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        14  (        1 /        1 )  0.03
   plc_laf_lo_st        13  (        0 /        0 )  0.00
       plc_lo_st        13  (        0 /        0 )  0.00
            fopt        13  (        0 /        0 )  0.00
       crit_dnsz        16  (        5 /        6 )  0.02
             dup         8  (        1 /        1 )  0.01
        setup_dn         7  (        0 /        0 )  0.00
        mb_split         7  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.003687999999996805
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) |  39.4( 40.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0(  5.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:07:15) |  00:00:08(00:00:07) |  45.1( 35.0) |   21:41:42 (Feb24) |  755.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:03(00:00:04) |  15.5( 20.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:06:59) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:26 (Feb24) |  344.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:07(00:00:08) |  39.4( 40.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:34 (Feb24) |  738.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:01) |   0.0(  5.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:07:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:35 (Feb24) |  738.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:53(00:07:15) |  00:00:08(00:00:07) |  45.1( 35.0) |   21:41:42 (Feb24) |  755.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:03(00:00:04) |  15.5( 20.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |  -0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:07:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:41:46 (Feb24) |  745.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -      1332      3617       738
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Pre Cleanup                        0         -         -      1332      3617       738
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -       470      1449       745
##>M:Const Prop                         0        -9         9       470      1449       745
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Cleanup                            0         0         0       471      1452       745
##>M:MBCI                               0         -         -       471      1452       745
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               8
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       13
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mixColumns_InvmixColumns'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus-mix.tcl) 44: syn_opt
Warning : The selected flow setting will be removed in a future release. [SYNTH-33]
        : The use of 'syn_opt' for logical only optimization will be obsolete in a future release.
	Transition to 'syn_opt -logical' or 'syn_opt -spatial'.

        : Contact Cadence support to understand current flows.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mixColumns_InvmixColumns' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  1453        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1453        0         0         0        0
 simp_cc_inputs             1450        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1450        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1450        0         0         0        0
 io_phase                   1446        0         0         0        0
 glob_area                  1445        0         0         0        0
 area_down                  1427        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase        26  (        6 /        7 )  0.07
       gate_comp        12  (        0 /        1 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        13  (        6 /       13 )  0.10
       area_down        22  (        7 /        7 )  0.17
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1427        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1427        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1427        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1427        0         0         0        0
 io_phase                   1427        0         0         0        0
 glob_area                  1426        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        20  (        1 /        1 )  0.05
       gate_comp        12  (        0 /        1 )  0.09
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        11  (        2 /       11 )  0.16
       area_down        19  (        0 /        0 )  0.17
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1426        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1426        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------
|   Id   |  Sev  |Count|                         Message Text                         |
---------------------------------------------------------------------------------------
|CFM-1   |Info   |    1|Wrote dofile.                                                 |
|CFM-5   |Info   |    1|Wrote formal verification information.                        |
|PA-7    |Info   |    4|Resetting power analysis results.                             |
|        |       |     |All computed switching activities are removed.                |
|SYNTH-5 |Info   |    1|Done mapping.                                                 |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                                     |
|SYNTH-33|Warning|    1|The selected flow setting will be removed in a future release.|
|        |       |     |Contact Cadence support to understand current flows.          |
---------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mixColumns_InvmixColumns'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus-mix.tcl) 47: set stage genus
@file(genus-mix.tcl) 48: report_qor > ../reports/${top_design}.$stage.qor.rpt
Warning : No clock. [RPT-10]
        : There are no clocks in the design.
        : Clock is not defined.
@file(genus-mix.tcl) 50: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Violating paths are less than num_paths/max_paths. [CHKTMG-19]
        : Only 32 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.
@file(genus-mix.tcl) 51: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus-mix.tcl) 52: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus-mix.tcl) 56: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
#@ End verbose source ../scripts/genus-mix.tcl
@genus:root: 3> check_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Feb 24 2025  09:45:08 pm
  Module:                 mixColumns_InvmixColumns
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:mixColumns_InvmixColumns/grp_2
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:mixColumns_InvmixColumns/A[0]
port:mixColumns_InvmixColumns/A[1]
port:mixColumns_InvmixColumns/A[2]
  ... 30 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:mixColumns_InvmixColumns/P[0]
port:mixColumns_InvmixColumns/P[1]
port:mixColumns_InvmixColumns/P[2]
  ... 29 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          33
 Outputs without clocked external delays                         32
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         66

@genus:root: 4> set_external_dealy 0.25 [all_inputs]
invalid command name "set_external_dealy"
@genus:root: 5> man external_delay
@genus:root: 6> external_delay 0.25
Error   : A required object parameter could not be found. [TUI-61] [external_delay]
        : An object of type 'pin|hpin|port' named '0.25' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  noop15: specifies delay that is outside the design 

Usage: noop15 ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> )
           [-sigma_delay <float>+] [-mode <mode>] [-clock <clock>+] [ -edge_rise | -edge_fall ]
           [-level_sensitive] [-accumulate] [-name <string>] <pin|hpin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-sigma_delay <float>+]:
        sigma delay for socv analysis 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>+]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|hpin|port>+:
        object(s) 
1
@genus:root: 7> external_delay 0.25 - [all_inputs]
Error   : A required object parameter could not be found. [TUI-61] [external_delay]
        : An object of type 'pin|hpin|port' named '0.25' could not be found.
  noop15: specifies delay that is outside the design 

Usage: noop15 ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> )
           [-sigma_delay <float>+] [-mode <mode>] [-clock <clock>+] [ -edge_rise | -edge_fall ]
           [-level_sensitive] [-accumulate] [-name <string>] <pin|hpin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-sigma_delay <float>+]:
        sigma delay for socv analysis 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>+]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|hpin|port>+:
        object(s) 
1
@genus:root: 8> external_delay 0.25 -[all_inputs]
Error   : A required object parameter could not be found. [TUI-61] [external_delay]
        : An object of type 'pin|hpin|port' named '0.25' could not be found.
  noop15: specifies delay that is outside the design 

Usage: noop15 ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> )
           [-sigma_delay <float>+] [-mode <mode>] [-clock <clock>+] [ -edge_rise | -edge_fall ]
           [-level_sensitive] [-accumulate] [-name <string>] <pin|hpin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-sigma_delay <float>+]:
        sigma delay for socv analysis 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>+]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|hpin|port>+:
        object(s) 
1
@genus:root: 9> man external_delay
@genus:root: 10> man set_external_delay
@genus:root: 11> set top_design mixColumns_InvmixColumns
mixColumns_InvmixColumns
@genus:root: 12> source ../scripts/genus-mix.tcl
Sourcing '../scripts/genus-mix.tcl' (Mon Feb 24 22:11:47 PST 2025)...
#@ Begin verbose source ../scripts/genus-mix.tcl
@file(genus-mix.tcl) 2: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
@file(genus-mix.tcl) 3: set top_design mixColumns_InvmixColumns
@file(genus-mix.tcl) 4: set rtl_list [list ../rtl/$top_design.sv ]
@file(genus-mix.tcl) 5: set slow_corner "ss0p95v125c"
@file(genus-mix.tcl) 6: set lib_types "stdcell_rvt"
@file(genus-mix.tcl) 7: set sub_lib_type "saed32rvt_"
@file(genus-mix.tcl) 10: set search_path "$lib_dir/lib/$lib_types/db_nldm ."
@file(genus-mix.tcl) 11: set link_library "${sub_lib_type}${slow_corner}.lib "
@file(genus-mix.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus-mix.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32rvt_ss0p95v125c.lib )

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_RVT' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_RVT' must have an output pin.
  Setting attribute of root '/': 'library' = saed32rvt_ss0p95v125c.lib 
@file(genus-mix.tcl) 18: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus-mix.tcl) 21: elaborate $top_design
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Library has 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mixColumns_InvmixColumns' from file '../rtl/mixColumns_InvmixColumns.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mixColumns_InvmixColumns'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_24, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_24, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_24, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_24, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus-mix.tcl) 24: update_names -map { {"." "_" }} -inst -force
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
        : Provide a unique design/instance to change name.
@file(genus-mix.tcl) 25: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 26: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 27: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 28: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 29: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 32: source -echo -verbose ../../constraints/mix.sdc
Sourcing '../../constraints/mix.sdc' (Mon Feb 24 22:11:48 PST 2025)...
#@ Begin verbose source ../../constraints/mix.sdc
@file(mix.sdc) 11: set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [all_inputs]
        : There is no unique design here.
        : Specify a design by using the cd command to change to that design's directory or specify the design as an argument for the command.
#@ End verbose source ../../constraints/mix.sdc
#@ End verbose source ../scripts/genus-mix.tcl
Failed on find_unique_design
@genus:root: 13> set top_design mixColumns_InvmixColumns
mixColumns_InvmixColumns
@genus:root: 14> source ../scripts/genus-mix.tcl
Sourcing '../scripts/genus-mix.tcl' (Mon Feb 24 22:13:33 PST 2025)...
#@ Begin verbose source ../scripts/genus-mix.tcl
@file(genus-mix.tcl) 2: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
@file(genus-mix.tcl) 3: set top_design mixColumns_InvmixColumns
@file(genus-mix.tcl) 4: set rtl_list [list ../rtl/$top_design.sv ]
@file(genus-mix.tcl) 5: set slow_corner "ss0p95v125c"
@file(genus-mix.tcl) 6: set lib_types "stdcell_rvt"
@file(genus-mix.tcl) 7: set sub_lib_type "saed32rvt_"
@file(genus-mix.tcl) 10: set search_path "$lib_dir/lib/$lib_types/db_nldm ."
@file(genus-mix.tcl) 11: set link_library "${sub_lib_type}${slow_corner}.lib "
@file(genus-mix.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus-mix.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32rvt_ss0p95v125c.lib )

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '36' reached for message 'LBR-64'.
  Setting attribute of root '/': 'library' = saed32rvt_ss0p95v125c.lib 
@file(genus-mix.tcl) 18: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus-mix.tcl) 21: elaborate $top_design
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Library has 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mixColumns_InvmixColumns' from file '../rtl/mixColumns_InvmixColumns.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mixColumns_InvmixColumns'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_25, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_25, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_25, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_25, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus-mix.tcl) 24: update_names -map { {"." "_" }} -inst -force
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 25: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 26: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 27: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 28: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 29: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Error   : Failed to change names. [CHNM-112] [update_names]
        : Multiple designs are available in the root.
@file(genus-mix.tcl) 32: source -echo -verbose ../../constraints/mix.sdc
Sourcing '../../constraints/mix.sdc' (Mon Feb 24 22:13:34 PST 2025)...
#@ Begin verbose source ../../constraints/mix.sdc
@file(mix.sdc) 11: set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [all_inputs]
        : There is no unique design here.
#@ End verbose source ../../constraints/mix.sdc
#@ End verbose source ../scripts/genus-mix.tcl
Failed on find_unique_design
@genus:root: 15> set top_design mixColumns_InvmixColumns
mixColumns_InvmixColumns
@genus:root: 16> source ../scripts/genus-mix.tcl
Sourcing '../scripts/genus-mix.tcl' (Mon Feb 24 22:16:56 PST 2025)...
#@ Begin verbose source ../scripts/genus-mix.tcl
@file(genus-mix.tcl) 2: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
@file(genus-mix.tcl) 3: set top_design mixColumns_InvmixColumns
@file(genus-mix.tcl) 4: set rtl_list [list ../rtl/$top_design.sv ]
@file(genus-mix.tcl) 5: set slow_corner "ss0p95v125c"
@file(genus-mix.tcl) 6: set lib_types "stdcell_rvt"
@file(genus-mix.tcl) 7: set sub_lib_type "saed32rvt_"
@file(genus-mix.tcl) 10: set search_path "$lib_dir/lib/$lib_types/db_nldm ."
@file(genus-mix.tcl) 11: set link_library "${sub_lib_type}${slow_corner}.lib "
@file(genus-mix.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus-mix.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32rvt_ss0p95v125c.lib )

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
  Setting attribute of root '/': 'library' = saed32rvt_ss0p95v125c.lib 
@file(genus-mix.tcl) 18: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus-mix.tcl) 21: elaborate $top_design
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '30' reached for message 'LBR-34'.
  Library has 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mixColumns_InvmixColumns' from file '../rtl/mixColumns_InvmixColumns.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mixColumns_InvmixColumns'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       1 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_26, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_26, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_26, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: mixColumns_InvmixColumns_26, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus-mix.tcl) 32: source -echo -verbose ../../constraints/mix.sdc
Sourcing '../../constraints/mix.sdc' (Mon Feb 24 22:16:57 PST 2025)...
#@ Begin verbose source ../../constraints/mix.sdc
@file(mix.sdc) 11: set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
set_max_delay 0.54 -from [all_inputs] -to [all_outputs]
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [all_inputs]
        : There is no unique design here.
#@ End verbose source ../../constraints/mix.sdc
#@ End verbose source ../scripts/genus-mix.tcl
Failed on find_unique_design
@genus:root: 17> check_timing
Error   : Multiple designs are available. Specify the design you want to use. [TUI-17] [check_timing_intent]
        : There is no unique design available
Nothing to report
1
@genus:root: 18> exit

Lic Summary:
[22:17:30.201601] Cdslmd servers: gashapon
[22:17:30.725921] Feature usage summary:
[22:17:30.725922] Genus_Synthesis

Normal exit.