###+-----------------------------------------------------------------------------------+
###|                                                                                   |
###| Generated by SLEC-design-checking-10.5c/892744  (Aug 23 2020)  linux64  S2008232321|
###| on Sun Sep 12 00:00:16 2021.                                                      |
###|                                                                                   |
###| Restrictions concerning the use of Mentor Graphics Corporation SLEC               |
###| are covered in the license agreement. Distribution to third party                 |
###| is strictly prohibited.                                                           |
###|                                                                                   |
###+-----------------------------------------------------------------------------------+

###----------------------------------------------------------###
###      User specified clock roots                          ###


###----------------------------------------------------------###
###      Inferred clock roots                                ###

## Clock : _Ideal_Clk_ (Period : 100, Rising edge : 2, Falling edge : 52) is set on spec.clk

###----------------------------------------------------------###
###      Relaxed clock-domain requirements                   ###
#
# A primary-input or bbox-output benefits from a particular
# clock-domain due to mapping.
#
#        - Mapped inputs that benefit from synchronized sensitivity
#        - Mapped outputs that benefit from simplified sensitivity

set_clock_domain -clock _Ideal_Clk_ -polarity 0 spec.rst
set_clock_domain -clock _Ideal_Clk_ -polarity 0 spec.slecIN_p_idx_0

###----------------------------------------------------------###
###      Default clock-domain assignemnts                    ###


