INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Vivado_code/Question_6/Division/Division.srcs/sources_1/new/Division.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Division
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Vivado_code/Question_6/Division/Division.srcs/sources_1/new/Division_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Division_tb
