// Seed: 2381555401
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  localparam id_4 = -1;
  genvar id_5;
  always disable id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output wand id_2,
    output tri0 id_3,
    output tri0 id_4
);
  assign id_2 = id_0 ? id_0 == id_0 ? id_0 : id_0 : id_0;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2
  );
  bit id_7;
  always @(posedge -1'b0 or id_0) id_7 <= #1 -1;
endmodule
