Classic Timing Analyzer report for DE0_Default
Tue Nov 08 20:53:41 2011
Quartus II Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
  7. Clock Setup: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
  8. Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
  9. Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
 10. Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
 11. Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
 12. Clock Setup: 'CLKIN'
 13. Clock Hold: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
 14. Clock Hold: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
 15. Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
 16. Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
 17. Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
 18. Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
 19. Clock Hold: 'CLKIN'
 20. tsu
 21. tco
 22. tpd
 23. th
 24. Recovery: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
 25. Recovery: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
 26. Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
 27. Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
 28. Recovery: 'CLKIN'
 29. Removal: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
 30. Removal: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
 31. Removal: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
 32. Removal: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
 33. Removal: 'CLKIN'
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Slow Corner Signal Integrity Metrics
 37. Fast Corner Signal Integrity Metrics
 38. Ignored Timing Assignments
 39. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                                                            ; Slack      ; Required Time                     ; Actual Time                      ; From                                                                                                                                                                                           ; To                                                                                                                                                                                                               ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Failed Paths ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                                                                  ; -0.636 ns  ; 2.000 ns                          ; 2.636 ns                         ; Xin[15]                                                                                                                                                                                        ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                                            ; --                                                                                                                               ; CLKIN                                                                                                                            ; 23           ;
; Worst-case tco                                                                                                                                  ; -8.871 ns  ; 4.000 ns                          ; 12.871 ns                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 ; SOUT[1]                                                                                                                                                                                                          ; CLKIN                                                                                                                            ; --                                                                                                                               ; 360          ;
; Worst-case tpd                                                                                                                                  ; -4.162 ns  ; 2.000 ns                          ; 6.162 ns                         ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]                                                                                      ; TestOut[13]                                                                                                                                                                                                      ; --                                                                                                                               ; --                                                                                                                               ; 24           ;
; Worst-case th                                                                                                                                   ; 3.755 ns   ; 4.000 ns                          ; 0.245 ns                         ; Reload1                                                                                                                                                                                        ; core:inst14|timecalc[0]_OTERM511                                                                                                                                                                                 ; --                                                                                                                               ; CLKIN                                                                                                                            ; 0            ;
; Clock Setup: 'CLKIN'                                                                                                                            ; -8.289 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                                      ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; CLKIN                                                                                                                            ; 4103         ;
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]' ; -8.201 ns  ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34                           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 4692         ;
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]' ; -6.066 ns  ; 500.00 MHz ( period = 2.000 ns )  ; N/A                              ; Decode:inst3|Order[0]~_Duplicate_5                                                                                                                                                             ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 125          ;
; Clock Setup: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                            ; -4.989 ns  ; 0.26 MHz ( period = 3906.250 ns ) ; N/A                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                   ; OutputController:inst13|RD                                                                                                                                                                                       ; CLKIN                                                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ; 5596         ;
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]' ; -0.044 ns  ; 500.00 MHz ( period = 2.000 ns )  ; 489.24 MHz ( period = 2.044 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                          ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2            ;
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]' ; 0.147 ns   ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]                                                                                                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]                                                                                                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Setup: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                            ; 483.479 ns ; 1.02 MHz ( period = 976.562 ns )  ; 104.12 MHz ( period = 9.604 ns ) ; Decode:inst3|state[1]                                                                                                                                                                          ; Decode:inst3|adden                                                                                                                                                                                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; 0            ;
; Clock Hold: 'CLKIN'                                                                                                                             ; -3.327 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                                                                                                                  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN                                                                                                                            ; 521          ;
; Clock Hold: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                             ; -2.419 ns  ; 0.26 MHz ( period = 3906.250 ns ) ; N/A                              ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ; 512          ;
; Clock Hold: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                             ; -2.366 ns  ; 1.02 MHz ( period = 976.562 ns )  ; N/A                              ; MyRx:inst1|DataOut[4]~_Duplicate_1                                                                                                                                                             ; Decode:inst3|Data[4]                                                                                                                                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; 96           ;
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'  ; -0.833 ns  ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                                                                                                                     ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]                                                                                                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 3            ;
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'  ; 0.502 ns   ; 500.00 MHz ( period = 2.000 ns )  ; N/A                              ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                                                                                                                      ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                                                                                                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0            ;
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'  ; 0.502 ns   ; 125.00 MHz ( period = 8.000 ns )  ; N/A                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'  ; 0.569 ns   ; 500.00 MHz ( period = 2.000 ns )  ; N/A                              ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                          ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0            ;
; Recovery: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                               ; 0.302 ns   ; 8.379 ns                          ; 8.077 ns                         ; core:inst14|ClrFIFO~_Duplicate_1                                                                                                                                                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                 ; CLKIN                                                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ; 0            ;
; Recovery: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                               ; 0.297 ns   ; 4.409 ns                          ; 4.112 ns                         ; core:inst14|state[3]~_Duplicate_2                                                                                                                                                              ; inst49                                                                                                                                                                                                           ; CLKIN                                                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; 0            ;
; Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'    ; -1.303 ns  ; 6.774 ns                          ; 8.077 ns                         ; core:inst14|ClrFIFO~_Duplicate_1                                                                                                                                                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                 ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 93           ;
; Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'    ; -6.976 ns  ; 2.442 ns                          ; 9.418 ns                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                                                                                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 228          ;
; Recovery: 'CLKIN'                                                                                                                               ; 18.915 ns  ; 26.992 ns                         ; 8.077 ns                         ; core:inst14|ClrFIFO~_Duplicate_1                                                                                                                                                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                 ; CLKIN                                                                                                                            ; CLKIN                                                                                                                            ; 0            ;
; Removal: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                                ; 17.756 ns  ; 8.756 ns                          ; 26.512 ns                        ; core:inst14|ENOUT~_Duplicate_1                                                                                                                                                                 ; OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214                                                                                                                                               ; CLKIN                                                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ; 0            ;
; Removal: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                                ; 19.561 ns  ; 4.551 ns                          ; 24.112 ns                        ; core:inst14|state[3]~_Duplicate_2                                                                                                                                                              ; inst49                                                                                                                                                                                                           ; CLKIN                                                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; 0            ;
; Removal: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'     ; 7.957 ns   ; -1.154 ns                         ; 6.803 ns                         ; core:inst14|ClrFIFO~_Duplicate_1                                                                                                                                                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                                                       ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0            ;
; Removal: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'     ; 6.476 ns   ; -1.656 ns                         ; 4.820 ns                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]                                                                                                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Removal: 'CLKIN'                                                                                                                                ; -0.261 ns  ; 7.064 ns                          ; 6.803 ns                         ; core:inst14|ClrFIFO~_Duplicate_1                                                                                                                                                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                                                       ; CLKIN                                                                                                                            ; CLKIN                                                                                                                            ; 28           ;
; Total number of failed paths                                                                                                                    ;            ;                                   ;                                  ;                                                                                                                                                                                                ;                                                                                                                                                                                                                  ;                                                                                                                                  ;                                                                                                                                  ; 16406        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+--------------------+-------------------+-------------------+-------------+
; Option                                                                                               ; Setting            ; From              ; To                ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-------------------+-------------------+-------------+
; Device Name                                                                                          ; EP3C16F484C6       ;                   ;                   ;             ;
; Timing Models                                                                                        ; Final              ;                   ;                   ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                   ;                   ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                   ;                   ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                   ;                   ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                   ;                   ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                   ;                   ;             ;
; tpd Requirement                                                                                      ; 4 ns               ;                   ;                   ;             ;
; th Requirement                                                                                       ; 4 ns               ;                   ;                   ;             ;
; tsu Requirement                                                                                      ; 4 ns               ;                   ;                   ;             ;
; tco Requirement                                                                                      ; 4 ns               ;                   ;                   ;             ;
; fmax Requirement                                                                                     ; 500 MHz            ;                   ;                   ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                   ;                   ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                   ;                   ;             ;
; Enable Recovery/Removal analysis                                                                     ; On                 ;                   ;                   ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                   ;                   ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                   ;                   ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                   ;                   ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                   ;                   ;             ;
; Number of paths to report                                                                            ; 200                ;                   ;                   ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                   ;                   ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                   ;                   ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                   ;                   ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                   ;                   ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                   ;                   ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                   ;                   ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                   ;                   ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;                   ;                   ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                   ;                   ;             ;
; tpd Requirement                                                                                      ; 2 ns               ; *                 ; RandomSeq:inst8|* ;             ;
; tpd Requirement                                                                                      ; 2 ns               ; RandomSeq:inst8|* ; *                 ;             ;
; th Requirement                                                                                       ; 2 ns               ; *                 ; RandomSeq:inst8|* ;             ;
; th Requirement                                                                                       ; 2 ns               ; RandomSeq:inst8|* ; *                 ;             ;
; tsu Requirement                                                                                      ; 2 ns               ; *                 ; RandomSeq:inst8|* ;             ;
; tsu Requirement                                                                                      ; 2 ns               ; RandomSeq:inst8|* ; *                 ;             ;
; tsu Requirement                                                                                      ; 2 ns               ; Xin               ; *                 ;             ;
; tsu Requirement                                                                                      ; 3 ns               ; Xin               ; ALLStore*         ;             ;
; tco Requirement                                                                                      ; 2 ns               ; *                 ; RandomSeq:inst8|* ;             ;
; tco Requirement                                                                                      ; 2 ns               ; RandomSeq:inst8|* ; *                 ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+-------------------+-------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name                                                                                                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]                                            ;                    ; PLL output ; 0.26 MHz         ; -1.754 ns     ; -1.754 ns    ; CLKIN    ; 16                    ; 3125                ; AUTO     ;              ;
; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ;                    ; PLL output ; 1.02 MHz         ; -1.754 ns     ; -1.754 ns    ; CLKIN    ; 64                    ; 3125                ; AUTO     ;              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ;                    ; PLL output ; 500.0 MHz        ; -3.681 ns     ; -3.681 ns    ; CLKIN    ; 10                    ; 1                   ; AUTO     ;              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ;                    ; PLL output ; 500.0 MHz        ; -3.681 ns     ; -3.681 ns    ; CLKIN    ; 10                    ; 1                   ; 0.000 ns ; 180.000      ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ;                    ; PLL output ; 125.0 MHz        ; -3.681 ns     ; -3.681 ns    ; CLKIN    ; 5                     ; 2                   ; AUTO     ;              ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output ; 125.0 MHz        ; -3.681 ns     ; -3.681 ns    ; CLKIN    ; 5                     ; 2                   ; 0.000 ns ; 180.000      ;
; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[4] ;                    ; PLL output ; 250.0 MHz        ; -3.681 ns     ; -3.681 ns    ; CLKIN    ; 5                     ; 1                   ; AUTO     ;              ;
; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0]                        ;                    ; PLL output ; 24.5 MHz         ; -1.040 ns     ; -1.040 ns    ; CLKIN2   ; 49                    ; 100                 ; AUTO     ;              ;
; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]                        ;                    ; PLL output ; 2.0 MHz          ; -1.040 ns     ; -1.040 ns    ; CLKIN2   ; 1                     ; 25                  ; 0.000 ns ; 180.000      ;
; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]                        ;                    ; PLL output ; 0.0 MHz          ; -1.040 ns     ; -1.040 ns    ; CLKIN2   ; 1                     ; 20000               ; AUTO     ;              ;
; CLKIN                                                                                                                            ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
; CLKIN2                                                                                                                           ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------+---------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                               ; To                                  ; From Clock ; To Clock                                                                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------+---------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -4.989 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|RD          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; -3.076 ns                 ; 1.913 ns                ;
; -4.836 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|RD          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; -3.076 ns                 ; 1.760 ns                ;
; -4.727 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|RD          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; -3.085 ns                 ; 1.642 ns                ;
; -4.364 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|RD          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; -3.076 ns                 ; 1.288 ns                ;
; -3.854 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a387                     ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.341 ns                  ; 4.195 ns                ;
; -3.828 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a393                     ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.378 ns                  ; 4.206 ns                ;
; -3.790 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a388                     ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.381 ns                  ; 4.171 ns                ;
; -3.664 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a132                     ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.380 ns                  ; 4.044 ns                ;
; -3.636 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a260                     ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.383 ns                  ; 4.019 ns                ;
; -3.633 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.672 ns                  ; 4.305 ns                ;
; -3.629 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385                     ; OutputController:inst13|tDataIn[1]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.371 ns                  ; 4.000 ns                ;
; -3.552 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131                     ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.340 ns                  ; 3.892 ns                ;
; -3.520 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a129                     ; OutputController:inst13|tDataIn[1]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.370 ns                  ; 3.890 ns                ;
; -3.508 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a265                     ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.380 ns                  ; 3.888 ns                ;
; -3.459 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a259                     ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.343 ns                  ; 3.802 ns                ;
; -3.429 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a137                     ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.377 ns                  ; 3.806 ns                ;
; -3.427 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a3                       ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.339 ns                  ; 3.766 ns                ;
; -3.420 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a390                     ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.344 ns                  ; 3.764 ns                ;
; -3.410 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 4.126 ns                ;
; -3.410 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 4.126 ns                ;
; -3.403 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a414                     ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.369 ns                  ; 3.772 ns                ;
; -3.396 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a143                     ; OutputController:inst13|tDataIn[15] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.366 ns                  ; 3.762 ns                ;
; -3.392 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a401                     ; OutputController:inst13|tDataIn[17] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.341 ns                  ; 3.733 ns                ;
; -3.389 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a395                     ; OutputController:inst13|tDataIn[11] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.379 ns                  ; 3.768 ns                ;
; -3.382 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a156                     ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.366 ns                  ; 3.748 ns                ;
; -3.365 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6                       ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.342 ns                  ; 3.707 ns                ;
; -3.347 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a257                     ; OutputController:inst13|tDataIn[1]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.373 ns                  ; 3.720 ns                ;
; -3.336 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 4.052 ns                ;
; -3.336 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a144                     ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.332 ns                  ; 3.668 ns                ;
; -3.318 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a415                     ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.375 ns                  ; 3.693 ns                ;
; -3.308 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a403                     ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.334 ns                  ; 3.642 ns                ;
; -3.306 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 4.023 ns                ;
; -3.296 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.712 ns                  ; 4.008 ns                ;
; -3.285 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a404                     ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.340 ns                  ; 3.625 ns                ;
; -3.281 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                     ; OutputController:inst13|tDataIn[14] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.367 ns                  ; 3.648 ns                ;
; -3.277 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a28                      ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.375 ns                  ; 3.652 ns                ;
; -3.261 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                     ; OutputController:inst13|tDataIn[14] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.376 ns                  ; 3.637 ns                ;
; -3.261 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158                     ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.360 ns                  ; 3.621 ns                ;
; -3.257 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.973 ns                ;
; -3.257 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.973 ns                ;
; -3.255 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a411                     ; OutputController:inst13|tDataIn[27] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.341 ns                  ; 3.596 ns                ;
; -3.251 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.664 ns                  ; 3.915 ns                ;
; -3.248 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a147                     ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.325 ns                  ; 3.573 ns                ;
; -3.244 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a134                     ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.343 ns                  ; 3.587 ns                ;
; -3.240 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a159                     ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.366 ns                  ; 3.606 ns                ;
; -3.234 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.658 ns                  ; 3.892 ns                ;
; -3.227 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a20                      ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.340 ns                  ; 3.567 ns                ;
; -3.222 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a276                     ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.331 ns                  ; 3.553 ns                ;
; -3.222 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[27] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.904 ns                ;
; -3.221 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 3.938 ns                ;
; -3.220 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a409                     ; OutputController:inst13|tDataIn[25] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.334 ns                  ; 3.554 ns                ;
; -3.215 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                     ; OutputController:inst13|tDataIn[14] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.367 ns                  ; 3.582 ns                ;
; -3.213 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a262                     ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.346 ns                  ; 3.559 ns                ;
; -3.209 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[14] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 3.926 ns                ;
; -3.204 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a4                       ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.379 ns                  ; 3.583 ns                ;
; -3.195 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[13] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.870 ns                ;
; -3.190 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; OutputController:inst13|tDataIn[1]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.702 ns                  ; 3.892 ns                ;
; -3.186 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a284                     ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.366 ns                  ; 3.552 ns                ;
; -3.184 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a400                     ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.341 ns                  ; 3.525 ns                ;
; -3.182 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[27] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.864 ns                ;
; -3.181 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a287                     ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.366 ns                  ; 3.547 ns                ;
; -3.176 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.681 ns                  ; 3.857 ns                ;
; -3.161 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a412                     ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.375 ns                  ; 3.536 ns                ;
; -3.159 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.875 ns                ;
; -3.159 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.875 ns                ;
; -3.157 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.681 ns                  ; 3.838 ns                ;
; -3.153 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.709 ns                  ; 3.862 ns                ;
; -3.152 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; OutputController:inst13|tDataIn[25] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.658 ns                  ; 3.810 ns                ;
; -3.149 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a1                       ; OutputController:inst13|tDataIn[1]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.369 ns                  ; 3.518 ns                ;
; -3.148 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.707 ns                  ; 3.855 ns                ;
; -3.148 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.707 ns                  ; 3.855 ns                ;
; -3.141 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a272                     ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.332 ns                  ; 3.473 ns                ;
; -3.124 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[14] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 3.841 ns                ;
; -3.116 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.712 ns                  ; 3.828 ns                ;
; -3.114 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a148                     ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.331 ns                  ; 3.445 ns                ;
; -3.112 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                      ; OutputController:inst13|tDataIn[14] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.376 ns                  ; 3.488 ns                ;
; -3.105 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.780 ns                ;
; -3.101 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a19                      ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.334 ns                  ; 3.435 ns                ;
; -3.100 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a145                     ; OutputController:inst13|tDataIn[17] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.332 ns                  ; 3.432 ns                ;
; -3.095 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[25] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.770 ns                ;
; -3.094 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.769 ns                ;
; -3.094 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a155                     ; OutputController:inst13|tDataIn[27] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.332 ns                  ; 3.426 ns                ;
; -3.088 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                     ; OutputController:inst13|tDataIn[0]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.380 ns                  ; 3.468 ns                ;
; -3.086 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.761 ns                ;
; -3.085 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[24] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.673 ns                  ; 3.758 ns                ;
; -3.083 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a399                     ; OutputController:inst13|tDataIn[15] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.375 ns                  ; 3.458 ns                ;
; -3.080 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.681 ns                  ; 3.761 ns                ;
; -3.076 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[25] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.751 ns                ;
; -3.066 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[24] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.673 ns                  ; 3.739 ns                ;
; -3.066 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.710 ns                  ; 3.776 ns                ;
; -3.065 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a157                     ; OutputController:inst13|tDataIn[29] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.368 ns                  ; 3.433 ns                ;
; -3.064 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a396                     ; OutputController:inst13|tDataIn[12] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.380 ns                  ; 3.444 ns                ;
; -3.063 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a30                      ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.369 ns                  ; 3.432 ns                ;
; -3.062 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_2  ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.702 ns                  ; 3.764 ns                ;
; -3.050 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a151                     ; OutputController:inst13|tDataIn[23] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.367 ns                  ; 3.417 ns                ;
; -3.042 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[13] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.717 ns                ;
; -3.038 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 3.755 ns                ;
; -3.038 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a271                     ; OutputController:inst13|tDataIn[15] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.366 ns                  ; 3.404 ns                ;
; -3.035 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a266                     ; OutputController:inst13|tDataIn[10] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.383 ns                  ; 3.418 ns                ;
; -3.027 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a24                      ; OutputController:inst13|tDataIn[24] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.332 ns                  ; 3.359 ns                ;
; -3.024 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[15] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.740 ns                ;
; -3.024 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[21] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.740 ns                ;
; -3.024 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[26] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.740 ns                ;
; -3.024 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.740 ns                ;
; -3.017 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; OutputController:inst13|tDataIn[1]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.702 ns                  ; 3.719 ns                ;
; -3.011 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.719 ns                  ; 3.730 ns                ;
; -3.010 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a413                     ; OutputController:inst13|tDataIn[29] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.377 ns                  ; 3.387 ns                ;
; -3.009 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.684 ns                ;
; -2.999 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[25] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.674 ns                ;
; -2.998 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a136                     ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.378 ns                  ; 3.376 ns                ;
; -2.996 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a392                     ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.379 ns                  ; 3.375 ns                ;
; -2.993 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[2]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.679 ns                  ; 3.672 ns                ;
; -2.993 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.679 ns                  ; 3.672 ns                ;
; -2.989 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[24] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.673 ns                  ; 3.662 ns                ;
; -2.986 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.668 ns                ;
; -2.986 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.668 ns                ;
; -2.986 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[17] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.668 ns                ;
; -2.978 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a394                     ; OutputController:inst13|tDataIn[10] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.381 ns                  ; 3.359 ns                ;
; -2.977 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a407                     ; OutputController:inst13|tDataIn[23] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.376 ns                  ; 3.353 ns                ;
; -2.971 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[13] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.646 ns                ;
; -2.967 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_1  ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.702 ns                  ; 3.669 ns                ;
; -2.959 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a17                      ; OutputController:inst13|tDataIn[17] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.341 ns                  ; 3.300 ns                ;
; -2.954 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a9                       ; OutputController:inst13|tDataIn[9]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.376 ns                  ; 3.330 ns                ;
; -2.944 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.626 ns                ;
; -2.941 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[14] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 3.658 ns                ;
; -2.937 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.719 ns                  ; 3.656 ns                ;
; -2.937 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a16                      ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.341 ns                  ; 3.278 ns                ;
; -2.937 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[29] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.718 ns                  ; 3.655 ns                ;
; -2.933 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[11] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 3.650 ns                ;
; -2.933 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[13] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.666 ns                  ; 3.599 ns                ;
; -2.931 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a408                     ; OutputController:inst13|tDataIn[24] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.332 ns                  ; 3.263 ns                ;
; -2.928 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a268                     ; OutputController:inst13|tDataIn[12] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.382 ns                  ; 3.310 ns                ;
; -2.925 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a391                     ; OutputController:inst13|tDataIn[7]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.381 ns                  ; 3.306 ns                ;
; -2.924 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[4]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.719 ns                  ; 3.643 ns                ;
; -2.922 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[13] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.665 ns                  ; 3.587 ns                ;
; -2.917 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a12                      ; OutputController:inst13|tDataIn[12] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.378 ns                  ; 3.295 ns                ;
; -2.916 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a11                      ; OutputController:inst13|tDataIn[11] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.377 ns                  ; 3.293 ns                ;
; -2.913 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.710 ns                  ; 3.623 ns                ;
; -2.904 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a23                      ; OutputController:inst13|tDataIn[23] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.376 ns                  ; 3.280 ns                ;
; -2.898 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                       ; OutputController:inst13|tDataIn[0]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.378 ns                  ; 3.276 ns                ;
; -2.897 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.579 ns                ;
; -2.896 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.571 ns                ;
; -2.895 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a152                     ; OutputController:inst13|tDataIn[24] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.323 ns                  ; 3.218 ns                ;
; -2.895 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a27                      ; OutputController:inst13|tDataIn[27] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.341 ns                  ; 3.236 ns                ;
; -2.888 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.679 ns                  ; 3.567 ns                ;
; -2.886 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a25                      ; OutputController:inst13|tDataIn[25] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.334 ns                  ; 3.220 ns                ;
; -2.876 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a397                     ; OutputController:inst13|tDataIn[13] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.337 ns                  ; 3.213 ns                ;
; -2.871 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[15] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.587 ns                ;
; -2.871 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[21] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.587 ns                ;
; -2.871 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[26] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.587 ns                ;
; -2.871 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a285                     ; OutputController:inst13|tDataIn[29] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.368 ns                  ; 3.239 ns                ;
; -2.871 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.587 ns                ;
; -2.870 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a138                     ; OutputController:inst13|tDataIn[10] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.380 ns                  ; 3.250 ns                ;
; -2.857 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a264                     ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.381 ns                  ; 3.238 ns                ;
; -2.857 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.539 ns                ;
; -2.854 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a146                     ; OutputController:inst13|tDataIn[18] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.369 ns                  ; 3.223 ns                ;
; -2.854 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a275                     ; OutputController:inst13|tDataIn[19] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.325 ns                  ; 3.179 ns                ;
; -2.850 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a286                     ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.360 ns                  ; 3.210 ns                ;
; -2.848 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[11] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.717 ns                  ; 3.565 ns                ;
; -2.848 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; OutputController:inst13|tDataIn[16] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.675 ns                  ; 3.523 ns                ;
; -2.840 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[2]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.679 ns                  ; 3.519 ns                ;
; -2.840 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.679 ns                  ; 3.519 ns                ;
; -2.838 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_34 ; OutputController:inst13|tDataIn[17] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.674 ns                  ; 3.512 ns                ;
; -2.836 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a139                     ; OutputController:inst13|tDataIn[11] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.378 ns                  ; 3.214 ns                ;
; -2.836 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a402                     ; OutputController:inst13|tDataIn[18] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.378 ns                  ; 3.214 ns                ;
; -2.836 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_10 ; OutputController:inst13|tDataIn[28] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.700 ns                  ; 3.536 ns                ;
; -2.834 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a135                     ; OutputController:inst13|tDataIn[7]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.380 ns                  ; 3.214 ns                ;
; -2.833 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.515 ns                ;
; -2.833 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[17] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.682 ns                  ; 3.515 ns                ;
; -2.822 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                       ; OutputController:inst13|tDataIn[22] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.709 ns                  ; 3.531 ns                ;
; -2.820 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a281                     ; OutputController:inst13|tDataIn[25] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.325 ns                  ; 3.145 ns                ;
; -2.819 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_44 ; OutputController:inst13|tDataIn[11] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.711 ns                  ; 3.530 ns                ;
; -2.817 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a154                     ; OutputController:inst13|tDataIn[26] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.366 ns                  ; 3.183 ns                ;
; -2.804 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[30] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.701 ns                  ; 3.505 ns                ;
; -2.803 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[22] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.709 ns                  ; 3.512 ns                ;
; -2.800 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a10                      ; OutputController:inst13|tDataIn[10] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.379 ns                  ; 3.179 ns                ;
; -2.794 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a150                     ; OutputController:inst13|tDataIn[22] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.359 ns                  ; 3.153 ns                ;
; -2.792 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                                                     ; OutputController:inst13|tDataIn[6]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.665 ns                  ; 3.457 ns                ;
; -2.784 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; OutputController:inst13|tDataIn[29] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.718 ns                  ; 3.502 ns                ;
; -2.774 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_42 ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.709 ns                  ; 3.483 ns                ;
; -2.773 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[15] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.489 ns                ;
; -2.773 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[21] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.489 ns                ;
; -2.773 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[26] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.489 ns                ;
; -2.773 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.716 ns                  ; 3.489 ns                ;
; -2.772 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a141                     ; OutputController:inst13|tDataIn[13] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.336 ns                  ; 3.108 ns                ;
; -2.768 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a273                     ; OutputController:inst13|tDataIn[17] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.332 ns                  ; 3.100 ns                ;
; -2.768 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a280                     ; OutputController:inst13|tDataIn[24] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.323 ns                  ; 3.091 ns                ;
; -2.764 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                     ; OutputController:inst13|tDataIn[0]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.382 ns                  ; 3.146 ns                ;
; -2.762 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[15] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.707 ns                  ; 3.469 ns                ;
; -2.762 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[21] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.707 ns                  ; 3.469 ns                ;
; -2.762 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[26] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.707 ns                  ; 3.469 ns                ;
; -2.762 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42                                               ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.707 ns                  ; 3.469 ns                ;
; -2.753 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a274                     ; OutputController:inst13|tDataIn[18] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.369 ns                  ; 3.122 ns                ;
; -2.752 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_46 ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.711 ns                  ; 3.463 ns                ;
; -2.749 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[20] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.681 ns                  ; 3.430 ns                ;
; -2.746 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a8                       ; OutputController:inst13|tDataIn[8]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.377 ns                  ; 3.123 ns                ;
; -2.744 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a31                      ; OutputController:inst13|tDataIn[31] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.375 ns                  ; 3.119 ns                ;
; -2.743 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[12] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.718 ns                  ; 3.461 ns                ;
; -2.742 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[2]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.679 ns                  ; 3.421 ns                ;
; -2.742 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; OutputController:inst13|tDataIn[3]  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.625 ns                    ; 0.679 ns                  ; 3.421 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                    ;                                     ;            ;                                                                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------+---------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                  ; To                                                              ; From Clock                                                                            ; To Clock                                                                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 483.479 ns                              ; 104.12 MHz ( period = 9.604 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|adden                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.959 ns                ; 4.480 ns                ;
; 483.642 ns                              ; 107.78 MHz ( period = 9.278 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|adden                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.959 ns                ; 4.317 ns                ;
; 483.694 ns                              ; 109.00 MHz ( period = 9.174 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|SetTrigTime                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.140 ns                ; 2.446 ns                ;
; 483.695 ns                              ; 109.03 MHz ( period = 9.172 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|SoftReload                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.140 ns                ; 2.445 ns                ;
; 483.857 ns                              ; 113.02 MHz ( period = 8.848 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|SetTrigTime                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.140 ns                ; 2.283 ns                ;
; 483.858 ns                              ; 113.05 MHz ( period = 8.846 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|SoftReload                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.140 ns                ; 2.282 ns                ;
; 484.001 ns                              ; 116.82 MHz ( period = 8.560 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.111 ns                ; 4.110 ns                ;
; 484.164 ns                              ; 121.45 MHz ( period = 8.234 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.111 ns                ; 3.947 ns                ;
; 484.349 ns                              ; 127.16 MHz ( period = 7.864 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|TrigEN                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.000 ns                ; 3.651 ns                ;
; 484.512 ns                              ; 132.66 MHz ( period = 7.538 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|TrigEN                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.000 ns                ; 3.488 ns                ;
; 484.589 ns                              ; 135.43 MHz ( period = 7.384 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|SerPLL                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.102 ns                ; 3.513 ns                ;
; 484.615 ns                              ; 136.39 MHz ( period = 7.332 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|SerPLL                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.102 ns                ; 3.487 ns                ;
; 484.800 ns                              ; 143.64 MHz ( period = 6.962 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|SoftReload                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 1.326 ns                ;
; 484.804 ns                              ; 143.80 MHz ( period = 6.954 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|SoftReload                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 1.322 ns                ;
; 484.811 ns                              ; 144.09 MHz ( period = 6.940 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|SetTrigTime                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 1.315 ns                ;
; 484.863 ns                              ; 146.28 MHz ( period = 6.836 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|adden                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.945 ns                ; 3.082 ns                ;
; 484.867 ns                              ; 146.46 MHz ( period = 6.828 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|SetTrigTime                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 1.259 ns                ;
; 484.919 ns                              ; 148.72 MHz ( period = 6.724 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|adden                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.945 ns                ; 3.026 ns                ;
; 484.976 ns                              ; 151.29 MHz ( period = 6.610 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|TrigEN~_Duplicate_1                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.113 ns                ; 3.137 ns                ;
; 485.017 ns                              ; 153.19 MHz ( period = 6.528 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|SerPLL                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.088 ns                ; 3.071 ns                ;
; 485.037 ns                              ; 154.13 MHz ( period = 6.488 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|SerPLL                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.088 ns                ; 3.051 ns                ;
; 485.062 ns                              ; 155.33 MHz ( period = 6.438 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|SetTrigTime                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 1.064 ns                ;
; 485.085 ns                              ; 156.45 MHz ( period = 6.392 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|SoftReload                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 1.041 ns                ;
; 485.114 ns                              ; 157.88 MHz ( period = 6.334 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|adden                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.945 ns                ; 2.831 ns                ;
; 485.122 ns                              ; 158.28 MHz ( period = 6.318 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|SerPLL                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.088 ns                ; 2.966 ns                ;
; 485.139 ns                              ; 159.13 MHz ( period = 6.284 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|TrigEN~_Duplicate_1                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.113 ns                ; 2.974 ns                ;
; 485.158 ns                              ; 160.10 MHz ( period = 6.246 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|adden                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.945 ns                ; 2.787 ns                ;
; 485.177 ns                              ; 161.08 MHz ( period = 6.208 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|SetTrigTime                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 0.949 ns                ;
; 485.177 ns                              ; 161.08 MHz ( period = 6.208 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|SoftReload                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 486.126 ns                ; 0.949 ns                ;
; 485.240 ns                              ; 164.42 MHz ( period = 6.082 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|SerPLL                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.088 ns                ; 2.848 ns                ;
; 485.267 ns                              ; 165.89 MHz ( period = 6.028 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|adden~_Duplicate_1                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.113 ns                ; 2.846 ns                ;
; 485.315 ns                              ; 168.58 MHz ( period = 5.932 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|TrigEN                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.986 ns                ; 2.671 ns                ;
; 485.385 ns                              ; 172.65 MHz ( period = 5.792 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 2.712 ns                ;
; 485.430 ns                              ; 175.38 MHz ( period = 5.702 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|adden~_Duplicate_1                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.113 ns                ; 2.683 ns                ;
; 485.441 ns                              ; 176.06 MHz ( period = 5.680 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 2.656 ns                ;
; 485.484 ns                              ; 178.76 MHz ( period = 5.594 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|TrigEN                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.986 ns                ; 2.502 ns                ;
; 485.540 ns                              ; 182.42 MHz ( period = 5.482 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.111 ns                ; 2.571 ns                ;
; 485.543 ns                              ; 182.62 MHz ( period = 5.476 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|SetInit_S                                          ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.111 ns                ; 2.568 ns                ;
; 485.566 ns                              ; 184.16 MHz ( period = 5.430 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.111 ns                ; 2.545 ns                ;
; 485.625 ns                              ; 188.25 MHz ( period = 5.312 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|TrigEN                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.986 ns                ; 2.361 ns                ;
; 485.636 ns                              ; 189.04 MHz ( period = 5.290 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 2.461 ns                ;
; 485.680 ns                              ; 192.23 MHz ( period = 5.202 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 2.417 ns                ;
; 485.697 ns                              ; 193.50 MHz ( period = 5.168 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|TrigEN                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 487.986 ns                ; 2.289 ns                ;
; 485.706 ns                              ; 194.17 MHz ( period = 5.150 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|SetInit_S                                          ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.111 ns                ; 2.405 ns                ;
; 485.942 ns                              ; 213.77 MHz ( period = 4.678 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|TrigEN~_Duplicate_1                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 2.157 ns                ;
; 485.968 ns                              ; 216.17 MHz ( period = 4.626 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 2.129 ns                ;
; 485.988 ns                              ; 218.05 MHz ( period = 4.586 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 2.109 ns                ;
; 486.073 ns                              ; 226.45 MHz ( period = 4.416 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 2.024 ns                ;
; 486.111 ns                              ; 230.41 MHz ( period = 4.340 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|TrigEN~_Duplicate_1                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 1.988 ns                ;
; 486.191 ns                              ; 239.23 MHz ( period = 4.180 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 1.906 ns                ;
; 486.252 ns                              ; 246.43 MHz ( period = 4.058 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|TrigEN~_Duplicate_1                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 1.847 ns                ;
; 486.324 ns                              ; 255.49 MHz ( period = 3.914 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|TrigEN~_Duplicate_1                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 1.775 ns                ;
; 486.651 ns                              ; 306.75 MHz ( period = 3.260 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|adden~_Duplicate_1                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 1.448 ns                ;
; 486.707 ns                              ; 317.66 MHz ( period = 3.148 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|adden~_Duplicate_1                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 1.392 ns                ;
; 486.709 ns                              ; 318.07 MHz ( period = 3.144 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|SetInit_S                                          ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 1.388 ns                ;
; 486.713 ns                              ; 318.88 MHz ( period = 3.136 ns )                    ; Decode:inst3|Order[4] ; Decode:inst3|SetInit_S                                          ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 1.384 ns                ;
; 486.902 ns                              ; 362.58 MHz ( period = 2.758 ns )                    ; Decode:inst3|Order[7] ; Decode:inst3|adden~_Duplicate_1                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 1.197 ns                ;
; 486.946 ns                              ; 374.53 MHz ( period = 2.670 ns )                    ; Decode:inst3|Order[6] ; Decode:inst3|adden~_Duplicate_1                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.099 ns                ; 1.153 ns                ;
; 486.994 ns                              ; 388.50 MHz ( period = 2.574 ns )                    ; Decode:inst3|Order[5] ; Decode:inst3|SetInit_S                                          ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 1.103 ns                ;
; 487.177 ns                              ; 452.90 MHz ( period = 2.208 ns )                    ; Decode:inst3|Data[1]  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.504 ns                ; 1.327 ns                ;
; 487.194 ns                              ; 459.98 MHz ( period = 2.174 ns )                    ; Decode:inst3|Data[3]  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.422 ns                ; 1.228 ns                ;
; 487.206 ns                              ; 465.12 MHz ( period = 2.150 ns )                    ; Decode:inst3|Data[0]  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.231 ns                ; 1.025 ns                ;
; 487.569 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; Decode:inst3|Order[6] ; Decode:inst3|SetInit_S                                          ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.097 ns                ; 0.528 ns                ;
; 487.838 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; Decode:inst3|Data[2]  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.207 ns                ; 0.369 ns                ;
; 487.916 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; Decode:inst3|Data[5]  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.285 ns                ; 0.369 ns                ;
; 487.918 ns                              ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; Decode:inst3|Data[4]  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 488.281 ns                  ; 488.287 ns                ; 0.369 ns                ;
; 971.982 ns                              ; 218.34 MHz ( period = 4.580 ns )                    ; MyRx:inst1|num[1]     ; SEG7_LUT:inst43|WideOr5~0_OTERM53                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.390 ns                ;
; 971.982 ns                              ; 218.34 MHz ( period = 4.580 ns )                    ; MyRx:inst1|num[1]     ; SEG7_LUT:inst43|WideOr2~0_OTERM47                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.390 ns                ;
; 971.982 ns                              ; 218.34 MHz ( period = 4.580 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[5]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.390 ns                ;
; 971.982 ns                              ; 218.34 MHz ( period = 4.580 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[4]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.390 ns                ;
; 972.010 ns                              ; 219.68 MHz ( period = 4.552 ns )                    ; MyRx:inst1|num[2]     ; SEG7_LUT:inst43|WideOr5~0_OTERM53                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.362 ns                ;
; 972.010 ns                              ; 219.68 MHz ( period = 4.552 ns )                    ; MyRx:inst1|num[2]     ; SEG7_LUT:inst43|WideOr2~0_OTERM47                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.362 ns                ;
; 972.010 ns                              ; 219.68 MHz ( period = 4.552 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[5]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.362 ns                ;
; 972.010 ns                              ; 219.68 MHz ( period = 4.552 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[4]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.362 ns                ;
; 972.074 ns                              ; 222.82 MHz ( period = 4.488 ns )                    ; Decode:inst3|state[0] ; SEG7_LUT:inst43|WideOr2~0_OTERM5                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.384 ns                ; 4.310 ns                ;
; 972.074 ns                              ; 222.82 MHz ( period = 4.488 ns )                    ; Decode:inst3|state[0] ; SEG7_LUT:inst42|WideOr0~0_OTERM15                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.384 ns                ; 4.310 ns                ;
; 972.076 ns                              ; 222.92 MHz ( period = 4.486 ns )                    ; Decode:inst3|state[1] ; SEG7_LUT:inst43|WideOr2~0_OTERM5                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.384 ns                ; 4.308 ns                ;
; 972.076 ns                              ; 222.92 MHz ( period = 4.486 ns )                    ; Decode:inst3|state[1] ; SEG7_LUT:inst42|WideOr0~0_OTERM15                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.384 ns                ; 4.308 ns                ;
; 972.078 ns                              ; 223.02 MHz ( period = 4.484 ns )                    ; MyRx:inst1|num[0]     ; SEG7_LUT:inst43|WideOr5~0_OTERM53                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.294 ns                ;
; 972.078 ns                              ; 223.02 MHz ( period = 4.484 ns )                    ; MyRx:inst1|num[0]     ; SEG7_LUT:inst43|WideOr2~0_OTERM47                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.294 ns                ;
; 972.078 ns                              ; 223.02 MHz ( period = 4.484 ns )                    ; MyRx:inst1|num[0]     ; MyRx:inst1|DataOut[5]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.294 ns                ;
; 972.078 ns                              ; 223.02 MHz ( period = 4.484 ns )                    ; MyRx:inst1|num[0]     ; MyRx:inst1|DataOut[4]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.294 ns                ;
; 972.237 ns                              ; 231.21 MHz ( period = 4.325 ns )                    ; Decode:inst3|state[0] ; SEG7_LUT:inst43|WideOr5~0_OTERM11                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 4.146 ns                ;
; 972.239 ns                              ; 231.32 MHz ( period = 4.323 ns )                    ; Decode:inst3|state[1] ; SEG7_LUT:inst43|WideOr5~0_OTERM11                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 4.144 ns                ;
; 972.245 ns                              ; 231.64 MHz ( period = 4.317 ns )                    ; MyRx:inst1|num[3]     ; SEG7_LUT:inst43|WideOr5~0_OTERM53                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.127 ns                ;
; 972.245 ns                              ; 231.64 MHz ( period = 4.317 ns )                    ; MyRx:inst1|num[3]     ; SEG7_LUT:inst43|WideOr2~0_OTERM47                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.127 ns                ;
; 972.245 ns                              ; 231.64 MHz ( period = 4.317 ns )                    ; MyRx:inst1|num[3]     ; MyRx:inst1|DataOut[5]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.127 ns                ;
; 972.245 ns                              ; 231.64 MHz ( period = 4.317 ns )                    ; MyRx:inst1|num[3]     ; MyRx:inst1|DataOut[4]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.372 ns                ; 4.127 ns                ;
; 972.276 ns                              ; 233.32 MHz ( period = 4.286 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[2]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.377 ns                ; 4.101 ns                ;
; 972.284 ns                              ; 233.75 MHz ( period = 4.278 ns )                    ; MyRx:inst1|num[1]     ; SEG7_LUT:inst43|WideOr6~0_OTERM55                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.107 ns                ;
; 972.284 ns                              ; 233.75 MHz ( period = 4.278 ns )                    ; MyRx:inst1|num[1]     ; SEG7_LUT:inst29|WideOr3~0_OTERM35                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.107 ns                ;
; 972.284 ns                              ; 233.75 MHz ( period = 4.278 ns )                    ; MyRx:inst1|num[1]     ; SEG7_LUT:inst29|WideOr1~0_OTERM31                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.107 ns                ;
; 972.296 ns                              ; 234.41 MHz ( period = 4.266 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[2]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.377 ns                ; 4.081 ns                ;
; 972.312 ns                              ; 235.29 MHz ( period = 4.250 ns )                    ; MyRx:inst1|num[2]     ; SEG7_LUT:inst43|WideOr6~0_OTERM55                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.079 ns                ;
; 972.312 ns                              ; 235.29 MHz ( period = 4.250 ns )                    ; MyRx:inst1|num[2]     ; SEG7_LUT:inst29|WideOr3~0_OTERM35                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.079 ns                ;
; 972.312 ns                              ; 235.29 MHz ( period = 4.250 ns )                    ; MyRx:inst1|num[2]     ; SEG7_LUT:inst29|WideOr1~0_OTERM31                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.079 ns                ;
; 972.379 ns                              ; 239.06 MHz ( period = 4.183 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Order[7]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.013 ns                ;
; 972.379 ns                              ; 239.06 MHz ( period = 4.183 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Order[6]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.013 ns                ;
; 972.379 ns                              ; 239.06 MHz ( period = 4.183 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Order[4]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.013 ns                ;
; 972.379 ns                              ; 239.06 MHz ( period = 4.183 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Order[5]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.013 ns                ;
; 972.380 ns                              ; 239.12 MHz ( period = 4.182 ns )                    ; MyRx:inst1|num[0]     ; SEG7_LUT:inst43|WideOr6~0_OTERM55                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.011 ns                ;
; 972.380 ns                              ; 239.12 MHz ( period = 4.182 ns )                    ; MyRx:inst1|num[0]     ; SEG7_LUT:inst29|WideOr3~0_OTERM35                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.011 ns                ;
; 972.380 ns                              ; 239.12 MHz ( period = 4.182 ns )                    ; MyRx:inst1|num[0]     ; SEG7_LUT:inst29|WideOr1~0_OTERM31                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 4.011 ns                ;
; 972.381 ns                              ; 239.18 MHz ( period = 4.181 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Order[7]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.011 ns                ;
; 972.381 ns                              ; 239.18 MHz ( period = 4.181 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Order[6]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.011 ns                ;
; 972.381 ns                              ; 239.18 MHz ( period = 4.181 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Order[4]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.011 ns                ;
; 972.381 ns                              ; 239.18 MHz ( period = 4.181 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Order[5]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 4.011 ns                ;
; 972.459 ns                              ; 243.72 MHz ( period = 4.103 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]~_Duplicate_11_Duplicate                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.397 ns                ; 3.938 ns                ;
; 972.479 ns                              ; 244.92 MHz ( period = 4.083 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]~_Duplicate_11_Duplicate                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.397 ns                ; 3.918 ns                ;
; 972.479 ns                              ; 244.92 MHz ( period = 4.083 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_7_Duplicate                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.397 ns                ; 3.918 ns                ;
; 972.482 ns                              ; 245.10 MHz ( period = 4.080 ns )                    ; Decode:inst3|state[0] ; SEG7_LUT:inst43|WideOr6~0_OTERM13                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.385 ns                ; 3.903 ns                ;
; 972.484 ns                              ; 245.22 MHz ( period = 4.078 ns )                    ; Decode:inst3|state[1] ; SEG7_LUT:inst43|WideOr6~0_OTERM13                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.385 ns                ; 3.901 ns                ;
; 972.499 ns                              ; 246.12 MHz ( period = 4.063 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[0]~_Duplicate_7_Duplicate                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.397 ns                ; 3.898 ns                ;
; 972.502 ns                              ; 246.31 MHz ( period = 4.060 ns )                    ; MyRx:inst1|num[1]     ; SEG7_LUT:inst29|WideOr2~0_OTERM33                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.888 ns                ;
; 972.502 ns                              ; 246.31 MHz ( period = 4.060 ns )                    ; MyRx:inst1|num[1]     ; SEG7_LUT:inst29|WideOr0~0_OTERM29                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.888 ns                ;
; 972.502 ns                              ; 246.31 MHz ( period = 4.060 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[6]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.888 ns                ;
; 972.502 ns                              ; 246.31 MHz ( period = 4.060 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[7]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.888 ns                ;
; 972.505 ns                              ; 246.49 MHz ( period = 4.057 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_49                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.388 ns                ; 3.883 ns                ;
; 972.513 ns                              ; 246.97 MHz ( period = 4.049 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_2                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.397 ns                ; 3.884 ns                ;
; 972.522 ns                              ; 247.52 MHz ( period = 4.040 ns )                    ; Decode:inst3|SerPLL   ; Decode:inst3|SerPLL                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.378 ns                ; 3.856 ns                ;
; 972.525 ns                              ; 247.71 MHz ( period = 4.037 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[0]~_Duplicate_49                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.388 ns                ; 3.863 ns                ;
; 972.530 ns                              ; 248.02 MHz ( period = 4.032 ns )                    ; MyRx:inst1|num[2]     ; SEG7_LUT:inst29|WideOr2~0_OTERM33                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.860 ns                ;
; 972.530 ns                              ; 248.02 MHz ( period = 4.032 ns )                    ; MyRx:inst1|num[2]     ; SEG7_LUT:inst29|WideOr0~0_OTERM29                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.860 ns                ;
; 972.530 ns                              ; 248.02 MHz ( period = 4.032 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[6]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.860 ns                ;
; 972.530 ns                              ; 248.02 MHz ( period = 4.032 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[7]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.860 ns                ;
; 972.533 ns                              ; 248.20 MHz ( period = 4.029 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[0]~_Duplicate_2                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.397 ns                ; 3.864 ns                ;
; 972.547 ns                              ; 249.07 MHz ( period = 4.015 ns )                    ; MyRx:inst1|num[3]     ; SEG7_LUT:inst43|WideOr6~0_OTERM55                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 3.844 ns                ;
; 972.547 ns                              ; 249.07 MHz ( period = 4.015 ns )                    ; MyRx:inst1|num[3]     ; SEG7_LUT:inst29|WideOr3~0_OTERM35                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 3.844 ns                ;
; 972.547 ns                              ; 249.07 MHz ( period = 4.015 ns )                    ; MyRx:inst1|num[3]     ; SEG7_LUT:inst29|WideOr1~0_OTERM31                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.391 ns                ; 3.844 ns                ;
; 972.558 ns                              ; 249.75 MHz ( period = 4.004 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Order[1]~_Duplicate_3                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 3.834 ns                ;
; 972.558 ns                              ; 249.75 MHz ( period = 4.004 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Order[0]~_Duplicate_2                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 3.834 ns                ;
; 972.560 ns                              ; 249.88 MHz ( period = 4.002 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Order[1]~_Duplicate_3                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 3.832 ns                ;
; 972.560 ns                              ; 249.88 MHz ( period = 4.002 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Order[0]~_Duplicate_2                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 3.832 ns                ;
; 972.598 ns                              ; 252.27 MHz ( period = 3.964 ns )                    ; MyRx:inst1|num[0]     ; SEG7_LUT:inst29|WideOr2~0_OTERM33                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.792 ns                ;
; 972.598 ns                              ; 252.27 MHz ( period = 3.964 ns )                    ; MyRx:inst1|num[0]     ; SEG7_LUT:inst29|WideOr0~0_OTERM29                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.792 ns                ;
; 972.598 ns                              ; 252.27 MHz ( period = 3.964 ns )                    ; MyRx:inst1|num[0]     ; MyRx:inst1|DataOut[6]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.792 ns                ;
; 972.598 ns                              ; 252.27 MHz ( period = 3.964 ns )                    ; MyRx:inst1|num[0]     ; MyRx:inst1|DataOut[7]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.792 ns                ;
; 972.718 ns                              ; 260.15 MHz ( period = 3.844 ns )                    ; MyRx:inst1|state[2]   ; SEG7_LUT:inst43|WideOr5~0_OTERM53                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.655 ns                ;
; 972.718 ns                              ; 260.15 MHz ( period = 3.844 ns )                    ; MyRx:inst1|state[2]   ; SEG7_LUT:inst43|WideOr2~0_OTERM47                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.655 ns                ;
; 972.718 ns                              ; 260.15 MHz ( period = 3.844 ns )                    ; MyRx:inst1|state[2]   ; MyRx:inst1|DataOut[5]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.655 ns                ;
; 972.718 ns                              ; 260.15 MHz ( period = 3.844 ns )                    ; MyRx:inst1|state[2]   ; MyRx:inst1|DataOut[4]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.655 ns                ;
; 972.752 ns                              ; 262.47 MHz ( period = 3.810 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]~_Duplicate_23                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.380 ns                ; 3.628 ns                ;
; 972.765 ns                              ; 263.37 MHz ( period = 3.797 ns )                    ; MyRx:inst1|num[3]     ; SEG7_LUT:inst29|WideOr2~0_OTERM33                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.625 ns                ;
; 972.765 ns                              ; 263.37 MHz ( period = 3.797 ns )                    ; MyRx:inst1|num[3]     ; SEG7_LUT:inst29|WideOr0~0_OTERM29                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.625 ns                ;
; 972.765 ns                              ; 263.37 MHz ( period = 3.797 ns )                    ; MyRx:inst1|num[3]     ; MyRx:inst1|DataOut[6]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.625 ns                ;
; 972.765 ns                              ; 263.37 MHz ( period = 3.797 ns )                    ; MyRx:inst1|num[3]     ; MyRx:inst1|DataOut[7]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.390 ns                ; 3.625 ns                ;
; 972.772 ns                              ; 263.85 MHz ( period = 3.790 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]~_Duplicate_23                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.380 ns                ; 3.608 ns                ;
; 972.825 ns                              ; 267.59 MHz ( period = 3.737 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]~_Duplicate_19                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.569 ns                ;
; 972.825 ns                              ; 267.59 MHz ( period = 3.737 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_35                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.569 ns                ;
; 972.825 ns                              ; 267.59 MHz ( period = 3.737 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[3]~_Duplicate_21                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.569 ns                ;
; 972.835 ns                              ; 268.31 MHz ( period = 3.727 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]~_Duplicate_19_Duplicate                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.559 ns                ;
; 972.835 ns                              ; 268.31 MHz ( period = 3.727 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_47                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.559 ns                ;
; 972.839 ns                              ; 268.60 MHz ( period = 3.723 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.379 ns                ; 3.540 ns                ;
; 972.839 ns                              ; 268.60 MHz ( period = 3.723 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[3]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.379 ns                ; 3.540 ns                ;
; 972.845 ns                              ; 269.03 MHz ( period = 3.717 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]~_Duplicate_19                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.549 ns                ;
; 972.845 ns                              ; 269.03 MHz ( period = 3.717 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[0]~_Duplicate_35                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.549 ns                ;
; 972.845 ns                              ; 269.03 MHz ( period = 3.717 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[3]~_Duplicate_21                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.549 ns                ;
; 972.855 ns                              ; 269.76 MHz ( period = 3.707 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]~_Duplicate_19_Duplicate                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.539 ns                ;
; 972.855 ns                              ; 269.76 MHz ( period = 3.707 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[0]~_Duplicate_47                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.394 ns                ; 3.539 ns                ;
; 972.859 ns                              ; 270.05 MHz ( period = 3.703 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.379 ns                ; 3.520 ns                ;
; 972.859 ns                              ; 270.05 MHz ( period = 3.703 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[3]                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.379 ns                ; 3.520 ns                ;
; 972.889 ns                              ; 272.26 MHz ( period = 3.673 ns )                    ; MyRx:inst1|state[0]   ; SEG7_LUT:inst43|WideOr5~0_OTERM53                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.484 ns                ;
; 972.889 ns                              ; 272.26 MHz ( period = 3.673 ns )                    ; MyRx:inst1|state[0]   ; SEG7_LUT:inst43|WideOr2~0_OTERM47                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.484 ns                ;
; 972.889 ns                              ; 272.26 MHz ( period = 3.673 ns )                    ; MyRx:inst1|state[0]   ; MyRx:inst1|DataOut[5]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.484 ns                ;
; 972.889 ns                              ; 272.26 MHz ( period = 3.673 ns )                    ; MyRx:inst1|state[0]   ; MyRx:inst1|DataOut[4]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.484 ns                ;
; 972.932 ns                              ; 275.48 MHz ( period = 3.630 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]~_Duplicate_15                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.385 ns                ; 3.453 ns                ;
; 972.952 ns                              ; 277.01 MHz ( period = 3.610 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]~_Duplicate_15                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.385 ns                ; 3.433 ns                ;
; 972.959 ns                              ; 277.55 MHz ( period = 3.603 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]~_Duplicate_31                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 3.424 ns                ;
; 972.959 ns                              ; 277.55 MHz ( period = 3.603 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_33                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 3.424 ns                ;
; 972.959 ns                              ; 277.55 MHz ( period = 3.603 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[3]~_Duplicate_3_Duplicate                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 3.424 ns                ;
; 972.979 ns                              ; 279.10 MHz ( period = 3.583 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]~_Duplicate_31                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 3.404 ns                ;
; 972.979 ns                              ; 279.10 MHz ( period = 3.583 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[0]~_Duplicate_33                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 3.404 ns                ;
; 972.979 ns                              ; 279.10 MHz ( period = 3.583 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[3]~_Duplicate_3_Duplicate                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.383 ns                ; 3.404 ns                ;
; 973.001 ns                              ; 280.82 MHz ( period = 3.561 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[0]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.289 ns                ; 3.288 ns                ;
; 973.001 ns                              ; 280.82 MHz ( period = 3.561 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[4]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.288 ns                ; 3.287 ns                ;
; 973.001 ns                              ; 280.82 MHz ( period = 3.561 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[5]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.288 ns                ; 3.287 ns                ;
; 973.001 ns                              ; 280.82 MHz ( period = 3.561 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[6]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.288 ns                ; 3.287 ns                ;
; 973.001 ns                              ; 280.82 MHz ( period = 3.561 ns )                    ; MyRx:inst1|num[1]     ; MyRx:inst1|DataOut[7]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.289 ns                ; 3.288 ns                ;
; 973.017 ns                              ; 282.09 MHz ( period = 3.545 ns )                    ; MyRx:inst1|state[1]   ; SEG7_LUT:inst43|WideOr5~0_OTERM53                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.356 ns                ;
; 973.017 ns                              ; 282.09 MHz ( period = 3.545 ns )                    ; MyRx:inst1|state[1]   ; SEG7_LUT:inst43|WideOr2~0_OTERM47                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.356 ns                ;
; 973.017 ns                              ; 282.09 MHz ( period = 3.545 ns )                    ; MyRx:inst1|state[1]   ; MyRx:inst1|DataOut[5]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.356 ns                ;
; 973.017 ns                              ; 282.09 MHz ( period = 3.545 ns )                    ; MyRx:inst1|state[1]   ; MyRx:inst1|DataOut[4]~_Duplicate_1                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.373 ns                ; 3.356 ns                ;
; 973.018 ns                              ; 282.17 MHz ( period = 3.544 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[3]~_Duplicate_29                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.381 ns                ; 3.363 ns                ;
; 973.018 ns                              ; 282.17 MHz ( period = 3.544 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_5_Duplicate                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.381 ns                ; 3.363 ns                ;
; 973.020 ns                              ; 282.33 MHz ( period = 3.542 ns )                    ; MyRx:inst1|state[2]   ; SEG7_LUT:inst43|WideOr6~0_OTERM55                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 3.372 ns                ;
; 973.020 ns                              ; 282.33 MHz ( period = 3.542 ns )                    ; MyRx:inst1|state[2]   ; SEG7_LUT:inst29|WideOr3~0_OTERM35                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 3.372 ns                ;
; 973.020 ns                              ; 282.33 MHz ( period = 3.542 ns )                    ; MyRx:inst1|state[2]   ; SEG7_LUT:inst29|WideOr1~0_OTERM31                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.392 ns                ; 3.372 ns                ;
; 973.029 ns                              ; 283.05 MHz ( period = 3.533 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[0]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.289 ns                ; 3.260 ns                ;
; 973.029 ns                              ; 283.05 MHz ( period = 3.533 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[4]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.288 ns                ; 3.259 ns                ;
; 973.029 ns                              ; 283.05 MHz ( period = 3.533 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[5]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.288 ns                ; 3.259 ns                ;
; 973.029 ns                              ; 283.05 MHz ( period = 3.533 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[6]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.288 ns                ; 3.259 ns                ;
; 973.029 ns                              ; 283.05 MHz ( period = 3.533 ns )                    ; MyRx:inst1|num[2]     ; MyRx:inst1|DataOut[7]                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.289 ns                ; 3.260 ns                ;
; 973.038 ns                              ; 283.77 MHz ( period = 3.524 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[3]~_Duplicate_29                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.381 ns                ; 3.343 ns                ;
; 973.038 ns                              ; 283.77 MHz ( period = 3.524 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[0]~_Duplicate_5_Duplicate                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.381 ns                ; 3.343 ns                ;
; 973.051 ns                              ; 284.82 MHz ( period = 3.511 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[1]~_Duplicate_1                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.382 ns                ; 3.331 ns                ;
; 973.053 ns                              ; 284.98 MHz ( period = 3.509 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[3]~_Duplicate_41                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.378 ns                ; 3.325 ns                ;
; 973.063 ns                              ; 285.80 MHz ( period = 3.499 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[0]~_Duplicate_39                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.395 ns                ; 3.332 ns                ;
; 973.063 ns                              ; 285.80 MHz ( period = 3.499 ns )                    ; Decode:inst3|state[1] ; Decode:inst3|Data[3]~_Duplicate_9                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.395 ns                ; 3.332 ns                ;
; 973.071 ns                              ; 286.45 MHz ( period = 3.491 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[1]~_Duplicate_1                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.382 ns                ; 3.311 ns                ;
; 973.073 ns                              ; 286.62 MHz ( period = 3.489 ns )                    ; Decode:inst3|state[0] ; Decode:inst3|Data[3]~_Duplicate_41                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 976.562 ns                  ; 976.378 ns                ; 3.305 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                       ;                                                                 ;                                                                                       ;                                                                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                  ; To                                                                                                                    ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -6.066 ns                               ; None                                                ; Decode:inst3|Order[0]~_Duplicate_5                                                                                    ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.097 ns                 ; 0.969 ns                ;
; -6.034 ns                               ; None                                                ; Decode:inst3|Order[1]                                                                                                 ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.097 ns                 ; 0.937 ns                ;
; -5.972 ns                               ; None                                                ; Decode:inst3|Order[1]                                                                                                 ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.873 ns                ;
; -5.971 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_17_Duplicate_Duplicate                                                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.884 ns                ;
; -5.948 ns                               ; None                                                ; Decode:inst3|Order[0]~_Duplicate_5                                                                                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.097 ns                 ; 0.851 ns                ;
; -5.939 ns                               ; None                                                ; Decode:inst3|Order[0]~_Duplicate_5                                                                                    ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.097 ns                 ; 0.842 ns                ;
; -5.935 ns                               ; None                                                ; Decode:inst3|Order[1]                                                                                                 ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.097 ns                 ; 0.838 ns                ;
; -5.931 ns                               ; None                                                ; Decode:inst3|Order[1]                                                                                                 ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.097 ns                 ; 0.834 ns                ;
; -5.890 ns                               ; None                                                ; Decode:inst3|Order[0]~_Duplicate_5                                                                                    ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.791 ns                ;
; -5.865 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_17_Duplicate_Duplicate                                                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.096 ns                 ; 0.769 ns                ;
; -5.774 ns                               ; None                                                ; Decode:inst3|Data[0]                                                                                                  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.687 ns                ;
; -5.759 ns                               ; None                                                ; Decode:inst3|Data[3]                                                                                                  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.660 ns                ;
; -5.755 ns                               ; None                                                ; Decode:inst3|Data[1]                                                                                                  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.656 ns                ;
; -5.751 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_27_Duplicate_Duplicate                                                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.112 ns                 ; 0.639 ns                ;
; -5.736 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_33                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.637 ns                ;
; -5.735 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_5_Duplicate                                                                           ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.100 ns                 ; 0.635 ns                ;
; -5.735 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_1                                                                                     ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.100 ns                 ; 0.635 ns                ;
; -5.735 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_23                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.636 ns                ;
; -5.734 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_7_Duplicate                                                                           ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.635 ns                ;
; -5.734 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_35                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.635 ns                ;
; -5.733 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_2                                                                                     ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.098 ns                 ; 0.635 ns                ;
; -5.733 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_15                                                                                    ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.096 ns                 ; 0.637 ns                ;
; -5.724 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_25                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.637 ns                ;
; -5.671 ns                               ; None                                                ; Decode:inst3|Data[0]                                                                                                  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.584 ns                ;
; -5.668 ns                               ; None                                                ; Decode:inst3|Data[0]                                                                                                  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.581 ns                ;
; -5.668 ns                               ; None                                                ; Decode:inst3|Data[0]                                                                                                  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.581 ns                ;
; -5.667 ns                               ; None                                                ; Decode:inst3|Data[0]                                                                                                  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.580 ns                ;
; -5.629 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_39                                                                                    ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.096 ns                 ; 0.533 ns                ;
; -5.629 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_39                                                                                    ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.096 ns                 ; 0.533 ns                ;
; -5.628 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_43                                                                                    ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.541 ns                ;
; -5.628 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_39                                                                                    ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.096 ns                 ; 0.532 ns                ;
; -5.627 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_43                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.540 ns                ;
; -5.625 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_43                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.538 ns                ;
; -5.624 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_43                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.537 ns                ;
; -5.623 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_13                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.105 ns                 ; 0.518 ns                ;
; -5.623 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_13                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.105 ns                 ; 0.518 ns                ;
; -5.622 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_3                                                                                     ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.100 ns                 ; 0.522 ns                ;
; -5.622 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_3                                                                                     ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.100 ns                 ; 0.522 ns                ;
; -5.621 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_49                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.111 ns                 ; 0.510 ns                ;
; -5.619 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_45                                                                                    ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.532 ns                ;
; -5.619 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_41                                                                                    ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.520 ns                ;
; -5.618 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_41                                                                                    ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.519 ns                ;
; -5.618 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_45                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.531 ns                ;
; -5.615 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_51                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.105 ns                 ; 0.510 ns                ;
; -5.614 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_23_Duplicate                                                                          ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.105 ns                 ; 0.509 ns                ;
; -5.614 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_45                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.087 ns                 ; 0.527 ns                ;
; -5.611 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_11_Duplicate                                                                          ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.512 ns                ;
; -5.609 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_19_Duplicate                                                                          ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.510 ns                ;
; -5.609 ns                               ; None                                                ; Decode:inst3|Data[0]~_Duplicate_47                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.510 ns                ;
; -5.609 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_31                                                                                    ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.510 ns                ;
; -5.609 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_29                                                                                    ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.100 ns                 ; 0.509 ns                ;
; -5.608 ns                               ; None                                                ; Decode:inst3|Data[1]~_Duplicate_19                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.509 ns                ;
; -5.608 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_3_Duplicate                                                                           ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                                                                           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.509 ns                ;
; -5.606 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_37                                                                                    ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.096 ns                 ; 0.510 ns                ;
; -5.606 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_21                                                                                    ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.099 ns                 ; 0.507 ns                ;
; -5.604 ns                               ; None                                                ; Decode:inst3|Data[3]~_Duplicate_9                                                                                     ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]                                                                             ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.062 ns                    ; -5.096 ns                 ; 0.508 ns                ;
; -1.900 ns                               ; None                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                       ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; -1.097 ns                 ; 0.803 ns                ;
; -1.894 ns                               ; None                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                       ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; -1.097 ns                 ; 0.797 ns                ;
; -1.868 ns                               ; None                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                       ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; -1.097 ns                 ; 0.771 ns                ;
; -1.792 ns                               ; None                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                       ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; -1.097 ns                 ; 0.695 ns                ;
; -1.792 ns                               ; None                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                       ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; -1.097 ns                 ; 0.695 ns                ;
; -1.786 ns                               ; None                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                       ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]_OTERM1118 ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; -1.097 ns                 ; 0.689 ns                ;
; -1.776 ns                               ; None                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                       ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; -1.099 ns                 ; 0.677 ns                ;
; -0.378 ns                               ; 420.52 MHz ( period = 2.378 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.800 ns                  ; 2.178 ns                ;
; -0.294 ns                               ; 435.92 MHz ( period = 2.294 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.820 ns                  ; 2.114 ns                ;
; -0.277 ns                               ; 439.17 MHz ( period = 2.277 ns )                    ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.800 ns                  ; 2.077 ns                ;
; -0.276 ns                               ; 439.37 MHz ( period = 2.276 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 2.088 ns                ;
; -0.274 ns                               ; 439.75 MHz ( period = 2.274 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 2.086 ns                ;
; -0.270 ns                               ; 440.53 MHz ( period = 2.270 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 2.082 ns                ;
; -0.268 ns                               ; 440.92 MHz ( period = 2.268 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 2.080 ns                ;
; -0.268 ns                               ; 440.92 MHz ( period = 2.268 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 2.080 ns                ;
; -0.263 ns                               ; 441.89 MHz ( period = 2.263 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 2.075 ns                ;
; -0.244 ns                               ; 445.63 MHz ( period = 2.244 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 2.046 ns                ;
; -0.244 ns                               ; 445.63 MHz ( period = 2.244 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 2.046 ns                ;
; -0.235 ns                               ; 447.43 MHz ( period = 2.235 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.798 ns                  ; 2.033 ns                ;
; -0.233 ns                               ; 447.83 MHz ( period = 2.233 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.819 ns                  ; 2.052 ns                ;
; -0.230 ns                               ; 448.43 MHz ( period = 2.230 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.800 ns                  ; 2.030 ns                ;
; -0.222 ns                               ; 450.05 MHz ( period = 2.222 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 2.034 ns                ;
; -0.197 ns                               ; 455.17 MHz ( period = 2.197 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.801 ns                  ; 1.998 ns                ;
; -0.197 ns                               ; 455.17 MHz ( period = 2.197 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.801 ns                  ; 1.998 ns                ;
; -0.197 ns                               ; 455.17 MHz ( period = 2.197 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.804 ns                  ; 2.001 ns                ;
; -0.193 ns                               ; 456.00 MHz ( period = 2.193 ns )                    ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.820 ns                  ; 2.013 ns                ;
; -0.188 ns                               ; 457.04 MHz ( period = 2.188 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.982 ns                ;
; -0.187 ns                               ; 457.25 MHz ( period = 2.187 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.797 ns                  ; 1.984 ns                ;
; -0.170 ns                               ; 460.83 MHz ( period = 2.170 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.982 ns                ;
; -0.153 ns                               ; 464.47 MHz ( period = 2.153 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.947 ns                ;
; -0.152 ns                               ; 464.68 MHz ( period = 2.152 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.946 ns                ;
; -0.151 ns                               ; 464.90 MHz ( period = 2.151 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.945 ns                ;
; -0.146 ns                               ; 465.98 MHz ( period = 2.146 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.820 ns                  ; 1.966 ns                ;
; -0.143 ns                               ; 466.64 MHz ( period = 2.143 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 1.945 ns                ;
; -0.143 ns                               ; 466.64 MHz ( period = 2.143 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 1.945 ns                ;
; -0.140 ns                               ; 467.29 MHz ( period = 2.140 ns )                    ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.819 ns                  ; 1.959 ns                ;
; -0.137 ns                               ; 467.95 MHz ( period = 2.137 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.819 ns                  ; 1.956 ns                ;
; -0.131 ns                               ; 469.26 MHz ( period = 2.131 ns )                    ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.798 ns                  ; 1.929 ns                ;
; -0.125 ns                               ; 470.59 MHz ( period = 2.125 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 1.927 ns                ;
; -0.124 ns                               ; 470.81 MHz ( period = 2.124 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 1.926 ns                ;
; -0.120 ns                               ; 471.70 MHz ( period = 2.120 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.932 ns                ;
; -0.105 ns                               ; 475.06 MHz ( period = 2.105 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.899 ns                ;
; -0.102 ns                               ; 475.74 MHz ( period = 2.102 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.803 ns                  ; 1.905 ns                ;
; -0.095 ns                               ; 477.33 MHz ( period = 2.095 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.804 ns                  ; 1.899 ns                ;
; -0.087 ns                               ; 479.16 MHz ( period = 2.087 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.899 ns                ;
; -0.083 ns                               ; 480.08 MHz ( period = 2.083 ns )                    ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.797 ns                  ; 1.880 ns                ;
; -0.073 ns                               ; 482.39 MHz ( period = 2.073 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.804 ns                  ; 1.877 ns                ;
; -0.067 ns                               ; 483.79 MHz ( period = 2.067 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.861 ns                ;
; -0.066 ns                               ; 484.03 MHz ( period = 2.066 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.860 ns                ;
; -0.065 ns                               ; 484.26 MHz ( period = 2.065 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.859 ns                ;
; -0.062 ns                               ; 484.97 MHz ( period = 2.062 ns )                    ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.811 ns                  ; 1.873 ns                ;
; -0.061 ns                               ; 485.20 MHz ( period = 2.061 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.819 ns                  ; 1.880 ns                ;
; -0.033 ns                               ; 491.88 MHz ( period = 2.033 ns )                    ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]_OTERM1118 ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.803 ns                  ; 1.836 ns                ;
; -0.033 ns                               ; 491.88 MHz ( period = 2.033 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.845 ns                ;
; -0.033 ns                               ; 491.88 MHz ( period = 2.033 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.845 ns                ;
; -0.032 ns                               ; 492.13 MHz ( period = 2.032 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.837 ns                ;
; -0.032 ns                               ; 492.13 MHz ( period = 2.032 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.837 ns                ;
; -0.032 ns                               ; 492.13 MHz ( period = 2.032 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.837 ns                ;
; -0.031 ns                               ; 492.37 MHz ( period = 2.031 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.843 ns                ;
; -0.028 ns                               ; 493.10 MHz ( period = 2.028 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.840 ns                ;
; -0.017 ns                               ; 495.79 MHz ( period = 2.017 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.801 ns                  ; 1.818 ns                ;
; -0.017 ns                               ; 495.79 MHz ( period = 2.017 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.801 ns                  ; 1.818 ns                ;
; -0.012 ns                               ; 497.02 MHz ( period = 2.012 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.824 ns                ;
; -0.012 ns                               ; 497.02 MHz ( period = 2.012 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.824 ns                ;
; -0.009 ns                               ; 497.76 MHz ( period = 2.009 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.821 ns                ;
; -0.005 ns                               ; 498.75 MHz ( period = 2.005 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.817 ns                ;
; -0.005 ns                               ; 498.75 MHz ( period = 2.005 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.811 ns                  ; 1.816 ns                ;
; -0.005 ns                               ; 498.75 MHz ( period = 2.005 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.817 ns                ;
; -0.002 ns                               ; 499.50 MHz ( period = 2.002 ns )                    ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.814 ns                ;
; 0.015 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.798 ns                  ; 1.783 ns                ;
; 0.025 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.787 ns                ;
; 0.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.785 ns                ;
; 0.031 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.781 ns                ;
; 0.032 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.819 ns                  ; 1.787 ns                ;
; 0.035 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.819 ns                  ; 1.784 ns                ;
; 0.035 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.804 ns                  ; 1.769 ns                ;
; 0.048 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.764 ns                ;
; 0.057 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[1]                                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.831 ns                  ; 1.774 ns                ;
; 0.061 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.733 ns                ;
; 0.062 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]_OTERM1118 ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 1.740 ns                ;
; 0.062 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]_OTERM1118 ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 1.740 ns                ;
; 0.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.797 ns                  ; 1.734 ns                ;
; 0.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.741 ns                ;
; 0.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.741 ns                ;
; 0.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.741 ns                ;
; 0.068 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.748 ns                ;
; 0.068 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.748 ns                ;
; 0.068 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.748 ns                ;
; 0.073 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.804 ns                  ; 1.731 ns                ;
; 0.079 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.733 ns                ;
; 0.090 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.801 ns                  ; 1.711 ns                ;
; 0.090 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.801 ns                  ; 1.711 ns                ;
; 0.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.811 ns                  ; 1.720 ns                ;
; 0.092 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.724 ns                ;
; 0.102 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.710 ns                ;
; 0.104 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.708 ns                ;
; 0.108 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.704 ns                ;
; 0.121 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.803 ns                  ; 1.682 ns                ;
; 0.123 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.802 ns                  ; 1.679 ns                ;
; 0.140 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.822 ns                  ; 1.682 ns                ;
; 0.149 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.663 ns                ;
; 0.172 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.640 ns                ;
; 0.172 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.640 ns                ;
; 0.177 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.635 ns                ;
; 0.184 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.632 ns                ;
; 0.184 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.632 ns                ;
; 0.184 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.632 ns                ;
; 0.187 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.618 ns                ;
; 0.187 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.618 ns                ;
; 0.187 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.805 ns                  ; 1.618 ns                ;
; 0.194 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.622 ns                ;
; 0.201 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]                                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.815 ns                  ; 1.614 ns                ;
; 0.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.607 ns                ;
; 0.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.607 ns                ;
; 0.209 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.607 ns                ;
; 0.224 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.570 ns                ;
; 0.225 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.569 ns                ;
; 0.226 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.794 ns                  ; 1.568 ns                ;
; 0.242 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.810 ns                  ; 1.568 ns                ;
; 0.243 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.813 ns                  ; 1.570 ns                ;
; 0.251 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]                                                                        ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]                                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.804 ns                  ; 1.553 ns                ;
; 0.252 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.829 ns                  ; 1.577 ns                ;
; 0.256 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.556 ns                ;
; 0.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.825 ns                  ; 1.563 ns                ;
; 0.267 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]                                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.822 ns                  ; 1.555 ns                ;
; 0.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]                                                                          ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]                                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.825 ns                  ; 1.548 ns                ;
; 0.278 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.538 ns                ;
; 0.292 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.520 ns                ;
; 0.292 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.520 ns                ;
; 0.295 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.812 ns                  ; 1.517 ns                ;
; 0.325 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.804 ns                  ; 1.479 ns                ;
; 0.335 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.820 ns                  ; 1.485 ns                ;
; 0.337 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.820 ns                  ; 1.483 ns                ;
; 0.337 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.808 ns                  ; 1.471 ns                ;
; 0.354 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                                          ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[1]                                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.822 ns                  ; 1.468 ns                ;
; 0.357 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.815 ns                  ; 1.458 ns                ;
; 0.362 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.454 ns                ;
; 0.372 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.820 ns                  ; 1.448 ns                ;
; 0.372 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.813 ns                  ; 1.441 ns                ;
; 0.375 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.820 ns                  ; 1.445 ns                ;
; 0.379 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.816 ns                  ; 1.437 ns                ;
; 0.384 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]                                                                        ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.842 ns                  ; 1.458 ns                ;
; 0.416 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.800 ns                  ; 1.384 ns                ;
; 0.419 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]                                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 2.000 ns                    ; 1.822 ns                  ; 1.403 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                       ;                                                                                                                       ;                                                                                                                                  ;                                                                                                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+---------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                                                                                                  ; To                                                                                                    ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.044 ns ; 489.24 MHz ( period = 2.044 ns )            ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.944 ns                  ; 1.988 ns                ;
; -0.002 ns ; 499.50 MHz ( period = 2.002 ns )            ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.944 ns                  ; 1.946 ns                ;
; 0.046 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.944 ns                  ; 1.898 ns                ;
; 0.088 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.944 ns                  ; 1.856 ns                ;
; 0.130 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.936 ns                  ; 1.806 ns                ;
; 0.235 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.934 ns                  ; 1.699 ns                ;
; 0.264 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.831 ns                  ; 1.567 ns                ;
; 0.299 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.831 ns                  ; 1.532 ns                ;
; 0.329 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.934 ns                  ; 1.605 ns                ;
; 0.343 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.934 ns                  ; 1.591 ns                ;
; 0.371 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.936 ns                  ; 1.565 ns                ;
; 0.396 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.921 ns                  ; 1.525 ns                ;
; 0.408 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.940 ns                  ; 1.532 ns                ;
; 0.414 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.936 ns                  ; 1.522 ns                ;
; 0.422 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.934 ns                  ; 1.512 ns                ;
; 0.459 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.920 ns                  ; 1.461 ns                ;
; 0.833 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.815 ns                  ; 0.982 ns                ;
; 0.957 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.815 ns                  ; 0.858 ns                ;
; 0.969 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.927 ns                  ; 0.958 ns                ;
; 0.975 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.841 ns                ;
; 0.985 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.927 ns                  ; 0.942 ns                ;
; 1.156 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.660 ns                ;
; 1.157 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.659 ns                ;
; 1.157 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.659 ns                ;
; 1.158 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.658 ns                ;
; 1.158 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.658 ns                ;
; 1.159 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.657 ns                ;
; 1.160 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.656 ns                ;
; 1.160 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.656 ns                ;
; 1.161 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.655 ns                ;
; 1.170 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.646 ns                ;
; 1.284 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.532 ns                ;
; 1.284 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.532 ns                ;
; 1.285 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.531 ns                ;
; 1.286 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.530 ns                ;
; 1.286 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.530 ns                ;
; 1.286 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.530 ns                ;
; 1.286 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.530 ns                ;
; 1.287 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.529 ns                ;
; 1.287 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.529 ns                ;
; 1.287 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.529 ns                ;
; 1.287 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.529 ns                ;
; 1.287 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.529 ns                ;
; 1.288 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.528 ns                ;
; 1.288 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.528 ns                ;
; 1.288 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.528 ns                ;
; 1.288 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.528 ns                ;
; 1.289 ns  ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 2.000 ns                    ; 1.816 ns                  ; 0.527 ns                ;
+-----------+---------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                           ; To                                                                                                                                                                                                                ; From Clock                                                                            ; To Clock                                                                                                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -8.201 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.916 ns                ;
; -8.166 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.881 ns                ;
; -8.118 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.833 ns                ;
; -8.053 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.665 ns                ;
; -8.024 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.739 ns                ;
; -8.018 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.630 ns                ;
; -7.970 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.582 ns                ;
; -7.970 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.685 ns                ;
; -7.911 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.626 ns                ;
; -7.899 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.390 ns                 ; 3.509 ns                ;
; -7.876 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.488 ns                ;
; -7.864 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.390 ns                 ; 3.474 ns                ;
; -7.858 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.470 ns                ;
; -7.853 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.568 ns                ;
; -7.851 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.464 ns                ;
; -7.831 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.444 ns                ;
; -7.823 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.435 ns                ;
; -7.822 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.434 ns                ;
; -7.818 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.289 ns                 ; 3.529 ns                ;
; -7.816 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.390 ns                 ; 3.426 ns                ;
; -7.816 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.429 ns                ;
; -7.811 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.424 ns                ;
; -7.798 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.513 ns                ;
; -7.796 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.409 ns                ;
; -7.783 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.289 ns                 ; 3.494 ns                ;
; -7.776 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.389 ns                ;
; -7.775 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.387 ns                ;
; -7.768 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.381 ns                ;
; -7.763 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.375 ns                ;
; -7.754 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.281 ns                 ; 3.473 ns                ;
; -7.748 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.361 ns                ;
; -7.735 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.289 ns                 ; 3.446 ns                ;
; -7.728 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.341 ns                ;
; -7.722 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.390 ns                 ; 3.332 ns                ;
; -7.721 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.975 ns                 ; 3.746 ns                ;
; -7.714 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.429 ns                ;
; -7.705 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.317 ns                ;
; -7.705 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.978 ns                 ; 3.727 ns                ;
; -7.681 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.293 ns                ;
; -7.674 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.287 ns                ;
; -7.673 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.388 ns                ;
; -7.670 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.970 ns                 ; 3.700 ns                ;
; -7.667 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~portb_address_reg0  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.972 ns                 ; 3.695 ns                ;
; -7.662 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.975 ns                 ; 3.687 ns                ;
; -7.658 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.281 ns                 ; 3.377 ns                ;
; -7.654 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.267 ns                ;
; -7.650 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.262 ns                ;
; -7.641 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.289 ns                 ; 3.352 ns                ;
; -7.627 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.239 ns                ;
; -7.620 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.233 ns                ;
; -7.607 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.966 ns                 ; 3.641 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a382                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a381                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a373                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a365                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a364                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a357                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a349                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a341                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a340                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a333                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a332                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a325                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a318                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a317                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a309                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a301                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a300                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.601 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.081 ns                 ; 3.520 ns                ;
; -7.600 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.213 ns                ;
; -7.596 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.969 ns                 ; 3.627 ns                ;
; -7.592 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.204 ns                ;
; -7.587 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~portb_address_reg0  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.968 ns                 ; 3.619 ns                ;
; -7.587 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.289 ns                 ; 3.298 ns                ;
; -7.584 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.979 ns                 ; 3.605 ns                ;
; -7.584 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.298 ns                 ; 3.286 ns                ;
; -7.579 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.294 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a510                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a509                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a501                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a493                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a492                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a485                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a477                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a469                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a468                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a461                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a460                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a453                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a446                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a445                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a437                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a429                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a428                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.576 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.498 ns                ;
; -7.568 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.180 ns                ;
; -7.564 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_46           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.281 ns                 ; 3.283 ns                ;
; -7.561 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.967 ns                 ; 3.594 ns                ;
; -7.559 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.983 ns                 ; 3.576 ns                ;
; -7.544 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.259 ns                ;
; -7.543 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.986 ns                 ; 3.557 ns                ;
; -7.541 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.153 ns                ;
; -7.541 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.154 ns                ;
; -7.541 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.981 ns                 ; 3.560 ns                ;
; -7.532 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.970 ns                 ; 3.562 ns                ;
; -7.532 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.972 ns                 ; 3.560 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a254                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a253                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a245                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a237                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a236                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a229                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a221                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a213                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a212                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a205                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a204                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a197                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a190                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a189                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a181                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a173                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a172                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.078 ns                 ; 3.452 ns                ;
; -7.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.969 ns                 ; 3.561 ns                ;
; -7.528 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.289 ns                 ; 3.239 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a126                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a125                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a117                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a109                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a108                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a101                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a93                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a85                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a84                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a77                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a76                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a69                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a62                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a61                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a53                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a45                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a44                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.526 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.075 ns                 ; 3.451 ns                ;
; -7.517 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.130 ns                ;
; -7.510 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.122 ns                ;
; -7.508 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.978 ns                 ; 3.530 ns                ;
; -7.506 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.388 ns                 ; 3.118 ns                ;
; -7.505 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~portb_address_reg0  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.980 ns                 ; 3.525 ns                ;
; -7.500 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.983 ns                 ; 3.517 ns                ;
; -7.496 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.285 ns                 ; 3.211 ns                ;
; -7.495 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.959 ns                 ; 3.536 ns                ;
; -7.494 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.967 ns                 ; 3.527 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a127                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a119                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a118                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a111                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a110                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a103                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a102                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a94                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a86                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a78                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a70                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a63                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a55                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a54                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a47                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a46                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a39                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.491 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.071 ns                 ; 3.420 ns                ;
; -7.490 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.967 ns                 ; 3.523 ns                ;
; -7.483 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.096 ns                ;
; -7.482 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.387 ns                 ; 3.095 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a255                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a247                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a246                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a239                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a238                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a231                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a230                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a222                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a214                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a206                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a198                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a191                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a183                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a182                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a175                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a174                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a167                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.478 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.073 ns                 ; 3.405 ns                ;
; -7.470 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.968 ns                 ; 3.502 ns                ;
; -7.470 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.289 ns                 ; 3.181 ns                ;
; -7.464 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.978 ns                 ; 3.486 ns                ;
; -7.462 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~portb_address_reg0  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -3.966 ns                 ; 3.496 ns                ;
; -7.459 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a377                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.072 ns                 ; 3.387 ns                ;
; -7.459 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a369                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.072 ns                 ; 3.387 ns                ;
; -7.459 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a368                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.072 ns                 ; 3.387 ns                ;
; -7.459 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a361                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.250 ns                    ; -4.072 ns                 ; 3.387 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                ;                                                                                                                                                                                                                   ;                                                                                       ;                                                                                                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                                         ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.147 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.290 ns                  ; 4.143 ns                ;
; 0.283 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.301 ns                  ; 4.018 ns                ;
; 0.317 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.292 ns                  ; 3.975 ns                ;
; 0.397 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 3.894 ns                ;
; 0.405 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 3.891 ns                ;
; 0.424 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.292 ns                  ; 3.868 ns                ;
; 0.433 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 3.863 ns                ;
; 0.446 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.305 ns                  ; 3.859 ns                ;
; 0.453 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.292 ns                  ; 3.839 ns                ;
; 0.493 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.301 ns                  ; 3.808 ns                ;
; 0.519 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.311 ns                  ; 3.792 ns                ;
; 0.540 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.307 ns                  ; 3.767 ns                ;
; 0.553 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.290 ns                  ; 3.737 ns                ;
; 0.562 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 3.729 ns                ;
; 0.565 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[1]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 3.726 ns                ;
; 0.578 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.292 ns                  ; 3.714 ns                ;
; 0.585 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.295 ns                  ; 3.710 ns                ;
; 0.590 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 3.706 ns                ;
; 0.597 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 3.699 ns                ;
; 0.611 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.305 ns                  ; 3.694 ns                ;
; 0.639 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 3.660 ns                ;
; 0.723 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.292 ns                  ; 3.569 ns                ;
; 0.736 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.305 ns                  ; 3.569 ns                ;
; 0.757 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 3.542 ns                ;
; 0.785 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.292 ns                  ; 3.507 ns                ;
; 0.802 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 3.494 ns                ;
; 0.812 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 3.487 ns                ;
; 0.849 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.290 ns                  ; 3.441 ns                ;
; 0.864 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[1]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.290 ns                  ; 3.426 ns                ;
; 0.875 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 3.416 ns                ;
; 0.914 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 3.377 ns                ;
; 0.914 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.305 ns                  ; 3.391 ns                ;
; 0.922 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.292 ns                  ; 3.370 ns                ;
; 0.937 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.290 ns                  ; 3.353 ns                ;
; 0.984 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 3.315 ns                ;
; 1.016 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 3.283 ns                ;
; 1.049 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 3.242 ns                ;
; 1.061 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.300 ns                  ; 3.239 ns                ;
; 1.073 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.308 ns                  ; 3.235 ns                ;
; 1.080 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 3.211 ns                ;
; 1.107 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.313 ns                  ; 3.206 ns                ;
; 1.108 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 3.188 ns                ;
; 1.121 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 3.178 ns                ;
; 1.137 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.317 ns                  ; 3.180 ns                ;
; 1.157 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.295 ns                  ; 3.138 ns                ;
; 1.158 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.311 ns                  ; 3.153 ns                ;
; 1.181 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.305 ns                  ; 3.124 ns                ;
; 1.196 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.305 ns                  ; 3.109 ns                ;
; 1.199 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.300 ns                  ; 3.101 ns                ;
; 1.201 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.309 ns                  ; 3.108 ns                ;
; 1.205 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 3.094 ns                ;
; 1.235 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.306 ns                  ; 3.071 ns                ;
; 1.241 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.295 ns                  ; 3.054 ns                ;
; 1.278 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.313 ns                  ; 3.035 ns                ;
; 1.381 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.310 ns                  ; 2.929 ns                ;
; 1.429 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 2.870 ns                ;
; 1.434 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 2.865 ns                ;
; 1.437 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 2.862 ns                ;
; 1.453 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 2.846 ns                ;
; 1.466 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 2.833 ns                ;
; 1.501 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 2.795 ns                ;
; 1.523 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.291 ns                  ; 2.768 ns                ;
; 1.528 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.317 ns                  ; 2.789 ns                ;
; 1.536 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.309 ns                  ; 2.773 ns                ;
; 1.548 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.309 ns                  ; 2.761 ns                ;
; 1.552 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.299 ns                  ; 2.747 ns                ;
; 1.564 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.306 ns                  ; 2.742 ns                ;
; 1.570 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.317 ns                  ; 2.747 ns                ;
; 1.571 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.295 ns                  ; 2.724 ns                ;
; 1.576 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.307 ns                  ; 2.731 ns                ;
; 1.577 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.295 ns                  ; 2.718 ns                ;
; 1.593 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.301 ns                  ; 2.708 ns                ;
; 1.614 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.306 ns                  ; 2.692 ns                ;
; 1.618 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.317 ns                  ; 2.699 ns                ;
; 1.648 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.296 ns                  ; 2.648 ns                ;
; 1.735 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.300 ns                  ; 2.565 ns                ;
; 1.765 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.306 ns                  ; 2.541 ns                ;
; 1.874 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.317 ns                  ; 2.443 ns                ;
; 1.960 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.310 ns                  ; 2.350 ns                ;
; 2.597 ns                                ; 185.08 MHz ( period = 5.403 ns )                    ; CLKD16:inst12|step[0]                                      ; CLKD16:inst12|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 3.373 ns                  ; 0.776 ns                ;
; 2.606 ns                                ; 185.39 MHz ( period = 5.394 ns )                    ; CLKD16:inst12|step[1]                                      ; CLKD16:inst12|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 3.373 ns                  ; 0.767 ns                ;
; 2.691 ns                                ; None                                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.000 ns                    ; 4.314 ns                  ; 1.623 ns                ;
; 2.863 ns                                ; 194.67 MHz ( period = 5.137 ns )                    ; CLKD16:inst12|step[2]                                      ; CLKD16:inst12|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 3.373 ns                  ; 0.510 ns                ;
; 3.121 ns                                ; 204.96 MHz ( period = 4.879 ns )                    ; CLKD16:inst21|step[1]                                      ; CLKD16:inst21|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 4.610 ns                  ; 1.489 ns                ;
; 3.135 ns                                ; 205.55 MHz ( period = 4.865 ns )                    ; CLKD16:inst21|step[2]                                      ; CLKD16:inst21|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 4.610 ns                  ; 1.475 ns                ;
; 3.353 ns                                ; 215.19 MHz ( period = 4.647 ns )                    ; CLKD16:inst21|step[0]                                      ; CLKD16:inst21|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 4.610 ns                  ; 1.257 ns                ;
; 4.549 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; CLKD16:inst22|step[1]                                      ; CLKD16:inst22|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 5.471 ns                  ; 0.922 ns                ;
; 4.573 ns                                ; 291.80 MHz ( period = 3.427 ns )                    ; CLKD16:inst22|step[2]                                      ; CLKD16:inst22|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 5.471 ns                  ; 0.898 ns                ;
; 4.798 ns                                ; 312.30 MHz ( period = 3.202 ns )                    ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 5.471 ns                  ; 0.673 ns                ;
; 5.715 ns                                ; 437.64 MHz ( period = 2.285 ns )                    ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 6.495 ns                  ; 0.780 ns                ;
; 5.730 ns                                ; 440.53 MHz ( period = 2.270 ns )                    ; CLKD16:inst10|step[1]                                      ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 6.495 ns                  ; 0.765 ns                ;
; 5.963 ns                                ; 490.92 MHz ( period = 2.037 ns )                    ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.853 ns                ;
; 5.985 ns                                ; 496.28 MHz ( period = 2.015 ns )                    ; CLKD16:inst10|step[2]                                      ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 6.495 ns                  ; 0.510 ns                ;
; 6.040 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst21|CLKout                                       ; CLKD16:inst21|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.776 ns                ;
; 6.114 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.702 ns                ;
; 6.168 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.721 ns                  ; 1.553 ns                ;
; 6.193 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[2]                                      ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.721 ns                  ; 1.528 ns                ;
; 6.242 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.574 ns                ;
; 6.284 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.532 ns                ;
; 6.297 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.519 ns                ;
; 6.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.412 ns                ;
; 6.429 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.721 ns                  ; 1.292 ns                ;
; 6.487 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|CLKout~_Duplicate_1                          ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.721 ns                  ; 1.234 ns                ;
; 6.519 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.297 ns                ;
; 6.547 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.269 ns                ;
; 6.571 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.245 ns                ;
; 6.690 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.823 ns                  ; 1.133 ns                ;
; 6.696 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.120 ns                ;
; 6.757 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.059 ns                ;
; 6.777 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.818 ns                  ; 1.041 ns                ;
; 6.794 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.022 ns                ;
; 6.798 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.807 ns                  ; 1.009 ns                ;
; 6.800 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.016 ns                ;
; 6.801 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 1.015 ns                ;
; 6.859 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.957 ns                ;
; 6.860 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.825 ns                  ; 0.965 ns                ;
; 6.871 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.945 ns                ;
; 6.896 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.817 ns                  ; 0.921 ns                ;
; 6.908 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.908 ns                ;
; 6.994 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.822 ns                ;
; 6.994 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.822 ns                ;
; 6.996 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.820 ns                ;
; 6.997 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.819 ns                ;
; 6.999 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst5|step[0]                                       ; CLKD16:inst5|step[2]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.817 ns                ;
; 7.000 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.816 ns                ;
; 7.000 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst12|step[0]                                      ; CLKD16:inst12|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.816 ns                ;
; 7.000 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.816 ns                ;
; 7.000 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst5|step[0]                                       ; CLKD16:inst5|step[1]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.816 ns                ;
; 7.001 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst21|step[0]                                      ; CLKD16:inst21|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.815 ns                ;
; 7.003 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst12|step[0]                                      ; CLKD16:inst12|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.813 ns                ;
; 7.004 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.812 ns                ;
; 7.008 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.808 ns                ;
; 7.011 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst12|step[1]                                      ; CLKD16:inst12|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.805 ns                ;
; 7.011 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst5|step[1]                                       ; CLKD16:inst5|step[2]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.805 ns                ;
; 7.011 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.805 ns                ;
; 7.013 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.803 ns                ;
; 7.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.800 ns                ;
; 7.016 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.800 ns                ;
; 7.018 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.815 ns                  ; 0.797 ns                ;
; 7.019 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.797 ns                ;
; 7.019 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.797 ns                ;
; 7.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.796 ns                ;
; 7.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.792 ns                ;
; 7.025 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.791 ns                ;
; 7.027 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.789 ns                ;
; 7.030 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.786 ns                ;
; 7.032 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.784 ns                ;
; 7.034 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.782 ns                ;
; 7.037 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.779 ns                ;
; 7.037 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|CLKout~_Duplicate_1                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.779 ns                ;
; 7.037 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.779 ns                ;
; 7.043 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst5|step[0]                                       ; CLKD16:inst5|CLKout                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.773 ns                ;
; 7.051 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst21|step[1]                                      ; CLKD16:inst21|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.765 ns                ;
; 7.051 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.765 ns                ;
; 7.051 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.765 ns                ;
; 7.052 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.764 ns                ;
; 7.052 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.764 ns                ;
; 7.052 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.764 ns                ;
; 7.062 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[2]                                      ; CLKD16:inst23|CLKout~_Duplicate_1                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.754 ns                ;
; 7.062 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst5|step[2]                                       ; CLKD16:inst5|CLKout                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.754 ns                ;
; 7.152 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.664 ns                ;
; 7.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.654 ns                ;
; 7.163 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.653 ns                ;
; 7.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.650 ns                ;
; 7.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.650 ns                ;
; 7.169 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.647 ns                ;
; 7.170 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.646 ns                ;
; 7.171 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.645 ns                ;
; 7.177 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.639 ns                ;
; 7.178 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.638 ns                ;
; 7.178 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.638 ns                ;
; 7.179 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.637 ns                ;
; 7.179 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.637 ns                ;
; 7.180 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.636 ns                ;
; 7.180 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.636 ns                ;
; 7.180 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.636 ns                ;
; 7.180 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.636 ns                ;
; 7.182 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.634 ns                ;
; 7.182 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.634 ns                ;
; 7.284 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst22|step[1]                                      ; CLKD16:inst22|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.532 ns                ;
; 7.286 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst21|step[0]                                      ; CLKD16:inst21|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.530 ns                ;
; 7.296 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst10|step[1]                                      ; CLKD16:inst10|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.520 ns                ;
; 7.297 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst5|step[1]                                       ; CLKD16:inst5|CLKout                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.519 ns                ;
; 7.298 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|CLKout~_Duplicate_1                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.518 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst10|step[2]                                      ; CLKD16:inst10|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst10|step[1]                                      ; CLKD16:inst10|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst21|step[0]                                      ; CLKD16:inst21|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst21|step[2]                                      ; CLKD16:inst21|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst21|step[1]                                      ; CLKD16:inst21|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst12|step[2]                                      ; CLKD16:inst12|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst12|step[0]                                      ; CLKD16:inst12|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst12|step[1]                                      ; CLKD16:inst12|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst10|CLKout                                       ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst22|step[2]                                      ; CLKD16:inst22|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst22|step[1]                                      ; CLKD16:inst22|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst12|CLKout                                       ; CLKD16:inst12|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; 7.356 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; CLKD16:inst23|step[2]                                      ; CLKD16:inst23|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 8.000 ns                    ; 7.816 ns                  ; 0.460 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                            ;                                                                                                                                  ;                                                                                                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLKIN'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                           ; To                                                                                                                                                                                                                ; From Clock                                                                            ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; -8.289 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                      ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.788 ns                 ; 5.501 ns                ;
; -8.289 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                      ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.788 ns                 ; 5.501 ns                ;
; -8.248 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                      ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.787 ns                 ; 5.461 ns                ;
; -8.248 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                      ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.787 ns                 ; 5.461 ns                ;
; -8.182 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                      ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.910 ns                 ; 5.272 ns                ;
; -8.182 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                      ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.910 ns                 ; 5.272 ns                ;
; -8.141 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                      ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.909 ns                 ; 5.232 ns                ;
; -8.141 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                      ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.909 ns                 ; 5.232 ns                ;
; -7.907 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 4.373 ns                ;
; -7.907 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 4.373 ns                ;
; -7.866 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 4.333 ns                ;
; -7.866 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 4.333 ns                ;
; -7.754 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 4.220 ns                ;
; -7.754 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 4.220 ns                ;
; -7.713 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 4.180 ns                ;
; -7.713 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 4.180 ns                ;
; -7.609 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 4.075 ns                ;
; -7.609 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 4.075 ns                ;
; -7.568 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 4.035 ns                ;
; -7.568 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 4.035 ns                ;
; -7.564 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.538 ns                 ; 4.026 ns                ;
; -7.564 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.538 ns                 ; 4.026 ns                ;
; -7.523 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.537 ns                 ; 3.986 ns                ;
; -7.523 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.537 ns                 ; 3.986 ns                ;
; -7.502 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 3.968 ns                ;
; -7.502 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 3.968 ns                ;
; -7.461 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 3.928 ns                ;
; -7.461 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 3.928 ns                ;
; -7.451 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                      ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.766 ns                 ; 4.685 ns                ;
; -7.451 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                      ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.766 ns                 ; 4.685 ns                ;
; -7.410 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                      ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.765 ns                 ; 4.645 ns                ;
; -7.410 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                      ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.765 ns                 ; 4.645 ns                ;
; -7.191 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                      ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.784 ns                 ; 4.407 ns                ;
; -7.191 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                      ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.784 ns                 ; 4.407 ns                ;
; -7.151 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                      ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.698 ns                 ; 4.453 ns                ;
; -7.150 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                      ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.783 ns                 ; 4.367 ns                ;
; -7.150 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                      ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.783 ns                 ; 4.367 ns                ;
; -7.099 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                      ; core:inst14|timecalc[3]_OTERM499_OTERM775                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.698 ns                 ; 4.401 ns                ;
; -7.044 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                      ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.820 ns                 ; 4.224 ns                ;
; -6.992 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                      ; core:inst14|timecalc[3]_OTERM499_OTERM775                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.820 ns                 ; 4.172 ns                ;
; -6.972 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[3]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 3.439 ns                ;
; -6.855 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[3]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 3.321 ns                ;
; -6.819 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[3]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 3.286 ns                ;
; -6.702 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[3]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 3.168 ns                ;
; -6.674 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[3]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 3.141 ns                ;
; -6.633 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                      ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.784 ns                 ; 3.849 ns                ;
; -6.633 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                      ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.784 ns                 ; 3.849 ns                ;
; -6.599 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                      ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.784 ns                 ; 3.815 ns                ;
; -6.599 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                      ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.784 ns                 ; 3.815 ns                ;
; -6.592 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                      ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.783 ns                 ; 3.809 ns                ;
; -6.592 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                      ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.783 ns                 ; 3.809 ns                ;
; -6.567 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[3]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.533 ns                 ; 3.034 ns                ;
; -6.558 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                      ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.783 ns                 ; 3.775 ns                ;
; -6.558 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                      ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.783 ns                 ; 3.775 ns                ;
; -6.557 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[3]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 3.023 ns                ;
; -6.450 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[3]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.534 ns                 ; 2.916 ns                ;
; -6.381 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                      ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.676 ns                 ; 3.705 ns                ;
; -6.287 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.843 ns                ;
; -6.261 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                      ; core:inst14|timecalc[3]_OTERM499_OTERM775                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.676 ns                 ; 3.585 ns                ;
; -6.134 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.690 ns                ;
; -6.124 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                      ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.694 ns                 ; 3.430 ns                ;
; -5.989 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.545 ns                ;
; -5.985 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|state[3]~_Duplicate_2                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.541 ns                ;
; -5.944 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.448 ns                 ; 2.496 ns                ;
; -5.882 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.438 ns                ;
; -5.840 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                      ; core:inst14|timecalc[3]_OTERM499_OTERM775                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.694 ns                 ; 3.146 ns                ;
; -5.835 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; core:inst14|timecalc[3]_OTERM499_OTERM777                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.391 ns                ;
; -5.832 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|state[3]~_Duplicate_2                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.388 ns                ;
; -5.687 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|state[3]~_Duplicate_2                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.243 ns                ;
; -5.682 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; core:inst14|timecalc[3]_OTERM499_OTERM777                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.238 ns                ;
; -5.580 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|state[3]~_Duplicate_2                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.136 ns                ;
; -5.537 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; core:inst14|timecalc[3]_OTERM499_OTERM777                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 2.093 ns                ;
; -5.495 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                      ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.694 ns                 ; 2.801 ns                ;
; -5.461 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                      ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.694 ns                 ; 2.767 ns                ;
; -5.443 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]                                                                                                                      ; core:inst14|timecalc[3]_OTERM499_OTERM775                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.694 ns                 ; 2.749 ns                ;
; -5.430 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; core:inst14|timecalc[3]_OTERM499_OTERM777                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.444 ns                 ; 1.986 ns                ;
; -5.409 ns                               ; None                                                ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]                                                                                                                      ; core:inst14|timecalc[3]_OTERM499_OTERM775                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -2.694 ns                 ; 2.715 ns                ;
; -5.275 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; core:inst14|timecalc[3]_OTERM499_OTERM775                                                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; -3.448 ns                 ; 1.827 ns                ;
; -5.129 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[1]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.444 ns                 ; 3.685 ns                ;
; -5.129 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[1]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.444 ns                 ; 3.685 ns                ;
; -5.088 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[2]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.443 ns                 ; 3.645 ns                ;
; -5.088 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[2]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.443 ns                 ; 3.645 ns                ;
; -4.339 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[3]~_Duplicate_1                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.444 ns                 ; 2.895 ns                ;
; -4.280 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[3]                                                                                                                                                                                              ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.443 ns                 ; 2.837 ns                ;
; -3.509 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.354 ns                 ; 2.155 ns                ;
; -3.324 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|state[3]~_Duplicate_2                                                                                                                                                                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.354 ns                 ; 1.970 ns                ;
; -2.994 ns                               ; None                                                ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                                                                                                                                     ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|sel_temp[1]                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.928 ns                 ; 1.066 ns                ;
; -2.994 ns                               ; None                                                ; Decode:inst3|SerPLL~_Duplicate_3_Duplicate                                                                                                                                     ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|sel_temp[0]                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.928 ns                 ; 1.066 ns                ;
; -2.983 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.916 ns                ;
; -2.948 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.881 ns                ;
; -2.900 ns                               ; None                                                ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate                                                                                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.935 ns                 ; 0.965 ns                ;
; -2.900 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.833 ns                ;
; -2.884 ns                               ; None                                                ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate                                                                                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.935 ns                 ; 0.949 ns                ;
; -2.878 ns                               ; None                                                ; inst49                                                                                                                                                                         ; core:inst14|timecalc[2]_OTERM503                                                                                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.355 ns                 ; 1.523 ns                ;
; -2.849 ns                               ; None                                                ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate                                                                                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.935 ns                 ; 0.914 ns                ;
; -2.847 ns                               ; None                                                ; Decode:inst3|adden~_Duplicate_1_Duplicate_6_Duplicate_Duplicate                                                                                                                ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.935 ns                 ; 0.912 ns                ;
; -2.835 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.665 ns                ;
; -2.806 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.739 ns                ;
; -2.800 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.630 ns                ;
; -2.752 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.582 ns                ;
; -2.752 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.685 ns                ;
; -2.693 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.626 ns                ;
; -2.681 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.828 ns                  ; 3.509 ns                ;
; -2.658 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.488 ns                ;
; -2.646 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.828 ns                  ; 3.474 ns                ;
; -2.640 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.470 ns                ;
; -2.635 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.568 ns                ;
; -2.633 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.464 ns                ;
; -2.613 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.444 ns                ;
; -2.605 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.435 ns                ;
; -2.604 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.434 ns                ;
; -2.600 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.929 ns                  ; 3.529 ns                ;
; -2.598 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.828 ns                  ; 3.426 ns                ;
; -2.598 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.429 ns                ;
; -2.598 ns                               ; None                                                ; Decode:inst3|Order[2]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.664 ns                ;
; -2.596 ns                               ; None                                                ; Decode:inst3|Order[2]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.662 ns                ;
; -2.596 ns                               ; None                                                ; Decode:inst3|Order[2]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.662 ns                ;
; -2.593 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.424 ns                ;
; -2.592 ns                               ; None                                                ; Decode:inst3|Order[2]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.658 ns                ;
; -2.580 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.513 ns                ;
; -2.578 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.409 ns                ;
; -2.565 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.929 ns                  ; 3.494 ns                ;
; -2.562 ns                               ; None                                                ; Decode:inst3|Order[1]~_Duplicate_3                                                                                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|sel_temp[1]                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.927 ns                 ; 0.635 ns                ;
; -2.558 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.389 ns                ;
; -2.557 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.387 ns                ;
; -2.550 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.381 ns                ;
; -2.545 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.375 ns                ;
; -2.536 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.937 ns                  ; 3.473 ns                ;
; -2.530 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.361 ns                ;
; -2.517 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.929 ns                  ; 3.446 ns                ;
; -2.510 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.341 ns                ;
; -2.504 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.828 ns                  ; 3.332 ns                ;
; -2.503 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.243 ns                  ; 3.746 ns                ;
; -2.496 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.429 ns                ;
; -2.487 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.317 ns                ;
; -2.487 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.240 ns                  ; 3.727 ns                ;
; -2.476 ns                               ; None                                                ; Decode:inst3|Order[3]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.542 ns                ;
; -2.475 ns                               ; None                                                ; Decode:inst3|Order[3]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.541 ns                ;
; -2.474 ns                               ; None                                                ; Decode:inst3|Order[3]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.540 ns                ;
; -2.471 ns                               ; None                                                ; Decode:inst3|Order[3]                                                                                                                                                          ; 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]                                                                                                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.934 ns                 ; 0.537 ns                ;
; -2.463 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.293 ns                ;
; -2.456 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.287 ns                ;
; -2.455 ns                               ; None                                                ; Decode:inst3|SerPLL                                                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_0                                                                                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.914 ns                 ; 0.541 ns                ;
; -2.455 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.388 ns                ;
; -2.452 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.248 ns                  ; 3.700 ns                ;
; -2.452 ns                               ; None                                                ; Decode:inst3|SerPLL                                                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|state.state_1                                                                                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.311 ns                    ; -1.914 ns                 ; 0.538 ns                ;
; -2.449 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~portb_address_reg0  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.246 ns                  ; 3.695 ns                ;
; -2.444 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.243 ns                  ; 3.687 ns                ;
; -2.440 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.937 ns                  ; 3.377 ns                ;
; -2.438 ns                               ; None                                                ; Decode:inst3|Order[0]~_Duplicate_2                                                                                                                                             ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|control_sm:u12|sel_temp[0]                                                                                                                                         ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; 0.312 ns                    ; -1.927 ns                 ; 0.511 ns                ;
; -2.436 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.267 ns                ;
; -2.432 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.262 ns                ;
; -2.423 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.929 ns                  ; 3.352 ns                ;
; -2.409 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.239 ns                ;
; -2.402 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.233 ns                ;
; -2.389 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.252 ns                  ; 3.641 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a382                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a381                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a373                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a365                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a364                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a357                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a349                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a341                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a340                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a333                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a332                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a325                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a318                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a317                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a309                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a301                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a300                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.383 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.137 ns                  ; 3.520 ns                ;
; -2.382 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                                                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.831 ns                  ; 3.213 ns                ;
; -2.378 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.249 ns                  ; 3.627 ns                ;
; -2.374 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                                                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.830 ns                  ; 3.204 ns                ;
; -2.369 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~portb_address_reg0  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.250 ns                  ; 3.619 ns                ;
; -2.369 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.929 ns                  ; 3.298 ns                ;
; -2.366 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216~portb_address_reg0 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.239 ns                  ; 3.605 ns                ;
; -2.366 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                                                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.920 ns                  ; 3.286 ns                ;
; -2.361 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                                                            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 0.933 ns                  ; 3.294 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a510                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a509                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a501                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a493                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a492                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a485                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a477                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a469                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a468                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a461                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a460                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a453                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a446                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a445                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a437                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a429                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a428                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; -2.358 ns                               ; None                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 1.250 ns                    ; 1.140 ns                  ; 3.498 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                ;                                                                                                                                                                                                                   ;                                                                                       ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                  ; To                                                                                                                                                                                                               ; From Clock                                                                                                                       ; To Clock                                                                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.419 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.126 ns                   ; 3.707 ns                 ;
; -2.411 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.117 ns                   ; 3.706 ns                 ;
; -2.408 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.120 ns                   ; 3.712 ns                 ;
; -2.408 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.715 ns                 ;
; -2.389 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.120 ns                   ; 3.731 ns                 ;
; -2.381 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.126 ns                   ; 3.745 ns                 ;
; -2.366 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.757 ns                 ;
; -2.362 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.761 ns                 ;
; -2.359 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.764 ns                 ;
; -2.339 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.115 ns                   ; 3.776 ns                 ;
; -2.329 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.130 ns                   ; 3.801 ns                 ;
; -2.321 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.116 ns                   ; 3.795 ns                 ;
; -2.310 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.692 ns                 ;
; -2.307 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.695 ns                 ;
; -2.306 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.126 ns                   ; 3.820 ns                 ;
; -2.306 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.129 ns                   ; 3.823 ns                 ;
; -2.304 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.697 ns                 ;
; -2.299 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.133 ns                   ; 3.834 ns                 ;
; -2.298 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.133 ns                   ; 3.835 ns                 ;
; -2.296 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.827 ns                 ;
; -2.295 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.828 ns                 ;
; -2.292 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.126 ns                   ; 3.834 ns                 ;
; -2.292 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.709 ns                 ;
; -2.279 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.120 ns                   ; 3.841 ns                 ;
; -2.278 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.999 ns                   ; 3.721 ns                 ;
; -2.275 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.848 ns                 ;
; -2.271 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.126 ns                   ; 3.855 ns                 ;
; -2.268 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.113 ns                   ; 3.845 ns                 ;
; -2.268 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.127 ns                   ; 3.859 ns                 ;
; -2.268 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.998 ns                   ; 3.730 ns                 ;
; -2.268 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.738 ns                 ;
; -2.264 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.107 ns                   ; 3.843 ns                 ;
; -2.262 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.753 ns                 ;
; -2.257 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.999 ns                   ; 3.742 ns                 ;
; -2.256 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.753 ns                 ;
; -2.252 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.749 ns                 ;
; -2.243 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.133 ns                   ; 3.890 ns                 ;
; -2.242 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.016 ns                   ; 3.774 ns                 ;
; -2.241 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.999 ns                   ; 3.758 ns                 ;
; -2.235 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.010 ns                   ; 3.775 ns                 ;
; -2.235 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.133 ns                   ; 3.898 ns                 ;
; -2.233 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.008 ns                   ; 3.775 ns                 ;
; -2.233 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.104 ns                   ; 3.871 ns                 ;
; -2.232 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.769 ns                 ;
; -2.230 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.779 ns                 ;
; -2.229 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.130 ns                   ; 3.901 ns                 ;
; -2.228 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.787 ns                 ;
; -2.227 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.788 ns                 ;
; -2.224 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.107 ns                   ; 3.883 ns                 ;
; -2.223 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.996 ns                   ; 3.773 ns                 ;
; -2.223 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.779 ns                 ;
; -2.221 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.998 ns                   ; 3.777 ns                 ;
; -2.220 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.130 ns                   ; 3.910 ns                 ;
; -2.217 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.798 ns                 ;
; -2.216 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.110 ns                   ; 3.894 ns                 ;
; -2.216 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.786 ns                 ;
; -2.214 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.787 ns                 ;
; -2.211 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.790 ns                 ;
; -2.211 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.133 ns                   ; 3.922 ns                 ;
; -2.211 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.124 ns                   ; 3.913 ns                 ;
; -2.211 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.124 ns                   ; 3.913 ns                 ;
; -2.210 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.127 ns                   ; 3.917 ns                 ;
; -2.210 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.805 ns                 ;
; -2.209 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.007 ns                   ; 3.798 ns                 ;
; -2.209 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.019 ns                   ; 3.810 ns                 ;
; -2.209 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.806 ns                 ;
; -2.206 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.000 ns                   ; 3.794 ns                 ;
; -2.205 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.115 ns                   ; 3.910 ns                 ;
; -2.204 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.000 ns                   ; 3.796 ns                 ;
; -2.202 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.130 ns                   ; 3.928 ns                 ;
; -2.202 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 3.921 ns                 ;
; -2.200 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.802 ns                 ;
; -2.200 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.801 ns                 ;
; -2.200 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.815 ns                 ;
; -2.199 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.810 ns                 ;
; -2.196 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.007 ns                   ; 3.811 ns                 ;
; -2.194 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.815 ns                 ;
; -2.194 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.130 ns                   ; 3.936 ns                 ;
; -2.192 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.016 ns                   ; 3.824 ns                 ;
; -2.192 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.121 ns                   ; 3.929 ns                 ;
; -2.191 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.133 ns                   ; 3.942 ns                 ;
; -2.189 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.107 ns                   ; 3.918 ns                 ;
; -2.189 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.817 ns                 ;
; -2.186 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.005 ns                   ; 3.819 ns                 ;
; -2.185 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.104 ns                   ; 3.919 ns                 ;
; -2.183 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.823 ns                 ;
; -2.182 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.119 ns                   ; 3.937 ns                 ;
; -2.182 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.820 ns                 ;
; -2.182 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.819 ns                 ;
; -2.182 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.824 ns                 ;
; -2.179 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.827 ns                 ;
; -2.178 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.010 ns                   ; 3.832 ns                 ;
; -2.178 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.117 ns                   ; 3.939 ns                 ;
; -2.178 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.130 ns                   ; 3.952 ns                 ;
; -2.178 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.823 ns                 ;
; -2.175 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.118 ns                   ; 3.943 ns                 ;
; -2.175 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.107 ns                   ; 3.932 ns                 ;
; -2.175 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.000 ns                   ; 3.825 ns                 ;
; -2.173 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.004 ns                   ; 3.831 ns                 ;
; -2.173 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.828 ns                 ;
; -2.172 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.829 ns                 ;
; -2.170 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.122 ns                   ; 3.952 ns                 ;
; -2.170 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.845 ns                 ;
; -2.169 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.127 ns                   ; 3.958 ns                 ;
; -2.168 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.125 ns                   ; 3.957 ns                 ;
; -2.165 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.844 ns                 ;
; -2.165 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.837 ns                 ;
; -2.162 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.993 ns                   ; 3.831 ns                 ;
; -2.161 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.845 ns                 ;
; -2.158 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.133 ns                   ; 3.975 ns                 ;
; -2.158 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.019 ns                   ; 3.861 ns                 ;
; -2.157 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.844 ns                 ;
; -2.156 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.997 ns                   ; 3.841 ns                 ;
; -2.156 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.859 ns                 ;
; -2.155 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.004 ns                   ; 3.849 ns                 ;
; -2.155 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.005 ns                   ; 3.850 ns                 ;
; -2.154 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.110 ns                   ; 3.956 ns                 ;
; -2.154 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.852 ns                 ;
; -2.152 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.131 ns                   ; 3.979 ns                 ;
; -2.150 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.011 ns                   ; 3.861 ns                 ;
; -2.149 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.016 ns                   ; 3.867 ns                 ;
; -2.149 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.000 ns                   ; 3.851 ns                 ;
; -2.148 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.016 ns                   ; 3.868 ns                 ;
; -2.147 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.004 ns                   ; 3.857 ns                 ;
; -2.143 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.859 ns                 ;
; -2.142 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.010 ns                   ; 3.868 ns                 ;
; -2.141 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.861 ns                 ;
; -2.141 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.860 ns                 ;
; -2.141 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.119 ns                   ; 3.978 ns                 ;
; -2.139 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.870 ns                 ;
; -2.139 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.862 ns                 ;
; -2.138 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.871 ns                 ;
; -2.138 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.010 ns                   ; 3.872 ns                 ;
; -2.138 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.991 ns                   ; 3.853 ns                 ;
; -2.138 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.868 ns                 ;
; -2.137 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.994 ns                   ; 3.857 ns                 ;
; -2.137 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.004 ns                   ; 3.867 ns                 ;
; -2.136 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.992 ns                   ; 3.856 ns                 ;
; -2.136 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.993 ns                   ; 3.857 ns                 ;
; -2.134 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.994 ns                   ; 3.860 ns                 ;
; -2.134 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.990 ns                   ; 3.856 ns                 ;
; -2.134 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.881 ns                 ;
; -2.132 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.869 ns                 ;
; -2.132 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.874 ns                 ;
; -2.131 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.128 ns                   ; 3.997 ns                 ;
; -2.131 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.884 ns                 ;
; -2.129 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.880 ns                 ;
; -2.129 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.886 ns                 ;
; -2.128 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.007 ns                   ; 3.879 ns                 ;
; -2.128 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.873 ns                 ;
; -2.125 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.876 ns                 ;
; -2.125 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.003 ns                   ; 3.878 ns                 ;
; -2.124 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.992 ns                   ; 3.868 ns                 ;
; -2.123 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.007 ns                   ; 3.884 ns                 ;
; -2.120 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.881 ns                 ;
; -2.120 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.119 ns                   ; 3.999 ns                 ;
; -2.119 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.124 ns                   ; 4.005 ns                 ;
; -2.118 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.883 ns                 ;
; -2.117 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.010 ns                   ; 3.893 ns                 ;
; -2.117 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.990 ns                   ; 3.873 ns                 ;
; -2.112 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.996 ns                   ; 3.884 ns                 ;
; -2.111 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.003 ns                   ; 3.892 ns                 ;
; -2.111 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.005 ns                   ; 3.894 ns                 ;
; -2.110 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.896 ns                 ;
; -2.107 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.993 ns                   ; 3.886 ns                 ;
; -2.107 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.999 ns                   ; 3.892 ns                 ;
; -2.106 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.007 ns                   ; 3.901 ns                 ;
; -2.106 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.896 ns                 ;
; -2.104 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.124 ns                   ; 4.020 ns                 ;
; -2.103 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.007 ns                   ; 3.904 ns                 ;
; -2.102 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.999 ns                   ; 3.897 ns                 ;
; -2.102 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.004 ns                   ; 3.902 ns                 ;
; -2.102 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.904 ns                 ;
; -2.102 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.015 ns                   ; 3.913 ns                 ;
; -2.101 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.992 ns                   ; 3.891 ns                 ;
; -2.101 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.004 ns                   ; 3.903 ns                 ;
; -2.101 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.993 ns                   ; 3.892 ns                 ;
; -2.101 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.905 ns                 ;
; -2.100 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.121 ns                   ; 4.021 ns                 ;
; -2.094 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.907 ns                 ;
; -2.094 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.122 ns                   ; 4.028 ns                 ;
; -2.092 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.128 ns                   ; 4.036 ns                 ;
; -2.092 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.123 ns                   ; 4.031 ns                 ;
; -2.091 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.911 ns                 ;
; -2.090 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.993 ns                   ; 3.903 ns                 ;
; -2.087 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.004 ns                   ; 3.917 ns                 ;
; -2.084 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.007 ns                   ; 3.923 ns                 ;
; -2.084 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.000 ns                   ; 3.916 ns                 ;
; -2.084 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.006 ns                   ; 3.922 ns                 ;
; -2.083 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.000 ns                   ; 3.917 ns                 ;
; -2.082 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.002 ns                   ; 3.920 ns                 ;
; -2.081 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.009 ns                   ; 3.928 ns                 ;
; -2.081 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.997 ns                   ; 3.916 ns                 ;
; -2.080 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.005 ns                   ; 3.925 ns                 ;
; -2.074 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.927 ns                 ;
; -2.073 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.999 ns                   ; 3.926 ns                 ;
; -2.069 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.005 ns                   ; 3.936 ns                 ;
; -2.068 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 6.001 ns                   ; 3.933 ns                 ;
; -2.068 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.994 ns                   ; 3.926 ns                 ;
; -2.067 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; -1.750 ns                  ; 5.993 ns                   ; 3.926 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                   ;                                                                                                                                                                                                                  ;                                                                                                                                  ;                                                                                       ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                     ; From Clock                                                                            ; To Clock                                                                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.366 ns                               ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; Decode:inst3|Data[4]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 0.657 ns                 ;
; -2.364 ns                               ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; Decode:inst3|Data[5]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 0.659 ns                 ;
; -2.338 ns                               ; SEG7_LUT:inst43|WideOr6~0_OTERM55                   ; SEG7_LUT:inst43|WideOr6~0_OTERM13                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.011 ns                   ; 0.673 ns                 ;
; -2.234 ns                               ; SEG7_LUT:inst42|WideOr5~0_OTERM81                   ; SEG7_LUT:inst42|WideOr5~0_OTERM25                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 0.789 ns                 ;
; -2.225 ns                               ; SEG7_LUT:inst42|WideOr1~0_OTERM73                   ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.011 ns                   ; 0.786 ns                 ;
; -2.092 ns                               ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; Decode:inst3|Order[6]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.019 ns                   ; 0.927 ns                 ;
; -2.056 ns                               ; SEG7_LUT:inst42|WideOr4~0_OTERM79                   ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.012 ns                   ; 0.956 ns                 ;
; -1.991 ns                               ; SEG7_LUT:inst42|WideOr3~0_OTERM77                   ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.012 ns                   ; 1.021 ns                 ;
; -1.985 ns                               ; SEG7_LUT:inst42|WideOr6~0_OTERM83                   ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.012 ns                   ; 1.027 ns                 ;
; -1.977 ns                               ; SEG7_LUT:inst43|WideOr3~0_OTERM49                   ; SEG7_LUT:inst43|WideOr3~0_OTERM7                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.029 ns                   ; 1.052 ns                 ;
; -1.971 ns                               ; SEG7_LUT:inst43|WideOr1~0_OTERM45                   ; SEG7_LUT:inst43|WideOr1~0_OTERM3                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 1.054 ns                 ;
; -1.966 ns                               ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; Decode:inst3|Order[7]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.019 ns                   ; 1.053 ns                 ;
; -1.957 ns                               ; SEG7_LUT:inst43|WideOr4~0_OTERM51                   ; SEG7_LUT:inst43|WideOr4~0_OTERM9                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.029 ns                   ; 1.072 ns                 ;
; -1.956 ns                               ; SEG7_LUT:inst43|WideOr0~0_OTERM43                   ; SEG7_LUT:inst43|WideOr0~0_OTERM1                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.029 ns                   ; 1.073 ns                 ;
; -1.843 ns                               ; SEG7_LUT:inst42|WideOr2~0_OTERM75                   ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.012 ns                   ; 1.169 ns                 ;
; -1.755 ns                               ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; Decode:inst3|Order[4]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.037 ns                   ; 1.282 ns                 ;
; -1.744 ns                               ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; Decode:inst3|Order[5]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.037 ns                   ; 1.293 ns                 ;
; -1.453 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_33                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.022 ns                   ; 1.569 ns                 ;
; -1.442 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_23                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.019 ns                   ; 1.577 ns                 ;
; -1.413 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Order[0]~_Duplicate_5                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.031 ns                   ; 1.618 ns                 ;
; -1.315 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.018 ns                   ; 1.703 ns                 ;
; -1.301 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.018 ns                   ; 1.717 ns                 ;
; -1.281 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_41                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 1.736 ns                 ;
; -1.222 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 1.795 ns                 ;
; -1.219 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|Order[2]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.031 ns                   ; 1.812 ns                 ;
; -1.177 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_1                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.021 ns                   ; 1.844 ns                 ;
; -1.170 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_15                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.024 ns                   ; 1.854 ns                 ;
; -1.167 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_3_Duplicate            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.022 ns                   ; 1.855 ns                 ;
; -1.126 ns                               ; SEG7_LUT:inst42|WideOr0~0_OTERM71                   ; SEG7_LUT:inst42|WideOr0~0_OTERM15                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 1.897 ns                 ;
; -1.123 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_47                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.033 ns                   ; 1.910 ns                 ;
; -1.117 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_39                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.034 ns                   ; 1.917 ns                 ;
; -1.041 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_29                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.020 ns                   ; 1.979 ns                 ;
; -1.038 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_31                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.022 ns                   ; 1.984 ns                 ;
; -1.033 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_37                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 1.992 ns                 ;
; -1.024 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_17_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.001 ns                 ;
; -1.004 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.013 ns                 ;
; -0.999 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.018 ns                 ;
; -0.981 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|Data[2]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.016 ns                   ; 2.035 ns                 ;
; -0.974 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Order[0]~_Duplicate_2                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.031 ns                   ; 2.057 ns                 ;
; -0.951 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_49                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 2.076 ns                 ;
; -0.926 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_5_Duplicate            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.020 ns                   ; 2.094 ns                 ;
; -0.873 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.144 ns                 ;
; -0.847 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.170 ns                 ;
; -0.846 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_21                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.033 ns                   ; 2.187 ns                 ;
; -0.842 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.175 ns                 ;
; -0.842 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.175 ns                 ;
; -0.831 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_11_Duplicate           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.036 ns                   ; 2.205 ns                 ;
; -0.817 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_51                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.200 ns                 ;
; -0.803 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_23_Duplicate           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.214 ns                 ;
; -0.800 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Order[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.031 ns                   ; 2.231 ns                 ;
; -0.793 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_19_Duplicate           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.033 ns                   ; 2.240 ns                 ;
; -0.777 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_35                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.033 ns                   ; 2.256 ns                 ;
; -0.757 ns                               ; SEG7_LUT:inst43|WideOr5~0_OTERM53                   ; SEG7_LUT:inst43|WideOr5~0_OTERM11                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.028 ns                   ; 2.271 ns                 ;
; -0.748 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Order[3]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.031 ns                   ; 2.283 ns                 ;
; -0.716 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.301 ns                 ;
; -0.695 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.322 ns                 ;
; -0.695 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.322 ns                 ;
; -0.695 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.322 ns                 ;
; -0.695 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.322 ns                 ;
; -0.694 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_9                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.034 ns                   ; 2.340 ns                 ;
; -0.690 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.327 ns                 ;
; -0.690 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.327 ns                 ;
; -0.690 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.327 ns                 ;
; -0.690 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.327 ns                 ;
; -0.685 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.332 ns                 ;
; -0.684 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Order[1]~_Duplicate_3                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.031 ns                   ; 2.347 ns                 ;
; -0.615 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_25                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.016 ns                   ; 2.401 ns                 ;
; -0.564 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.453 ns                 ;
; -0.564 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.453 ns                 ;
; -0.564 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.453 ns                 ;
; -0.564 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.453 ns                 ;
; -0.564 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_7_Duplicate            ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.036 ns                   ; 2.472 ns                 ;
; -0.562 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_19                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.033 ns                   ; 2.471 ns                 ;
; -0.537 ns                               ; SEG7_LUT:inst43|WideOr2~0_OTERM47                   ; SEG7_LUT:inst43|WideOr2~0_OTERM5                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.029 ns                   ; 2.492 ns                 ;
; -0.533 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.484 ns                 ;
; -0.533 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.484 ns                 ;
; -0.533 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.484 ns                 ;
; -0.533 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.484 ns                 ;
; -0.501 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_43                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.516 ns                 ;
; -0.486 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_2                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.036 ns                   ; 2.550 ns                 ;
; -0.330 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_3                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.022 ns                   ; 2.692 ns                 ;
; -0.307 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 2.720 ns                 ;
; -0.302 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 2.725 ns                 ;
; -0.295 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr1~0_OTERM3                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.730 ns                 ;
; -0.295 ns                               ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr5~0_OTERM25                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.730 ns                 ;
; -0.290 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr1~0_OTERM3                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.735 ns                 ;
; -0.290 ns                               ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr5~0_OTERM25                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.735 ns                 ;
; -0.258 ns                               ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 2.747 ns                 ;
; -0.176 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 2.851 ns                 ;
; -0.164 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr1~0_OTERM3                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.861 ns                 ;
; -0.164 ns                               ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr5~0_OTERM25                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.861 ns                 ;
; -0.145 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 2.882 ns                 ;
; -0.133 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr1~0_OTERM3                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.892 ns                 ;
; -0.133 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr5~0_OTERM25                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.025 ns                   ; 2.892 ns                 ;
; -0.100 ns                               ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 2.905 ns                 ;
; -0.079 ns                               ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_13                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 2.938 ns                 ;
; 0.022 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.027 ns                 ;
; 0.029 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr4~0_OTERM9                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.056 ns                 ;
; 0.029 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr3~0_OTERM7                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.056 ns                 ;
; 0.029 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr0~0_OTERM1                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.056 ns                 ;
; 0.034 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr4~0_OTERM9                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.061 ns                 ;
; 0.034 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr3~0_OTERM7                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.061 ns                 ;
; 0.034 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr0~0_OTERM1                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.061 ns                 ;
; 0.044 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_27_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.071 ns                 ;
; 0.052 ns                                ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.057 ns                 ;
; 0.052 ns                                ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.057 ns                 ;
; 0.052 ns                                ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.057 ns                 ;
; 0.052 ns                                ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.057 ns                 ;
; 0.070 ns                                ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.093 ns                 ;
; 0.160 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr4~0_OTERM9                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.187 ns                 ;
; 0.160 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr3~0_OTERM7                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.187 ns                 ;
; 0.160 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr0~0_OTERM1                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.187 ns                 ;
; 0.180 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.185 ns                 ;
; 0.191 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr4~0_OTERM9                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.218 ns                 ;
; 0.191 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr3~0_OTERM7                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.218 ns                 ;
; 0.191 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr0~0_OTERM1                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.218 ns                 ;
; 0.228 ns                                ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.251 ns                 ;
; 0.242 ns                                ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; Decode:inst3|state[1]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.265 ns                 ;
; 0.329 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_45                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.346 ns                 ;
; 0.332 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.337 ns                 ;
; 0.332 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.337 ns                 ;
; 0.332 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.337 ns                 ;
; 0.332 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.005 ns                   ; 3.337 ns                 ;
; 0.378 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_23_Duplicate           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.395 ns                 ;
; 0.378 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_13                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.395 ns                 ;
; 0.380 ns                                ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.403 ns                 ;
; 0.380 ns                                ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.403 ns                 ;
; 0.380 ns                                ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.403 ns                 ;
; 0.380 ns                                ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.403 ns                 ;
; 0.383 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_51                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.400 ns                 ;
; 0.383 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_13                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.400 ns                 ;
; 0.400 ns                                ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; Decode:inst3|state[0]                                  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.423 ns                 ;
; 0.420 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[5]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.437 ns                 ;
; 0.420 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[4]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.437 ns                 ;
; 0.425 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[5]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.442 ns                 ;
; 0.425 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[4]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.442 ns                 ;
; 0.440 ns                                ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.015 ns                   ; 3.455 ns                 ;
; 0.452 ns                                ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr1~0_OTERM3                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.013 ns                   ; 3.465 ns                 ;
; 0.452 ns                                ; MyRx:inst1|DataOut[6]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr5~0_OTERM25                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.013 ns                   ; 3.465 ns                 ;
; 0.502 ns                                ; Decode:inst3|adden~_Duplicate_1                     ; Decode:inst3|adden~_Duplicate_1                        ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[9]                                  ; MyRx:inst1|Data[9]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[5]                                  ; MyRx:inst1|Data[5]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|num[3]                                   ; MyRx:inst1|num[3]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|num[2]                                   ; MyRx:inst1|num[2]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|num[1]                                   ; MyRx:inst1|num[1]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|num[0]                                   ; MyRx:inst1|num[0]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; Decode:inst3|SetInit_S                              ; Decode:inst3|SetInit_S                                 ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[6]                                  ; MyRx:inst1|Data[6]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[4]                                  ; MyRx:inst1|Data[4]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|ReadyDelay[2]                            ; MyRx:inst1|ReadyDelay[2]                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|ReadyDelay[0]                            ; MyRx:inst1|ReadyDelay[0]                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|ReadyDelay[1]                            ; MyRx:inst1|ReadyDelay[1]                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|ReadyDelay[3]                            ; MyRx:inst1|ReadyDelay[3]                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[10]                                 ; MyRx:inst1|Data[10]                                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[3]                                  ; MyRx:inst1|Data[3]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|state[1]                                 ; MyRx:inst1|state[1]                                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|state[0]                                 ; MyRx:inst1|state[0]                                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|state[2]                                 ; MyRx:inst1|state[2]                                    ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[8]                                  ; MyRx:inst1|Data[8]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; MyRx:inst1|Data[7]                                  ; MyRx:inst1|Data[7]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; Decode:inst3|SetTrigTime                            ; Decode:inst3|SetTrigTime                               ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; Decode:inst3|SoftReload                             ; Decode:inst3|SoftReload                                ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.509 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_23_Duplicate           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.526 ns                 ;
; 0.509 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_51                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.526 ns                 ;
; 0.509 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_13                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.526 ns                 ;
; 0.540 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_23_Duplicate           ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.557 ns                 ;
; 0.540 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[0]~_Duplicate_51                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.557 ns                 ;
; 0.551 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|Data[5]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.568 ns                 ;
; 0.551 ns                                ; MyRx:inst1|DataOut[2]~_Duplicate_1                  ; Decode:inst3|Data[4]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.568 ns                 ;
; 0.552 ns                                ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr6~0_OTERM27                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.575 ns                 ;
; 0.552 ns                                ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr4~0_OTERM23                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.575 ns                 ;
; 0.552 ns                                ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr3~0_OTERM21                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.575 ns                 ;
; 0.552 ns                                ; MyRx:inst1|DataOut[5]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr2~0_OTERM19                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.023 ns                   ; 3.575 ns                 ;
; 0.574 ns                                ; MyRx:inst1|Data[4]                                  ; MyRx:inst1|DataOut[1]~_Duplicate_1                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.532 ns                 ;
; 0.580 ns                                ; MyRx:inst1|Data[5]                                  ; SEG7_LUT:inst42|WideOr0~0_OTERM71                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.538 ns                 ;
; 0.581 ns                                ; MyRx:inst1|Data[3]                                  ; MyRx:inst1|DataOut[0]~_Duplicate_1                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.539 ns                 ;
; 0.582 ns                                ; MyRx:inst1|Data[5]                                  ; MyRx:inst1|DataOut[2]~_Duplicate_1                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.540 ns                 ;
; 0.582 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[5]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.599 ns                 ;
; 0.582 ns                                ; MyRx:inst1|DataOut[3]~_Duplicate_1                  ; Decode:inst3|Data[4]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.599 ns                 ;
; 0.587 ns                                ; MyRx:inst1|Data[6]                                  ; MyRx:inst1|DataOut[3]~_Duplicate_1                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.545 ns                 ;
; 0.666 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_25                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.016 ns                   ; 3.682 ns                 ;
; 0.672 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[1]~_Duplicate_43                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.689 ns                 ;
; 0.672 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_45                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.689 ns                 ;
; 0.677 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_45                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.694 ns                 ;
; 0.677 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[0]                                   ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.017 ns                   ; 3.694 ns                 ;
; 0.715 ns                                ; MyRx:inst1|Data[7]                                  ; SEG7_LUT:inst43|WideOr1~0_OTERM45                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.673 ns                 ;
; 0.716 ns                                ; MyRx:inst1|Data[8]                                  ; SEG7_LUT:inst29|WideOr6~0_OTERM41                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.674 ns                 ;
; 0.716 ns                                ; MyRx:inst1|Data[8]                                  ; SEG7_LUT:inst29|WideOr4~0_OTERM37                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.674 ns                 ;
; 0.719 ns                                ; MyRx:inst1|state[2]                                 ; MyRx:inst1|num[3]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.041 ns                  ; 0.678 ns                 ;
; 0.720 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.015 ns                   ; 3.735 ns                 ;
; 0.720 ns                                ; MyRx:inst1|state[2]                                 ; MyRx:inst1|num[2]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.041 ns                  ; 0.679 ns                 ;
; 0.724 ns                                ; MyRx:inst1|state[2]                                 ; MyRx:inst1|num[1]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.041 ns                  ; 0.683 ns                 ;
; 0.724 ns                                ; MyRx:inst1|state[2]                                 ; MyRx:inst1|num[0]                                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.041 ns                  ; 0.683 ns                 ;
; 0.726 ns                                ; MyRx:inst1|DataOut[0]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_27_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.753 ns                 ;
; 0.731 ns                                ; MyRx:inst1|DataOut[1]~_Duplicate_1                  ; Decode:inst3|Data[3]~_Duplicate_27_Duplicate_Duplicate ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.027 ns                   ; 3.758 ns                 ;
; 0.732 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; SEG7_LUT:inst43|WideOr1~0_OTERM3                       ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.013 ns                   ; 3.745 ns                 ;
; 0.732 ns                                ; MyRx:inst1|DataOut[7]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr5~0_OTERM25                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.013 ns                   ; 3.745 ns                 ;
; 0.740 ns                                ; MyRx:inst1|num[0]                                   ; MyRx:inst1|Data[6]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.698 ns                 ;
; 0.740 ns                                ; MyRx:inst1|num[0]                                   ; MyRx:inst1|Data[7]                                     ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.698 ns                 ;
; 0.768 ns                                ; MyRx:inst1|DataOut[4]~_Duplicate_1                  ; SEG7_LUT:inst42|WideOr1~0_OTERM17                      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 3.033 ns                   ; 3.801 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                        ;                                                                                       ;                                                                                       ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                  ; To                                                                                                   ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                                             ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                                            ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                                            ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]                                                                             ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]                                                                            ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                                            ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                                           ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                                           ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                                                                             ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                                            ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                                            ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]                                                                             ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]                                                                            ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]                                                                            ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                                           ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                                           ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                                            ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                                            ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                                            ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                                            ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                                           ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                                            ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                                           ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.569 ns                                ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.527 ns                 ;
; 0.570 ns                                ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.570 ns                                ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.570 ns                                ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.570 ns                                ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.570 ns                                ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.572 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]                                                                        ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns                                ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns                                ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns                                ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns                                ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns                                ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.573 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[1]                                                                          ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.531 ns                 ;
; 0.573 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.531 ns                 ;
; 0.574 ns                                ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.532 ns                 ;
; 0.591 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[1]                                                                          ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.549 ns                 ;
; 0.591 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.549 ns                 ;
; 0.592 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]                                                                          ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[1]                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.550 ns                 ;
; 0.697 ns                                ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.655 ns                 ;
; 0.698 ns                                ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.656 ns                 ;
; 0.699 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]                                                                          ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.657 ns                 ;
; 0.700 ns                                ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.658 ns                 ;
; 0.701 ns                                ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                  ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.659 ns                 ;
; 0.720 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]                                                                        ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.678 ns                 ;
; 0.720 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.678 ns                 ;
; 0.741 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 0.699 ns                 ;
; 0.871 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                                        ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.041 ns                  ; 0.830 ns                 ;
; 0.895 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.041 ns                  ; 0.854 ns                 ;
; 0.924 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.041 ns                  ; 0.883 ns                 ;
; 0.961 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.045 ns                  ; 0.916 ns                 ;
; 1.141 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.027 ns                  ; 1.114 ns                 ;
; 1.316 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.036 ns                  ; 1.280 ns                 ;
; 1.318 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                                        ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.038 ns                  ; 1.280 ns                 ;
; 1.332 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.021 ns                  ; 1.311 ns                 ;
; 1.431 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.035 ns                  ; 1.396 ns                 ;
; 1.432 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.390 ns                 ;
; 1.439 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.036 ns                  ; 1.403 ns                 ;
; 1.442 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.058 ns                  ; 1.384 ns                 ;
; 1.474 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]                                                                        ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.016 ns                  ; 1.458 ns                 ;
; 1.479 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.437 ns                 ;
; 1.483 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.038 ns                  ; 1.445 ns                 ;
; 1.486 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.038 ns                  ; 1.448 ns                 ;
; 1.486 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.045 ns                  ; 1.441 ns                 ;
; 1.496 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.454 ns                 ;
; 1.501 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.043 ns                  ; 1.458 ns                 ;
; 1.504 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                                          ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[1]                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.036 ns                  ; 1.468 ns                 ;
; 1.521 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.038 ns                  ; 1.483 ns                 ;
; 1.521 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.050 ns                  ; 1.471 ns                 ;
; 1.523 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[2]           ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.038 ns                  ; 1.485 ns                 ;
; 1.533 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.054 ns                  ; 1.479 ns                 ;
; 1.563 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.517 ns                 ;
; 1.566 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.520 ns                 ;
; 1.566 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.520 ns                 ;
; 1.580 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.538 ns                 ;
; 1.581 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]                                                                          ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]                                                         ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.033 ns                  ; 1.548 ns                 ;
; 1.591 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.036 ns                  ; 1.555 ns                 ;
; 1.596 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.033 ns                  ; 1.563 ns                 ;
; 1.602 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.556 ns                 ;
; 1.606 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                                         ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.029 ns                  ; 1.577 ns                 ;
; 1.607 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]                                                                        ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.054 ns                  ; 1.553 ns                 ;
; 1.615 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.045 ns                  ; 1.570 ns                 ;
; 1.616 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]           ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.048 ns                  ; 1.568 ns                 ;
; 1.632 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.568 ns                 ;
; 1.633 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.569 ns                 ;
; 1.634 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.570 ns                 ;
; 1.649 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.607 ns                 ;
; 1.649 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.607 ns                 ;
; 1.649 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.607 ns                 ;
; 1.657 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.043 ns                  ; 1.614 ns                 ;
; 1.664 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.622 ns                 ;
; 1.671 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.618 ns                 ;
; 1.671 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.618 ns                 ;
; 1.671 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.618 ns                 ;
; 1.674 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.632 ns                 ;
; 1.674 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.632 ns                 ;
; 1.674 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.632 ns                 ;
; 1.681 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.635 ns                 ;
; 1.686 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.640 ns                 ;
; 1.686 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.640 ns                 ;
; 1.709 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.663 ns                 ;
; 1.718 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]           ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.036 ns                  ; 1.682 ns                 ;
; 1.735 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 1.679 ns                 ;
; 1.737 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.055 ns                  ; 1.682 ns                 ;
; 1.750 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.704 ns                 ;
; 1.754 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.708 ns                 ;
; 1.756 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.710 ns                 ;
; 1.766 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.724 ns                 ;
; 1.767 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.720 ns                 ;
; 1.768 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.057 ns                  ; 1.711 ns                 ;
; 1.768 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.057 ns                  ; 1.711 ns                 ;
; 1.779 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.733 ns                 ;
; 1.785 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.054 ns                  ; 1.731 ns                 ;
; 1.790 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.748 ns                 ;
; 1.790 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.748 ns                 ;
; 1.790 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.042 ns                  ; 1.748 ns                 ;
; 1.794 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.741 ns                 ;
; 1.794 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.741 ns                 ;
; 1.794 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.741 ns                 ;
; 1.795 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.061 ns                  ; 1.734 ns                 ;
; 1.796 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]_OTERM1118 ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 1.740 ns                 ;
; 1.796 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]_OTERM1118 ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 1.740 ns                 ;
; 1.797 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.733 ns                 ;
; 1.801 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                                         ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[1]                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.027 ns                  ; 1.774 ns                 ;
; 1.810 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.764 ns                 ;
; 1.823 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.039 ns                  ; 1.784 ns                 ;
; 1.823 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.054 ns                  ; 1.769 ns                 ;
; 1.826 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.039 ns                  ; 1.787 ns                 ;
; 1.827 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.781 ns                 ;
; 1.831 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.785 ns                 ;
; 1.833 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.787 ns                 ;
; 1.843 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.060 ns                  ; 1.783 ns                 ;
; 1.860 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.814 ns                 ;
; 1.863 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.817 ns                 ;
; 1.863 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.816 ns                 ;
; 1.863 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.817 ns                 ;
; 1.867 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.821 ns                 ;
; 1.870 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.824 ns                 ;
; 1.870 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.824 ns                 ;
; 1.875 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.057 ns                  ; 1.818 ns                 ;
; 1.875 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.057 ns                  ; 1.818 ns                 ;
; 1.886 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.840 ns                 ;
; 1.889 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.843 ns                 ;
; 1.890 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.837 ns                 ;
; 1.890 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.837 ns                 ;
; 1.890 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.053 ns                  ; 1.837 ns                 ;
; 1.891 ns                                ; 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1]_OTERM1118 ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.055 ns                  ; 1.836 ns                 ;
; 1.891 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.845 ns                 ;
; 1.891 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM97  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.845 ns                 ;
; 1.919 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.039 ns                  ; 1.880 ns                 ;
; 1.920 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.047 ns                  ; 1.873 ns                 ;
; 1.923 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.859 ns                 ;
; 1.924 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.860 ns                 ;
; 1.925 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.861 ns                 ;
; 1.931 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.054 ns                  ; 1.877 ns                 ;
; 1.941 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.061 ns                  ; 1.880 ns                 ;
; 1.945 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.899 ns                 ;
; 1.953 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.054 ns                  ; 1.899 ns                 ;
; 1.960 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.055 ns                  ; 1.905 ns                 ;
; 1.963 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.899 ns                 ;
; 1.978 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.932 ns                 ;
; 1.982 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 1.926 ns                 ;
; 1.983 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 1.927 ns                 ;
; 1.989 ns                                ; 16Trig:inst4|QTrig:inst9|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM1114 ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.060 ns                  ; 1.929 ns                 ;
; 1.995 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.039 ns                  ; 1.956 ns                 ;
; 1.998 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.039 ns                  ; 1.959 ns                 ;
; 2.001 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 1.945 ns                 ;
; 2.001 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 1.945 ns                 ;
; 2.004 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.038 ns                  ; 1.966 ns                 ;
; 2.009 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.945 ns                 ;
; 2.010 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.946 ns                 ;
; 2.011 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                                                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.947 ns                 ;
; 2.028 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 1.982 ns                 ;
; 2.045 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.061 ns                  ; 1.984 ns                 ;
; 2.046 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.064 ns                  ; 1.982 ns                 ;
; 2.051 ns                                ; 16Trig:inst4|QTrig:inst8|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[3]_OTERM1120 ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.038 ns                  ; 2.013 ns                 ;
; 2.055 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.057 ns                  ; 1.998 ns                 ;
; 2.055 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.057 ns                  ; 1.998 ns                 ;
; 2.055 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.054 ns                  ; 2.001 ns                 ;
; 2.080 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.034 ns                 ;
; 2.088 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.058 ns                  ; 2.030 ns                 ;
; 2.091 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.039 ns                  ; 2.052 ns                 ;
; 2.093 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.060 ns                  ; 2.033 ns                 ;
; 2.102 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 2.046 ns                 ;
; 2.102 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.056 ns                  ; 2.046 ns                 ;
; 2.121 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.075 ns                 ;
; 2.126 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.080 ns                 ;
; 2.126 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM93  ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.080 ns                 ;
; 2.128 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.082 ns                 ;
; 2.132 ns                                ; 16Trig:inst4|QTrig:inst10|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]_OTERM95  ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; 0.000 ns                   ; -0.046 ns                  ; 2.086 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                   ;                                                                                                      ;                                                                                                                                  ;                                                                                                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                  ; To                                                                                                    ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.569 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.527 ns                 ;
; 0.570 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.570 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.570 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.570 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.528 ns                 ;
; 0.571 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.529 ns                 ;
; 0.571 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.529 ns                 ;
; 0.571 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.529 ns                 ;
; 0.571 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.529 ns                 ;
; 0.571 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.529 ns                 ;
; 0.572 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.572 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.573 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.531 ns                 ;
; 0.574 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.532 ns                 ;
; 0.574 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.532 ns                 ;
; 0.688 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.646 ns                 ;
; 0.697 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.655 ns                 ;
; 0.698 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.656 ns                 ;
; 0.698 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.656 ns                 ;
; 0.699 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.657 ns                 ;
; 0.700 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.658 ns                 ;
; 0.700 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.658 ns                 ;
; 0.701 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.659 ns                 ;
; 0.701 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.659 ns                 ;
; 0.702 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.660 ns                 ;
; 0.873 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.069 ns                   ; 0.942 ns                 ;
; 0.883 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.042 ns                  ; 0.841 ns                 ;
; 0.889 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.069 ns                   ; 0.958 ns                 ;
; 0.901 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.043 ns                  ; 0.858 ns                 ;
; 1.025 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.043 ns                  ; 0.982 ns                 ;
; 1.399 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.062 ns                   ; 1.461 ns                 ;
; 1.436 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.076 ns                   ; 1.512 ns                 ;
; 1.444 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.078 ns                   ; 1.522 ns                 ;
; 1.450 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.082 ns                   ; 1.532 ns                 ;
; 1.462 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.063 ns                   ; 1.525 ns                 ;
; 1.487 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.078 ns                   ; 1.565 ns                 ;
; 1.515 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.076 ns                   ; 1.591 ns                 ;
; 1.529 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.076 ns                   ; 1.605 ns                 ;
; 1.559 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.027 ns                  ; 1.532 ns                 ;
; 1.594 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; -0.027 ns                  ; 1.567 ns                 ;
; 1.623 ns      ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.076 ns                   ; 1.699 ns                 ;
; 1.728 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.078 ns                   ; 1.806 ns                 ;
; 1.770 ns      ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.086 ns                   ; 1.856 ns                 ;
; 1.812 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.086 ns                   ; 1.898 ns                 ;
; 1.860 ns      ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.086 ns                   ; 1.946 ns                 ;
; 1.902 ns      ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; 0.000 ns                   ; 0.086 ns                   ; 1.988 ns                 ;
+---------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                             ; To                                                                                                                                                                                                                 ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                                                                  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                                  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                                                    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                                      ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.516 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 0.843 ns                 ;
; 0.522 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 0.849 ns                 ;
; 0.524 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 0.851 ns                 ;
; 0.528 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 0.855 ns                 ;
; 0.561 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                                                ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.519 ns                 ;
; 0.562 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                                                ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.520 ns                 ;
; 0.658 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 0.976 ns                 ;
; 0.670 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.330 ns                   ; 1.000 ns                 ;
; 0.673 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 0.991 ns                 ;
; 0.682 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                                                ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.640 ns                 ;
; 0.689 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                                                ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.647 ns                 ;
; 0.691 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.649 ns                 ;
; 0.692 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.019 ns                 ;
; 0.693 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.020 ns                 ;
; 0.705 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.324 ns                   ; 1.029 ns                 ;
; 0.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.055 ns                 ;
; 0.730 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.056 ns                 ;
; 0.748 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM533                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM533                                                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.706 ns                 ;
; 0.751 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.069 ns                 ;
; 0.755 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.330 ns                   ; 1.085 ns                 ;
; 0.768 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.330 ns                   ; 1.098 ns                 ;
; 0.775 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_address_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.101 ns                 ;
; 0.776 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.103 ns                 ;
; 0.785 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.111 ns                 ;
; 0.787 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.325 ns                   ; 1.112 ns                 ;
; 0.788 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.106 ns                 ;
; 0.788 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.746 ns                 ;
; 0.788 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.746 ns                 ;
; 0.790 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.748 ns                 ;
; 0.791 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.118 ns                 ;
; 0.791 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.749 ns                 ;
; 0.792 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.128 ns                 ;
; 0.794 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.752 ns                 ;
; 0.799 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.757 ns                 ;
; 0.803 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.130 ns                 ;
; 0.804 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                                      ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.762 ns                 ;
; 0.806 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.322 ns                   ; 1.128 ns                 ;
; 0.807 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.143 ns                 ;
; 0.808 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.144 ns                 ;
; 0.810 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.136 ns                 ;
; 0.810 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.137 ns                 ;
; 0.819 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.146 ns                 ;
; 0.821 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.139 ns                 ;
; 0.821 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.157 ns                 ;
; 0.826 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.784 ns                 ;
; 0.830 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.788 ns                 ;
; 0.831 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.149 ns                 ;
; 0.832 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.324 ns                   ; 1.156 ns                 ;
; 0.837 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.269 ns                   ; 1.106 ns                 ;
; 0.838 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.156 ns                 ;
; 0.843 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.269 ns                   ; 1.112 ns                 ;
; 0.843 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.801 ns                 ;
; 0.843 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.801 ns                 ;
; 0.844 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.802 ns                 ;
; 0.847 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM537                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM537                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.805 ns                 ;
; 0.849 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM541                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM541                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.807 ns                 ;
; 0.849 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.807 ns                 ;
; 0.853 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.811 ns                 ;
; 0.853 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM543                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM543                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.811 ns                 ;
; 0.857 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.269 ns                   ; 1.126 ns                 ;
; 0.871 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]               ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.829 ns                 ;
; 0.877 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.195 ns                 ;
; 0.882 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_34 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.840 ns                 ;
; 0.882 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.269 ns                   ; 1.151 ns                 ;
; 0.884 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.269 ns                   ; 1.153 ns                 ;
; 0.885 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]               ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.843 ns                 ;
; 0.889 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                                                           ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.847 ns                 ;
; 0.891 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.402 ns                   ; 4.293 ns                 ;
; 0.896 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.223 ns                 ;
; 0.900 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.402 ns                   ; 4.302 ns                 ;
; 0.912 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.239 ns                 ;
; 0.917 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.403 ns                   ; 4.320 ns                 ;
; 0.922 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.050 ns                  ; 0.872 ns                 ;
; 0.925 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.883 ns                 ;
; 0.936 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_address_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.262 ns                 ;
; 0.941 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.258 ns                 ;
; 0.941 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.268 ns                 ;
; 0.948 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.265 ns                 ;
; 0.950 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.908 ns                 ;
; 0.955 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.325 ns                   ; 1.280 ns                 ;
; 0.957 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.324 ns                   ; 1.281 ns                 ;
; 0.958 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[1]                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.916 ns                 ;
; 0.959 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.277 ns                 ;
; 0.960 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[0]                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.918 ns                 ;
; 0.960 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.287 ns                 ;
; 0.963 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.280 ns                 ;
; 0.966 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.302 ns                 ;
; 0.966 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.313 ns                   ; 1.279 ns                 ;
; 0.966 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.283 ns                 ;
; 0.967 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                                                                                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.395 ns                   ; 4.362 ns                 ;
; 0.969 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM535                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM535                                                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.927 ns                 ;
; 0.970 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.316 ns                   ; 1.286 ns                 ;
; 0.972 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.313 ns                   ; 1.285 ns                 ;
; 0.973 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.291 ns                 ;
; 0.973 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.315 ns                   ; 1.288 ns                 ;
; 0.975 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.293 ns                 ;
; 0.979 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.297 ns                 ;
; 0.980 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.306 ns                 ;
; 0.980 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.313 ns                   ; 1.293 ns                 ;
; 0.981 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                                                                                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.396 ns                   ; 4.377 ns                 ;
; 0.986 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.303 ns                 ;
; 0.989 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.307 ns                 ;
; 0.989 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.306 ns                 ;
; 0.990 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.406 ns                   ; 4.396 ns                 ;
; 0.991 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.408 ns                   ; 4.399 ns                 ;
; 0.991 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.308 ns                 ;
; 0.992 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.319 ns                 ;
; 0.993 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.320 ns                 ;
; 0.993 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                                                                  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.051 ns                  ; 0.942 ns                 ;
; 0.993 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.329 ns                 ;
; 0.994 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.315 ns                   ; 1.309 ns                 ;
; 0.995 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.312 ns                 ;
; 0.996 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.395 ns                   ; 4.391 ns                 ;
; 1.000 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.322 ns                   ; 1.322 ns                 ;
; 1.000 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.327 ns                 ;
; 1.001 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.337 ns                 ;
; 1.001 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.315 ns                   ; 1.316 ns                 ;
; 1.003 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.409 ns                   ; 4.412 ns                 ;
; 1.005 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.322 ns                   ; 1.327 ns                 ;
; 1.008 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.334 ns                 ;
; 1.009 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.309 ns                   ; 1.318 ns                 ;
; 1.010 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.321 ns                   ; 1.331 ns                 ;
; 1.010 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a421~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.319 ns                   ; 1.329 ns                 ;
; 1.011 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.337 ns                 ;
; 1.011 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.400 ns                   ; 4.411 ns                 ;
; 1.012 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.321 ns                   ; 1.333 ns                 ;
; 1.013 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.408 ns                   ; 4.421 ns                 ;
; 1.013 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                                                ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.033 ns                  ; 0.980 ns                 ;
; 1.015 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.416 ns                   ; 4.431 ns                 ;
; 1.015 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.309 ns                   ; 1.324 ns                 ;
; 1.015 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.260 ns                   ; 1.275 ns                 ;
; 1.016 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|address_reg_b[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_14 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.974 ns                 ;
; 1.018 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.317 ns                   ; 1.335 ns                 ;
; 1.018 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.322 ns                   ; 1.340 ns                 ;
; 1.018 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                                                                   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.051 ns                  ; 0.967 ns                 ;
; 1.020 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.309 ns                   ; 1.329 ns                 ;
; 1.024 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                                                                                                                   ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.395 ns                   ; 4.419 ns                 ;
; 1.025 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.395 ns                   ; 4.420 ns                 ;
; 1.026 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.315 ns                   ; 1.341 ns                 ;
; 1.028 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.315 ns                   ; 1.343 ns                 ;
; 1.028 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.355 ns                 ;
; 1.030 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.414 ns                   ; 4.444 ns                 ;
; 1.031 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.358 ns                 ;
; 1.032 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.327 ns                   ; 1.359 ns                 ;
; 1.040 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_address_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.366 ns                 ;
; 1.040 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                                  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                                                    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 0.998 ns                 ;
; 1.044 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.319 ns                   ; 1.363 ns                 ;
; 1.045 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.416 ns                   ; 4.461 ns                 ;
; 1.047 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.260 ns                   ; 1.307 ns                 ;
; 1.048 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.315 ns                   ; 1.363 ns                 ;
; 1.049 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.322 ns                   ; 1.371 ns                 ;
; 1.049 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                                     ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                                                ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.033 ns                  ; 1.016 ns                 ;
; 1.055 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.381 ns                 ;
; 1.058 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 1.016 ns                 ;
; 1.063 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a293~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.316 ns                   ; 1.379 ns                 ;
; 1.064 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.417 ns                   ; 4.481 ns                 ;
; 1.064 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.260 ns                   ; 1.324 ns                 ;
; 1.066 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.318 ns                   ; 1.384 ns                 ;
; 1.070 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.396 ns                   ; 4.466 ns                 ;
; 1.071 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                                      ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 1.029 ns                 ;
; 1.071 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                                      ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; -0.042 ns                  ; 1.029 ns                 ;
; 1.072 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.336 ns                   ; 1.408 ns                 ;
; 1.073 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                                                                                                                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 3.393 ns                   ; 4.466 ns                 ;
; 1.074 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.260 ns                   ; 1.334 ns                 ;
; 1.075 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_address_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.319 ns                   ; 1.394 ns                 ;
; 1.076 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.325 ns                   ; 1.401 ns                 ;
; 1.079 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.325 ns                   ; 1.404 ns                 ;
; 1.081 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_address_reg0    ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.326 ns                   ; 1.407 ns                 ;
; 1.082 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                                              ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344~porta_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.313 ns                   ; 1.395 ns                 ;
; 1.083 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                                                 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~portb_address_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 0.000 ns                   ; 0.269 ns                   ; 1.352 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                              ;                                                                                                                                                                                                                    ;                                                                                                                                  ;                                                                                                                                  ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                       ; To                                                         ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; -0.833 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.456 ns                   ; 1.623 ns                 ;
; -0.102 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.452 ns                   ; 2.350 ns                 ;
; -0.016 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[3]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.459 ns                   ; 2.443 ns                 ;
; 0.093 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[3]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.448 ns                   ; 2.541 ns                 ;
; 0.123 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.442 ns                   ; 2.565 ns                 ;
; 0.210 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 2.648 ns                 ;
; 0.240 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[0]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.459 ns                   ; 2.699 ns                 ;
; 0.244 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.448 ns                   ; 2.692 ns                 ;
; 0.265 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[1]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.443 ns                   ; 2.708 ns                 ;
; 0.281 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[3]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.437 ns                   ; 2.718 ns                 ;
; 0.282 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.449 ns                   ; 2.731 ns                 ;
; 0.287 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[0]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.437 ns                   ; 2.724 ns                 ;
; 0.288 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.459 ns                   ; 2.747 ns                 ;
; 0.294 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[0]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.448 ns                   ; 2.742 ns                 ;
; 0.306 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 2.747 ns                 ;
; 0.310 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.451 ns                   ; 2.761 ns                 ;
; 0.322 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.451 ns                   ; 2.773 ns                 ;
; 0.330 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|CMD[1]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.459 ns                   ; 2.789 ns                 ;
; 0.335 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[3]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 2.768 ns                 ;
; 0.357 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 2.795 ns                 ;
; 0.392 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[0]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 2.833 ns                 ;
; 0.405 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[3]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 2.846 ns                 ;
; 0.421 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst1|CMD[1]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 2.862 ns                 ;
; 0.424 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 2.865 ns                 ;
; 0.429 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 2.870 ns                 ;
; 0.477 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.452 ns                   ; 2.929 ns                 ;
; 0.502 ns                                ; CLKD16:inst10|step[2]                                      ; CLKD16:inst10|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst10|step[1]                                      ; CLKD16:inst10|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst21|step[0]                                      ; CLKD16:inst21|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst21|step[2]                                      ; CLKD16:inst21|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst21|step[1]                                      ; CLKD16:inst21|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst12|step[2]                                      ; CLKD16:inst12|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst12|step[0]                                      ; CLKD16:inst12|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst12|step[1]                                      ; CLKD16:inst12|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst10|CLKout                                       ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst22|step[2]                                      ; CLKD16:inst22|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst22|step[1]                                      ; CLKD16:inst22|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst12|CLKout                                       ; CLKD16:inst12|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst23|step[2]                                      ; CLKD16:inst23|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|step[0]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst22|CLKout                                       ; CLKD16:inst22|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst23|CLKout~_Duplicate_1                          ; CLKD16:inst23|CLKout~_Duplicate_1                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst5|step[1]                                       ; CLKD16:inst5|step[1]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst5|step[0]                                       ; CLKD16:inst5|step[0]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst5|step[2]                                       ; CLKD16:inst5|step[2]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.502 ns                                ; CLKD16:inst5|CLKout                                        ; CLKD16:inst5|CLKout                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.460 ns                 ;
; 0.560 ns                                ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|CLKout~_Duplicate_1                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.518 ns                 ;
; 0.561 ns                                ; CLKD16:inst5|step[1]                                       ; CLKD16:inst5|CLKout                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.519 ns                 ;
; 0.562 ns                                ; CLKD16:inst10|step[1]                                      ; CLKD16:inst10|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.520 ns                 ;
; 0.572 ns                                ; CLKD16:inst21|step[0]                                      ; CLKD16:inst21|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.530 ns                 ;
; 0.574 ns                                ; CLKD16:inst22|step[1]                                      ; CLKD16:inst22|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.532 ns                 ;
; 0.580 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.455 ns                   ; 3.035 ns                 ;
; 0.617 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst|CMD[1]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.437 ns                   ; 3.054 ns                 ;
; 0.623 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|CMD[1]                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.448 ns                   ; 3.071 ns                 ;
; 0.653 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 3.094 ns                 ;
; 0.657 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.451 ns                   ; 3.108 ns                 ;
; 0.659 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.442 ns                   ; 3.101 ns                 ;
; 0.662 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.447 ns                   ; 3.109 ns                 ;
; 0.676 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.634 ns                 ;
; 0.676 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.634 ns                 ;
; 0.677 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.447 ns                   ; 3.124 ns                 ;
; 0.678 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.636 ns                 ;
; 0.678 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.636 ns                 ;
; 0.678 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.636 ns                 ;
; 0.678 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.636 ns                 ;
; 0.679 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.637 ns                 ;
; 0.679 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.637 ns                 ;
; 0.680 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.638 ns                 ;
; 0.680 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.638 ns                 ;
; 0.681 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.639 ns                 ;
; 0.687 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.645 ns                 ;
; 0.688 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.646 ns                 ;
; 0.689 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.647 ns                 ;
; 0.692 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.650 ns                 ;
; 0.692 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.650 ns                 ;
; 0.695 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.653 ns                 ;
; 0.696 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.654 ns                 ;
; 0.700 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.453 ns                   ; 3.153 ns                 ;
; 0.701 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.437 ns                   ; 3.138 ns                 ;
; 0.706 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.664 ns                 ;
; 0.721 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.459 ns                   ; 3.180 ns                 ;
; 0.737 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 3.178 ns                 ;
; 0.750 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 3.188 ns                 ;
; 0.751 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.455 ns                   ; 3.206 ns                 ;
; 0.778 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 3.211 ns                 ;
; 0.785 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.450 ns                   ; 3.235 ns                 ;
; 0.796 ns                                ; CLKD16:inst23|step[2]                                      ; CLKD16:inst23|CLKout~_Duplicate_1                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.754 ns                 ;
; 0.796 ns                                ; CLKD16:inst5|step[2]                                       ; CLKD16:inst5|CLKout                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.754 ns                 ;
; 0.797 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.442 ns                   ; 3.239 ns                 ;
; 0.806 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.764 ns                 ;
; 0.806 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.764 ns                 ;
; 0.806 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.764 ns                 ;
; 0.807 ns                                ; CLKD16:inst21|step[1]                                      ; CLKD16:inst21|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.765 ns                 ;
; 0.807 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.765 ns                 ;
; 0.807 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.765 ns                 ;
; 0.809 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[0]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 3.242 ns                 ;
; 0.815 ns                                ; CLKD16:inst5|step[0]                                       ; CLKD16:inst5|CLKout                                        ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.773 ns                 ;
; 0.821 ns                                ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.779 ns                 ;
; 0.821 ns                                ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|CLKout~_Duplicate_1                          ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.779 ns                 ;
; 0.821 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.779 ns                 ;
; 0.824 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.782 ns                 ;
; 0.826 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.784 ns                 ;
; 0.828 ns                                ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.786 ns                 ;
; 0.831 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.789 ns                 ;
; 0.833 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.791 ns                 ;
; 0.834 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.792 ns                 ;
; 0.838 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.796 ns                 ;
; 0.839 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.797 ns                 ;
; 0.839 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.797 ns                 ;
; 0.840 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.043 ns                  ; 0.797 ns                 ;
; 0.842 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.800 ns                 ;
; 0.842 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.800 ns                 ;
; 0.842 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 3.283 ns                 ;
; 0.845 ns                                ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.803 ns                 ;
; 0.847 ns                                ; CLKD16:inst12|step[1]                                      ; CLKD16:inst12|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.805 ns                 ;
; 0.847 ns                                ; CLKD16:inst5|step[1]                                       ; CLKD16:inst5|step[2]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.805 ns                 ;
; 0.847 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.805 ns                 ;
; 0.850 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.808 ns                 ;
; 0.854 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.812 ns                 ;
; 0.855 ns                                ; CLKD16:inst12|step[0]                                      ; CLKD16:inst12|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.813 ns                 ;
; 0.857 ns                                ; CLKD16:inst21|step[0]                                      ; CLKD16:inst21|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.815 ns                 ;
; 0.858 ns                                ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.816 ns                 ;
; 0.858 ns                                ; CLKD16:inst12|step[0]                                      ; CLKD16:inst12|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.816 ns                 ;
; 0.858 ns                                ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|step[2]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.816 ns                 ;
; 0.858 ns                                ; CLKD16:inst5|step[0]                                       ; CLKD16:inst5|step[1]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.816 ns                 ;
; 0.859 ns                                ; CLKD16:inst5|step[0]                                       ; CLKD16:inst5|step[2]                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.817 ns                 ;
; 0.861 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.819 ns                 ;
; 0.862 ns                                ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.820 ns                 ;
; 0.864 ns                                ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|step[1]                                      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.822 ns                 ;
; 0.864 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.822 ns                 ;
; 0.874 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 3.315 ns                 ;
; 0.921 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.432 ns                   ; 3.353 ns                 ;
; 0.936 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.434 ns                   ; 3.370 ns                 ;
; 0.944 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 3.377 ns                 ;
; 0.944 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.447 ns                   ; 3.391 ns                 ;
; 0.950 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.908 ns                 ;
; 0.962 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.041 ns                  ; 0.921 ns                 ;
; 0.983 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 3.416 ns                 ;
; 0.987 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.945 ns                 ;
; 0.994 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[1]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.432 ns                   ; 3.426 ns                 ;
; 0.998 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.033 ns                  ; 0.965 ns                 ;
; 0.999 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 0.957 ns                 ;
; 1.009 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.432 ns                   ; 3.441 ns                 ;
; 1.046 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 3.487 ns                 ;
; 1.056 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 3.494 ns                 ;
; 1.057 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.015 ns                 ;
; 1.058 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.016 ns                 ;
; 1.060 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.051 ns                  ; 1.009 ns                 ;
; 1.064 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.022 ns                 ;
; 1.073 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.434 ns                   ; 3.507 ns                 ;
; 1.081 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.040 ns                  ; 1.041 ns                 ;
; 1.101 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 3.542 ns                 ;
; 1.101 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.059 ns                 ;
; 1.122 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.447 ns                   ; 3.569 ns                 ;
; 1.135 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.434 ns                   ; 3.569 ns                 ;
; 1.162 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.120 ns                 ;
; 1.168 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.035 ns                  ; 1.133 ns                 ;
; 1.219 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.441 ns                   ; 3.660 ns                 ;
; 1.247 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.447 ns                   ; 3.694 ns                 ;
; 1.261 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 3.699 ns                 ;
; 1.268 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 3.706 ns                 ;
; 1.273 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.437 ns                   ; 3.710 ns                 ;
; 1.280 ns                                ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]             ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.434 ns                   ; 3.714 ns                 ;
; 1.287 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.245 ns                 ;
; 1.293 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[1]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 3.726 ns                 ;
; 1.296 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 3.729 ns                 ;
; 1.305 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.432 ns                   ; 3.737 ns                 ;
; 1.311 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.269 ns                 ;
; 1.318 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.449 ns                   ; 3.767 ns                 ;
; 1.332 ns                                ; CLKD16:inst23|CLKout~_Duplicate_1                          ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.098 ns                  ; 1.234 ns                 ;
; 1.339 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.297 ns                 ;
; 1.339 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst|CMD[3]                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.453 ns                   ; 3.792 ns                 ;
; 1.365 ns                                ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]               ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.443 ns                   ; 3.808 ns                 ;
; 1.390 ns                                ; CLKD16:inst23|step[1]                                      ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.098 ns                  ; 1.292 ns                 ;
; 1.405 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[1]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.434 ns                   ; 3.839 ns                 ;
; 1.412 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.447 ns                   ; 3.859 ns                 ;
; 1.425 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 3.863 ns                 ;
; 1.434 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.434 ns                   ; 3.868 ns                 ;
; 1.453 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.438 ns                   ; 3.891 ns                 ;
; 1.454 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.412 ns                 ;
; 1.461 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.433 ns                   ; 3.894 ns                 ;
; 1.541 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.434 ns                   ; 3.975 ns                 ;
; 1.561 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.519 ns                 ;
; 1.574 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.532 ns                 ;
; 1.575 ns                                ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.443 ns                   ; 4.018 ns                 ;
; 1.616 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.574 ns                 ;
; 1.626 ns                                ; CLKD16:inst23|step[2]                                      ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.098 ns                  ; 1.528 ns                 ;
; 1.651 ns                                ; CLKD16:inst23|step[0]                                      ; CLKD16:inst23|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.098 ns                  ; 1.553 ns                 ;
; 1.711 ns                                ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]              ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 2.432 ns                   ; 4.143 ns                 ;
; 1.744 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.702 ns                 ;
; 1.818 ns                                ; CLKD16:inst21|CLKout                                       ; CLKD16:inst21|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.776 ns                 ;
; 1.873 ns                                ; CLKD16:inst10|step[2]                                      ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -1.363 ns                  ; 0.510 ns                 ;
; 1.895 ns                                ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.042 ns                  ; 1.853 ns                 ;
; 2.128 ns                                ; CLKD16:inst10|step[1]                                      ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -1.363 ns                  ; 0.765 ns                 ;
; 2.143 ns                                ; CLKD16:inst10|step[0]                                      ; CLKD16:inst10|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -1.363 ns                  ; 0.780 ns                 ;
; 3.060 ns                                ; CLKD16:inst22|step[0]                                      ; CLKD16:inst22|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -2.387 ns                  ; 0.673 ns                 ;
; 3.285 ns                                ; CLKD16:inst22|step[2]                                      ; CLKD16:inst22|CLKout                                       ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -2.387 ns                  ; 0.898 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)        ;                                                            ;                                                                                                                                  ;                                                                                                                                  ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLKIN'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                  ; To                                                                                                                                                                                                               ; From Clock                                                                                                                       ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------+----------------------------+----------------------------+--------------------------+
; -3.327 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.620 ns                   ; 4.293 ns                 ;
; -3.318 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.620 ns                   ; 4.302 ns                 ;
; -3.301 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.621 ns                   ; 4.320 ns                 ;
; -3.251 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.362 ns                 ;
; -3.237 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.614 ns                   ; 4.377 ns                 ;
; -3.228 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.624 ns                   ; 4.396 ns                 ;
; -3.227 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.626 ns                   ; 4.399 ns                 ;
; -3.222 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.391 ns                 ;
; -3.215 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.627 ns                   ; 4.412 ns                 ;
; -3.207 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.411 ns                 ;
; -3.205 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.626 ns                   ; 4.421 ns                 ;
; -3.203 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.634 ns                   ; 4.431 ns                 ;
; -3.194 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.419 ns                 ;
; -3.193 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.420 ns                 ;
; -3.188 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.632 ns                   ; 4.444 ns                 ;
; -3.173 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.634 ns                   ; 4.461 ns                 ;
; -3.154 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.635 ns                   ; 4.481 ns                 ;
; -3.148 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.614 ns                   ; 4.466 ns                 ;
; -3.145 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.611 ns                   ; 4.466 ns                 ;
; -3.134 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.609 ns                   ; 4.475 ns                 ;
; -3.105 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.513 ns                 ;
; -3.092 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.607 ns                   ; 4.515 ns                 ;
; -3.085 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.533 ns                 ;
; -3.072 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.546 ns                 ;
; -3.068 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.535 ns                 ;
; -3.068 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.609 ns                   ; 4.541 ns                 ;
; -3.066 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.615 ns                   ; 4.549 ns                 ;
; -3.065 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.547 ns                 ;
; -3.062 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.550 ns                 ;
; -3.061 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.617 ns                   ; 4.556 ns                 ;
; -3.061 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.557 ns                 ;
; -3.060 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.614 ns                   ; 4.554 ns                 ;
; -3.053 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.608 ns                   ; 4.555 ns                 ;
; -3.050 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.608 ns                   ; 4.558 ns                 ;
; -3.044 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.568 ns                 ;
; -3.039 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.604 ns                   ; 4.565 ns                 ;
; -3.032 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.739 ns                   ; 3.707 ns                 ;
; -3.024 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a88~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.730 ns                   ; 3.706 ns                 ;
; -3.021 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.733 ns                   ; 3.712 ns                 ;
; -3.021 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.736 ns                   ; 3.715 ns                 ;
; -3.020 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.610 ns                   ; 4.590 ns                 ;
; -3.020 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.606 ns                   ; 4.586 ns                 ;
; -3.019 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.584 ns                 ;
; -3.016 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.609 ns                   ; 4.593 ns                 ;
; -3.014 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.604 ns                 ;
; -3.012 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.606 ns                 ;
; -3.012 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.621 ns                   ; 4.609 ns                 ;
; -3.005 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.610 ns                   ; 4.605 ns                 ;
; -3.002 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.733 ns                   ; 3.731 ns                 ;
; -2.997 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.614 ns                   ; 4.617 ns                 ;
; -2.995 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.614 ns                   ; 4.619 ns                 ;
; -2.994 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.739 ns                   ; 3.745 ns                 ;
; -2.991 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.622 ns                 ;
; -2.989 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.608 ns                   ; 4.619 ns                 ;
; -2.987 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.617 ns                   ; 4.630 ns                 ;
; -2.983 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.611 ns                   ; 4.628 ns                 ;
; -2.979 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.736 ns                   ; 3.757 ns                 ;
; -2.978 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.635 ns                 ;
; -2.975 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.736 ns                   ; 3.761 ns                 ;
; -2.975 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.628 ns                 ;
; -2.974 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.609 ns                   ; 4.635 ns                 ;
; -2.972 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.736 ns                   ; 3.764 ns                 ;
; -2.972 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.608 ns                   ; 4.636 ns                 ;
; -2.955 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.616 ns                   ; 4.661 ns                 ;
; -2.953 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.650 ns                 ;
; -2.952 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a216~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.728 ns                   ; 3.776 ns                 ;
; -2.949 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.654 ns                 ;
; -2.948 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.665 ns                 ;
; -2.942 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.743 ns                   ; 3.801 ns                 ;
; -2.942 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.609 ns                   ; 4.667 ns                 ;
; -2.938 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.605 ns                   ; 4.667 ns                 ;
; -2.938 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.598 ns                   ; 4.660 ns                 ;
; -2.934 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a472~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.729 ns                   ; 3.795 ns                 ;
; -2.933 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.619 ns                   ; 4.686 ns                 ;
; -2.933 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.602 ns                   ; 4.669 ns                 ;
; -2.932 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.630 ns                   ; 4.698 ns                 ;
; -2.926 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.601 ns                   ; 4.675 ns                 ;
; -2.923 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.615 ns                   ; 3.692 ns                 ;
; -2.922 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.617 ns                   ; 4.695 ns                 ;
; -2.921 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.692 ns                 ;
; -2.920 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.615 ns                   ; 3.695 ns                 ;
; -2.919 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.694 ns                 ;
; -2.919 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.739 ns                   ; 3.820 ns                 ;
; -2.919 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.742 ns                   ; 3.823 ns                 ;
; -2.917 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.614 ns                   ; 3.697 ns                 ;
; -2.917 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.602 ns                   ; 4.685 ns                 ;
; -2.913 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.606 ns                   ; 4.693 ns                 ;
; -2.912 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.746 ns                   ; 3.834 ns                 ;
; -2.911 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.746 ns                   ; 3.835 ns                 ;
; -2.909 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.736 ns                   ; 3.827 ns                 ;
; -2.909 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.622 ns                   ; 4.713 ns                 ;
; -2.908 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.611 ns                   ; 4.703 ns                 ;
; -2.908 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.736 ns                   ; 3.828 ns                 ;
; -2.908 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.630 ns                   ; 4.722 ns                 ;
; -2.905 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.739 ns                   ; 3.834 ns                 ;
; -2.905 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.614 ns                   ; 3.709 ns                 ;
; -2.903 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.611 ns                   ; 4.708 ns                 ;
; -2.899 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.713 ns                 ;
; -2.896 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.707 ns                 ;
; -2.896 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.607 ns                   ; 4.711 ns                 ;
; -2.896 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.600 ns                   ; 4.704 ns                 ;
; -2.894 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a291~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.614 ns                   ; 4.720 ns                 ;
; -2.894 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.601 ns                   ; 4.707 ns                 ;
; -2.894 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.718 ns                 ;
; -2.892 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.733 ns                   ; 3.841 ns                 ;
; -2.891 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.612 ns                   ; 3.721 ns                 ;
; -2.888 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.736 ns                   ; 3.848 ns                 ;
; -2.888 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.613 ns                   ; 4.725 ns                 ;
; -2.887 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.731 ns                 ;
; -2.886 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.608 ns                   ; 4.722 ns                 ;
; -2.884 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.739 ns                   ; 3.855 ns                 ;
; -2.884 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.598 ns                   ; 4.714 ns                 ;
; -2.881 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.726 ns                   ; 3.845 ns                 ;
; -2.881 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.740 ns                   ; 3.859 ns                 ;
; -2.881 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.596 ns                   ; 4.715 ns                 ;
; -2.881 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.611 ns                   ; 3.730 ns                 ;
; -2.881 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.619 ns                   ; 3.738 ns                 ;
; -2.877 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.720 ns                   ; 3.843 ns                 ;
; -2.876 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.601 ns                   ; 4.725 ns                 ;
; -2.875 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.628 ns                   ; 3.753 ns                 ;
; -2.870 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.612 ns                   ; 3.742 ns                 ;
; -2.870 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.601 ns                   ; 4.731 ns                 ;
; -2.870 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.733 ns                 ;
; -2.869 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.622 ns                   ; 3.753 ns                 ;
; -2.869 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.619 ns                   ; 4.750 ns                 ;
; -2.867 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.600 ns                   ; 4.733 ns                 ;
; -2.866 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.600 ns                   ; 4.734 ns                 ;
; -2.865 ns                               ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a417~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.605 ns                   ; 4.740 ns                 ;
; -2.865 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.622 ns                   ; 4.757 ns                 ;
; -2.865 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.614 ns                   ; 3.749 ns                 ;
; -2.865 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.738 ns                 ;
; -2.864 ns                               ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.618 ns                   ; 4.754 ns                 ;
; -2.863 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.606 ns                   ; 4.743 ns                 ;
; -2.863 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.601 ns                   ; 4.738 ns                 ;
; -2.863 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.604 ns                   ; 4.741 ns                 ;
; -2.859 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.610 ns                   ; 4.751 ns                 ;
; -2.858 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.602 ns                   ; 4.744 ns                 ;
; -2.857 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.604 ns                   ; 4.747 ns                 ;
; -2.856 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.600 ns                   ; 4.744 ns                 ;
; -2.856 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.746 ns                   ; 3.890 ns                 ;
; -2.855 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.629 ns                   ; 3.774 ns                 ;
; -2.855 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.748 ns                 ;
; -2.854 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.612 ns                   ; 3.758 ns                 ;
; -2.854 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.602 ns                   ; 4.748 ns                 ;
; -2.854 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.602 ns                   ; 4.748 ns                 ;
; -2.853 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.610 ns                   ; 4.757 ns                 ;
; -2.853 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a165~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.597 ns                   ; 4.744 ns                 ;
; -2.848 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a35~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.623 ns                   ; 3.775 ns                 ;
; -2.848 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.601 ns                   ; 4.753 ns                 ;
; -2.848 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.764 ns                 ;
; -2.848 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.746 ns                   ; 3.898 ns                 ;
; -2.847 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.756 ns                 ;
; -2.846 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a419~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.621 ns                   ; 3.775 ns                 ;
; -2.846 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.717 ns                   ; 3.871 ns                 ;
; -2.845 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.607 ns                   ; 4.762 ns                 ;
; -2.845 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a294~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.614 ns                   ; 3.769 ns                 ;
; -2.845 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.767 ns                 ;
; -2.844 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a289~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.619 ns                   ; 4.775 ns                 ;
; -2.844 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.768 ns                 ;
; -2.843 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.622 ns                   ; 3.779 ns                 ;
; -2.842 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.743 ns                   ; 3.901 ns                 ;
; -2.842 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.602 ns                   ; 4.760 ns                 ;
; -2.842 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[1]                                                         ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.602 ns                   ; 4.760 ns                 ;
; -2.841 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.762 ns                 ;
; -2.841 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.628 ns                   ; 3.787 ns                 ;
; -2.840 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.628 ns                   ; 3.788 ns                 ;
; -2.838 ns                               ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[1]                                                        ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.633 ns                   ; 4.795 ns                 ;
; -2.837 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.720 ns                   ; 3.883 ns                 ;
; -2.836 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a37~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.609 ns                   ; 3.773 ns                 ;
; -2.836 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.615 ns                   ; 3.779 ns                 ;
; -2.836 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.767 ns                 ;
; -2.836 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.767 ns                 ;
; -2.835 ns                               ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[1]                                                          ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.600 ns                   ; 4.765 ns                 ;
; -2.834 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a166~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.611 ns                   ; 3.777 ns                 ;
; -2.833 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a416~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.743 ns                   ; 3.910 ns                 ;
; -2.833 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.604 ns                   ; 4.771 ns                 ;
; -2.832 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.609 ns                   ; 4.777 ns                 ;
; -2.832 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.600 ns                   ; 4.768 ns                 ;
; -2.832 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.604 ns                   ; 4.772 ns                 ;
; -2.831 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0~porta_datain_reg0   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.604 ns                   ; 4.773 ns                 ;
; -2.831 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.612 ns                   ; 4.781 ns                 ;
; -2.830 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.628 ns                   ; 3.798 ns                 ;
; -2.829 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.723 ns                   ; 3.894 ns                 ;
; -2.829 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.604 ns                   ; 4.775 ns                 ;
; -2.829 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.615 ns                   ; 3.786 ns                 ;
; -2.829 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] ; CLKIN    ; 0.000 ns                   ; 7.603 ns                   ; 4.774 ns                 ;
; -2.827 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a422~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.614 ns                   ; 3.787 ns                 ;
; -2.824 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.614 ns                   ; 3.790 ns                 ;
; -2.824 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.746 ns                   ; 3.922 ns                 ;
; -2.824 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.737 ns                   ; 3.913 ns                 ;
; -2.824 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.737 ns                   ; 3.913 ns                 ;
; -2.823 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a288~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.740 ns                   ; 3.917 ns                 ;
; -2.823 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.628 ns                   ; 3.805 ns                 ;
; -2.822 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a161~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.620 ns                   ; 3.798 ns                 ;
; -2.822 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a33~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.632 ns                   ; 3.810 ns                 ;
; -2.822 ns                               ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.628 ns                   ; 3.806 ns                 ;
; -2.819 ns                               ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.613 ns                   ; 3.794 ns                 ;
; -2.818 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a344~porta_datain_reg0 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.728 ns                   ; 3.910 ns                 ;
; -2.817 ns                               ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a38~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.613 ns                   ; 3.796 ns                 ;
; -2.815 ns                               ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a32~porta_datain_reg0  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] ; CLKIN    ; -1.000 ns                  ; 6.743 ns                   ; 3.928 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                   ;                                                                                                                                                                                                                  ;                                                                                                                                  ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                   ;
+-----------+--------------+------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack     ; Required tsu ; Actual tsu ; From    ; To                                                                                                                                                                       ; To Clock ;
+-----------+--------------+------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; -0.636 ns ; 2.000 ns     ; 2.636 ns   ; Xin[15] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.636 ns ; 2.000 ns     ; 2.636 ns   ; Xin[6]  ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.626 ns ; 2.000 ns     ; 2.626 ns   ; Xin[12] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.614 ns ; 2.000 ns     ; 2.614 ns   ; Xin[11] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.614 ns ; 2.000 ns     ; 2.614 ns   ; Xin[8]  ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.606 ns ; 2.000 ns     ; 2.606 ns   ; Xin[9]  ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.602 ns ; 2.000 ns     ; 2.602 ns   ; Xin[7]  ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.601 ns ; 2.000 ns     ; 2.601 ns   ; Xin[2]  ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.599 ns ; 2.000 ns     ; 2.599 ns   ; Xin[10] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.593 ns ; 2.000 ns     ; 2.593 ns   ; Xin[4]  ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.591 ns ; 2.000 ns     ; 2.591 ns   ; Xin[3]  ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.591 ns ; 2.000 ns     ; 2.591 ns   ; Xin[0]  ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.589 ns ; 2.000 ns     ; 2.589 ns   ; Xin[14] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.589 ns ; 2.000 ns     ; 2.589 ns   ; Xin[13] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.581 ns ; 2.000 ns     ; 2.581 ns   ; Xin[1]  ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.563 ns ; 2.000 ns     ; 2.563 ns   ; Xin[5]  ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; -0.536 ns ; 2.000 ns     ; 2.536 ns   ; Xin[10] ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                                                                                            ; CLKIN    ;
; -0.516 ns ; 2.000 ns     ; 2.516 ns   ; Xin[14] ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                                                                                           ; CLKIN    ;
; -0.478 ns ; 2.000 ns     ; 2.478 ns   ; Xin[13] ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]                                                                                                                           ; CLKIN    ;
; -0.455 ns ; 2.000 ns     ; 2.455 ns   ; Xin[5]  ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                                                                                            ; CLKIN    ;
; -0.437 ns ; 2.000 ns     ; 2.437 ns   ; Xin[4]  ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]                                                                                                                             ; CLKIN    ;
; -0.367 ns ; 2.000 ns     ; 2.367 ns   ; Xin[8]  ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]                                                                                                                             ; CLKIN    ;
; -0.193 ns ; 2.000 ns     ; 2.193 ns   ; Xin[11] ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]                                                                                                                            ; CLKIN    ;
; 0.031 ns  ; 2.000 ns     ; 1.969 ns   ; Xin[15] ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]                                                                                                                           ; CLKIN    ;
; 0.055 ns  ; 2.000 ns     ; 1.945 ns   ; Xin[12] ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]                                                                                                                            ; CLKIN    ;
; 0.057 ns  ; 2.000 ns     ; 1.943 ns   ; Xin[6]  ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                                                                                            ; CLKIN    ;
; 0.066 ns  ; 2.000 ns     ; 1.934 ns   ; Xin[9]  ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                                                                                            ; CLKIN    ;
; 0.068 ns  ; 2.000 ns     ; 1.932 ns   ; Xin[2]  ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                                                                                            ; CLKIN    ;
; 0.082 ns  ; 2.000 ns     ; 1.918 ns   ; Xin[0]  ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                                                                                             ; CLKIN    ;
; 0.089 ns  ; 2.000 ns     ; 1.911 ns   ; Xin[7]  ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                                                                                            ; CLKIN    ;
; 0.097 ns  ; 2.000 ns     ; 1.903 ns   ; Xin[3]  ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                                                                                            ; CLKIN    ;
; 0.113 ns  ; 2.000 ns     ; 1.887 ns   ; Xin[1]  ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                                                                                            ; CLKIN    ;
; 1.216 ns  ; 4.000 ns     ; 2.784 ns   ; Reload2 ; core:inst14|state[1]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 1.216 ns  ; 4.000 ns     ; 2.784 ns   ; Reload2 ; core:inst14|state[1]                                                                                                                                                     ; CLKIN    ;
; 1.217 ns  ; 4.000 ns     ; 2.783 ns   ; Reload1 ; core:inst14|state[1]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 1.217 ns  ; 4.000 ns     ; 2.783 ns   ; Reload1 ; core:inst14|state[1]                                                                                                                                                     ; CLKIN    ;
; 1.257 ns  ; 4.000 ns     ; 2.743 ns   ; Reload2 ; core:inst14|state[2]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 1.257 ns  ; 4.000 ns     ; 2.743 ns   ; Reload2 ; core:inst14|state[2]                                                                                                                                                     ; CLKIN    ;
; 1.258 ns  ; 4.000 ns     ; 2.742 ns   ; Reload1 ; core:inst14|state[2]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 1.258 ns  ; 4.000 ns     ; 2.742 ns   ; Reload1 ; core:inst14|state[2]                                                                                                                                                     ; CLKIN    ;
; 2.006 ns  ; 4.000 ns     ; 1.994 ns   ; Reload2 ; core:inst14|state[3]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 2.007 ns  ; 4.000 ns     ; 1.993 ns   ; Reload1 ; core:inst14|state[3]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 2.065 ns  ; 4.000 ns     ; 1.935 ns   ; Reload2 ; core:inst14|state[3]                                                                                                                                                     ; CLKIN    ;
; 2.066 ns  ; 4.000 ns     ; 1.934 ns   ; Reload1 ; core:inst14|state[3]                                                                                                                                                     ; CLKIN    ;
; 2.439 ns  ; 4.000 ns     ; 1.561 ns   ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state          ; CLKIN    ;
; 2.625 ns  ; 4.000 ns     ; 1.375 ns   ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_wait_state ; CLKIN    ;
; 2.787 ns  ; 4.000 ns     ; 1.213 ns   ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 ; CLKIN    ;
; 2.836 ns  ; 4.000 ns     ; 1.164 ns   ; Reload2 ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                               ; CLKIN    ;
; 2.837 ns  ; 4.000 ns     ; 1.163 ns   ; Reload1 ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                               ; CLKIN    ;
; 2.856 ns  ; 4.000 ns     ; 1.144 ns   ; Rx      ; MyRx:inst1|num[3]                                                                                                                                                        ; CLKIN    ;
; 2.856 ns  ; 4.000 ns     ; 1.144 ns   ; Rx      ; MyRx:inst1|num[2]                                                                                                                                                        ; CLKIN    ;
; 2.856 ns  ; 4.000 ns     ; 1.144 ns   ; Rx      ; MyRx:inst1|num[1]                                                                                                                                                        ; CLKIN    ;
; 2.856 ns  ; 4.000 ns     ; 1.144 ns   ; Rx      ; MyRx:inst1|num[0]                                                                                                                                                        ; CLKIN    ;
; 2.889 ns  ; 4.000 ns     ; 1.111 ns   ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_post_state ; CLKIN    ;
; 3.021 ns  ; 4.000 ns     ; 0.979 ns   ; Reload2 ; core:inst14|state[3]~_Duplicate_2                                                                                                                                        ; CLKIN    ;
; 3.022 ns  ; 4.000 ns     ; 0.978 ns   ; Reload1 ; core:inst14|state[3]~_Duplicate_2                                                                                                                                        ; CLKIN    ;
; 3.191 ns  ; 4.000 ns     ; 0.809 ns   ; Rx      ; MyRx:inst1|state[0]                                                                                                                                                      ; CLKIN    ;
; 3.597 ns  ; 4.000 ns     ; 0.403 ns   ; Rx      ; MyRx:inst1|Data[10]                                                                                                                                                      ; CLKIN    ;
; 3.663 ns  ; 4.000 ns     ; 0.337 ns   ; Rx      ; MyRx:inst1|Data[6]                                                                                                                                                       ; CLKIN    ;
; 3.716 ns  ; 4.000 ns     ; 0.284 ns   ; Rx      ; MyRx:inst1|Data[5]                                                                                                                                                       ; CLKIN    ;
; 3.719 ns  ; 4.000 ns     ; 0.281 ns   ; Rx      ; MyRx:inst1|Data[9]                                                                                                                                                       ; CLKIN    ;
; 3.721 ns  ; 4.000 ns     ; 0.279 ns   ; Rx      ; MyRx:inst1|Data[7]                                                                                                                                                       ; CLKIN    ;
; 3.723 ns  ; 4.000 ns     ; 0.277 ns   ; Rx      ; MyRx:inst1|Data[3]                                                                                                                                                       ; CLKIN    ;
; 3.724 ns  ; 4.000 ns     ; 0.276 ns   ; Rx      ; MyRx:inst1|Data[4]                                                                                                                                                       ; CLKIN    ;
; 3.725 ns  ; 4.000 ns     ; 0.275 ns   ; Rx      ; MyRx:inst1|Data[8]                                                                                                                                                       ; CLKIN    ;
; 3.964 ns  ; 4.000 ns     ; 0.036 ns   ; Reload1 ; core:inst14|timecalc[2]_OTERM503                                                                                                                                         ; CLKIN    ;
; 4.016 ns  ; 4.000 ns     ; -0.016 ns  ; Reload2 ; core:inst14|timecalc[2]_OTERM503                                                                                                                                         ; CLKIN    ;
; 4.096 ns  ; 4.000 ns     ; -0.096 ns  ; Reload2 ; core:inst14|timecalc[1]_OTERM507                                                                                                                                         ; CLKIN    ;
; 4.097 ns  ; 4.000 ns     ; -0.097 ns  ; Reload2 ; core:inst14|timecalc[3]_OTERM497                                                                                                                                         ; CLKIN    ;
; 4.097 ns  ; 4.000 ns     ; -0.097 ns  ; Reload1 ; core:inst14|timecalc[1]_OTERM507                                                                                                                                         ; CLKIN    ;
; 4.098 ns  ; 4.000 ns     ; -0.098 ns  ; Reload1 ; core:inst14|timecalc[3]_OTERM497                                                                                                                                         ; CLKIN    ;
; 4.102 ns  ; 4.000 ns     ; -0.102 ns  ; Reload2 ; core:inst14|timecalc[0]_OTERM511                                                                                                                                         ; CLKIN    ;
; 4.103 ns  ; 4.000 ns     ; -0.103 ns  ; Reload1 ; core:inst14|timecalc[0]_OTERM511                                                                                                                                         ; CLKIN    ;
+-----------+--------------+------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                                                               ; To           ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; -8.871 ns                               ; 4.000 ns                                            ; 12.871 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385                     ; SOUT[1]      ; CLKIN      ;
; -8.826 ns                               ; 4.000 ns                                            ; 12.826 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a387                     ; SOUT[3]      ; CLKIN      ;
; -8.810 ns                               ; 4.000 ns                                            ; 12.810 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a393                     ; SOUT[9]      ; CLKIN      ;
; -8.774 ns                               ; 4.000 ns                                            ; 12.774 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a144                     ; SOUT[16]     ; CLKIN      ;
; -8.762 ns                               ; 4.000 ns                                            ; 12.762 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a129                     ; SOUT[1]      ; CLKIN      ;
; -8.733 ns                               ; 4.000 ns                                            ; 12.733 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a157                     ; SOUT[29]     ; CLKIN      ;
; -8.691 ns                               ; 4.000 ns                                            ; 12.691 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a143                     ; SOUT[15]     ; CLKIN      ;
; -8.678 ns                               ; 4.000 ns                                            ; 12.678 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a413                     ; SOUT[29]     ; CLKIN      ;
; -8.673 ns                               ; 4.000 ns                                            ; 12.673 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a397                     ; SOUT[13]     ; CLKIN      ;
; -8.668 ns                               ; 4.000 ns                                            ; 12.668 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a395                     ; SOUT[11]     ; CLKIN      ;
; -8.622 ns                               ; 4.000 ns                                            ; 12.622 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a400                     ; SOUT[16]     ; CLKIN      ;
; -8.605 ns                               ; 4.000 ns                                            ; 12.605 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; SOUT[3]      ; CLKIN      ;
; -8.598 ns                               ; 4.000 ns                                            ; 12.598 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a411                     ; SOUT[27]     ; CLKIN      ;
; -8.591 ns                               ; 4.000 ns                                            ; 12.591 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a391                     ; SOUT[7]      ; CLKIN      ;
; -8.589 ns                               ; 4.000 ns                                            ; 12.589 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a257                     ; SOUT[1]      ; CLKIN      ;
; -8.579 ns                               ; 4.000 ns                                            ; 12.579 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a272                     ; SOUT[16]     ; CLKIN      ;
; -8.569 ns                               ; 4.000 ns                                            ; 12.569 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a141                     ; SOUT[13]     ; CLKIN      ;
; -8.543 ns                               ; 4.000 ns                                            ; 12.543 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a154                     ; SOUT[26]     ; CLKIN      ;
; -8.539 ns                               ; 4.000 ns                                            ; 12.539 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a285                     ; SOUT[29]     ; CLKIN      ;
; -8.524 ns                               ; 4.000 ns                                            ; 12.524 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131                     ; SOUT[3]      ; CLKIN      ;
; -8.500 ns                               ; 4.000 ns                                            ; 12.500 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a135                     ; SOUT[7]      ; CLKIN      ;
; -8.490 ns                               ; 4.000 ns                                            ; 12.490 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a265                     ; SOUT[9]      ; CLKIN      ;
; -8.487 ns                               ; 4.000 ns                                            ; 12.487 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a390                     ; SOUT[6]      ; CLKIN      ;
; -8.480 ns                               ; 4.000 ns                                            ; 12.480 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a401                     ; SOUT[17]     ; CLKIN      ;
; -8.463 ns                               ; 4.000 ns                                            ; 12.463 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a269                     ; SOUT[13]     ; CLKIN      ;
; -8.448 ns                               ; 4.000 ns                                            ; 12.448 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a150                     ; SOUT[22]     ; CLKIN      ;
; -8.441 ns                               ; 4.000 ns                                            ; 12.441 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a266                     ; SOUT[10]     ; CLKIN      ;
; -8.438 ns                               ; 4.000 ns                                            ; 12.438 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a26                      ; SOUT[26]     ; CLKIN      ;
; -8.437 ns                               ; 4.000 ns                                            ; 12.437 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a155                     ; SOUT[27]     ; CLKIN      ;
; -8.432 ns                               ; 4.000 ns                                            ; 12.432 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6                       ; SOUT[6]      ; CLKIN      ;
; -8.432 ns                               ; 4.000 ns                                            ; 12.432 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; SOUT[1]      ; CLKIN      ;
; -8.431 ns                               ; 4.000 ns                                            ; 12.431 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a259                     ; SOUT[3]      ; CLKIN      ;
; -8.413 ns                               ; 4.000 ns                                            ; 12.413 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a388                     ; SOUT[4]      ; CLKIN      ;
; -8.412 ns                               ; 4.000 ns                                            ; 12.412 ns  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]                                                                                                                                                          ; ResTri       ; CLKIN      ;
; -8.411 ns                               ; 4.000 ns                                            ; 12.411 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a137                     ; SOUT[9]      ; CLKIN      ;
; -8.403 ns                               ; 4.000 ns                                            ; 12.403 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a151                     ; SOUT[23]     ; CLKIN      ;
; -8.399 ns                               ; 4.000 ns                                            ; 12.399 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a3                       ; SOUT[3]      ; CLKIN      ;
; -8.391 ns                               ; 4.000 ns                                            ; 12.391 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a1                       ; SOUT[1]      ; CLKIN      ;
; -8.384 ns                               ; 4.000 ns                                            ; 12.384 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a394                     ; SOUT[10]     ; CLKIN      ;
; -8.383 ns                               ; 4.000 ns                                            ; 12.383 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a24                      ; SOUT[24]     ; CLKIN      ;
; -8.379 ns                               ; 4.000 ns                                            ; 12.379 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a270                     ; SOUT[14]     ; CLKIN      ;
; -8.378 ns                               ; 4.000 ns                                            ; 12.378 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a399                     ; SOUT[15]     ; CLKIN      ;
; -8.378 ns                               ; 4.000 ns                                            ; 12.378 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a263                     ; SOUT[7]      ; CLKIN      ;
; -8.377 ns                               ; 4.000 ns                                            ; 12.377 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a133                     ; SOUT[5]      ; CLKIN      ;
; -8.375 ns                               ; 4.000 ns                                            ; 12.375 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a16                      ; SOUT[16]     ; CLKIN      ;
; -8.363 ns                               ; 4.000 ns                                            ; 12.363 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a415                     ; SOUT[31]     ; CLKIN      ;
; -8.360 ns                               ; 4.000 ns                                            ; 12.360 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a29                      ; SOUT[29]     ; CLKIN      ;
; -8.359 ns                               ; 4.000 ns                                            ; 12.359 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a398                     ; SOUT[14]     ; CLKIN      ;
; -8.355 ns                               ; 4.000 ns                                            ; 12.355 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a410                     ; SOUT[26]     ; CLKIN      ;
; -8.333 ns                               ; 4.000 ns                                            ; 12.333 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a271                     ; SOUT[15]     ; CLKIN      ;
; -8.330 ns                               ; 4.000 ns                                            ; 12.330 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a407                     ; SOUT[23]     ; CLKIN      ;
; -8.328 ns                               ; 4.000 ns                                            ; 12.328 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a282                     ; SOUT[26]     ; CLKIN      ;
; -8.313 ns                               ; 4.000 ns                                            ; 12.313 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a142                     ; SOUT[14]     ; CLKIN      ;
; -8.311 ns                               ; 4.000 ns                                            ; 12.311 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a134                     ; SOUT[6]      ; CLKIN      ;
; -8.305 ns                               ; 4.000 ns                                            ; 12.305 ns  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]                                                                                                                                                          ; ResTri       ; CLKIN      ;
; -8.287 ns                               ; 4.000 ns                                            ; 12.287 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a408                     ; SOUT[24]     ; CLKIN      ;
; -8.287 ns                               ; 4.000 ns                                            ; 12.287 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a132                     ; SOUT[4]      ; CLKIN      ;
; -8.286 ns                               ; 4.000 ns                                            ; 12.286 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; SOUT[16]     ; CLKIN      ;
; -8.285 ns                               ; 4.000 ns                                            ; 12.285 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a159                     ; SOUT[31]     ; CLKIN      ;
; -8.283 ns                               ; 4.000 ns                                            ; 12.283 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a406                     ; SOUT[22]     ; CLKIN      ;
; -8.280 ns                               ; 4.000 ns                                            ; 12.280 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a262                     ; SOUT[6]      ; CLKIN      ;
; -8.276 ns                               ; 4.000 ns                                            ; 12.276 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a138                     ; SOUT[10]     ; CLKIN      ;
; -8.275 ns                               ; 4.000 ns                                            ; 12.275 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a7                       ; SOUT[7]      ; CLKIN      ;
; -8.265 ns                               ; 4.000 ns                                            ; 12.265 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a396                     ; SOUT[12]     ; CLKIN      ;
; -8.259 ns                               ; 4.000 ns                                            ; 12.259 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a260                     ; SOUT[4]      ; CLKIN      ;
; -8.259 ns                               ; 4.000 ns                                            ; 12.259 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; SOUT[1]      ; CLKIN      ;
; -8.257 ns                               ; 4.000 ns                                            ; 12.257 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a23                      ; SOUT[23]     ; CLKIN      ;
; -8.251 ns                               ; 4.000 ns                                            ; 12.251 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a152                     ; SOUT[24]     ; CLKIN      ;
; -8.248 ns                               ; 4.000 ns                                            ; 12.248 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a414                     ; SOUT[30]     ; CLKIN      ;
; -8.246 ns                               ; 4.000 ns                                            ; 12.246 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a156                     ; SOUT[28]     ; CLKIN      ;
; -8.238 ns                               ; 4.000 ns                                            ; 12.238 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a27                      ; SOUT[27]     ; CLKIN      ;
; -8.238 ns                               ; 4.000 ns                                            ; 12.238 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a278                     ; SOUT[22]     ; CLKIN      ;
; -8.230 ns                               ; 4.000 ns                                            ; 12.230 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a409                     ; SOUT[25]     ; CLKIN      ;
; -8.226 ns                               ; 4.000 ns                                            ; 12.226 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a287                     ; SOUT[31]     ; CLKIN      ;
; -8.226 ns                               ; 4.000 ns                                            ; 12.226 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a403                     ; SOUT[19]     ; CLKIN      ;
; -8.210 ns                               ; 4.000 ns                                            ; 12.210 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a14                      ; SOUT[14]     ; CLKIN      ;
; -8.206 ns                               ; 4.000 ns                                            ; 12.206 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a10                      ; SOUT[10]     ; CLKIN      ;
; -8.202 ns                               ; 4.000 ns                                            ; 12.202 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a384                     ; SOUT[0]      ; CLKIN      ;
; -8.195 ns                               ; 4.000 ns                                            ; 12.195 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a11                      ; SOUT[11]     ; CLKIN      ;
; -8.188 ns                               ; 4.000 ns                                            ; 12.188 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a145                     ; SOUT[17]     ; CLKIN      ;
; -8.186 ns                               ; 4.000 ns                                            ; 12.186 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a22                      ; SOUT[22]     ; CLKIN      ;
; -8.166 ns                               ; 4.000 ns                                            ; 12.166 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a147                     ; SOUT[19]     ; CLKIN      ;
; -8.164 ns                               ; 4.000 ns                                            ; 12.164 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; SOUT[22]     ; CLKIN      ;
; -8.163 ns                               ; 4.000 ns                                            ; 12.163 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a389                     ; SOUT[5]      ; CLKIN      ;
; -8.162 ns                               ; 4.000 ns                                            ; 12.162 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; SOUT[25]     ; CLKIN      ;
; -8.161 ns                               ; 4.000 ns                                            ; 12.161 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a404                     ; SOUT[20]     ; CLKIN      ;
; -8.161 ns                               ; 4.000 ns                                            ; 12.161 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; SOUT[6]      ; CLKIN      ;
; -8.152 ns                               ; 4.000 ns                                            ; 12.152 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; SOUT[19]     ; CLKIN      ;
; -8.148 ns                               ; 4.000 ns                                            ; 12.148 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_24 ; SOUT[29]     ; CLKIN      ;
; -8.141 ns                               ; 4.000 ns                                            ; 12.141 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a28                      ; SOUT[28]     ; CLKIN      ;
; -8.136 ns                               ; 4.000 ns                                            ; 12.136 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a130                     ; SOUT[2]      ; CLKIN      ;
; -8.135 ns                               ; 4.000 ns                                            ; 12.135 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; SOUT[9]      ; CLKIN      ;
; -8.132 ns                               ; 4.000 ns                                            ; 12.132 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a405                     ; SOUT[21]     ; CLKIN      ;
; -8.129 ns                               ; 4.000 ns                                            ; 12.129 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a268                     ; SOUT[12]     ; CLKIN      ;
; -8.127 ns                               ; 4.000 ns                                            ; 12.127 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; SOUT[20]     ; CLKIN      ;
; -8.126 ns                               ; 4.000 ns                                            ; 12.126 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a386                     ; SOUT[2]      ; CLKIN      ;
; -8.124 ns                               ; 4.000 ns                                            ; 12.124 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a280                     ; SOUT[24]     ; CLKIN      ;
; -8.118 ns                               ; 4.000 ns                                            ; 12.118 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a12                      ; SOUT[12]     ; CLKIN      ;
; -8.115 ns                               ; 4.000 ns                                            ; 12.115 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a139                     ; SOUT[11]     ; CLKIN      ;
; -8.106 ns                               ; 4.000 ns                                            ; 12.106 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a158                     ; SOUT[30]     ; CLKIN      ;
; -8.103 ns                               ; 4.000 ns                                            ; 12.103 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a20                      ; SOUT[20]     ; CLKIN      ;
; -8.098 ns                               ; 4.000 ns                                            ; 12.098 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a276                     ; SOUT[20]     ; CLKIN      ;
; -8.098 ns                               ; 4.000 ns                                            ; 12.098 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_44 ; SOUT[11]     ; CLKIN      ;
; -8.098 ns                               ; 4.000 ns                                            ; 12.098 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a5                       ; SOUT[5]      ; CLKIN      ;
; -8.095 ns                               ; 4.000 ns                                            ; 12.095 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; SOUT[16]     ; CLKIN      ;
; -8.081 ns                               ; 4.000 ns                                            ; 12.081 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a136                     ; SOUT[8]      ; CLKIN      ;
; -8.079 ns                               ; 4.000 ns                                            ; 12.079 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a392                     ; SOUT[8]      ; CLKIN      ;
; -8.066 ns                               ; 4.000 ns                                            ; 12.066 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a146                     ; SOUT[18]     ; CLKIN      ;
; -8.059 ns                               ; 4.000 ns                                            ; 12.059 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a261                     ; SOUT[5]      ; CLKIN      ;
; -8.050 ns                               ; 4.000 ns                                            ; 12.050 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a284                     ; SOUT[28]     ; CLKIN      ;
; -8.048 ns                               ; 4.000 ns                                            ; 12.048 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a402                     ; SOUT[18]     ; CLKIN      ;
; -8.047 ns                               ; 4.000 ns                                            ; 12.047 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a17                      ; SOUT[17]     ; CLKIN      ;
; -8.034 ns                               ; 4.000 ns                                            ; 12.034 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a283                     ; SOUT[27]     ; CLKIN      ;
; -8.033 ns                               ; 4.000 ns                                            ; 12.033 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a149                     ; SOUT[21]     ; CLKIN      ;
; -8.032 ns                               ; 4.000 ns                                            ; 12.032 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a15                      ; SOUT[15]     ; CLKIN      ;
; -8.026 ns                               ; 4.000 ns                                            ; 12.026 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a13                      ; SOUT[13]     ; CLKIN      ;
; -8.025 ns                               ; 4.000 ns                                            ; 12.025 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a412                     ; SOUT[28]     ; CLKIN      ;
; -8.021 ns                               ; 4.000 ns                                            ; 12.021 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a258                     ; SOUT[2]      ; CLKIN      ;
; -8.019 ns                               ; 4.000 ns                                            ; 12.019 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a19                      ; SOUT[19]     ; CLKIN      ;
; -8.012 ns                               ; 4.000 ns                                            ; 12.012 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a0                       ; SOUT[0]      ; CLKIN      ;
; -7.990 ns                               ; 4.000 ns                                            ; 11.990 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a148                     ; SOUT[20]     ; CLKIN      ;
; -7.988 ns                               ; 4.000 ns                                            ; 11.988 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_48 ; SOUT[24]     ; CLKIN      ;
; -7.971 ns                               ; 4.000 ns                                            ; 11.971 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a267                     ; SOUT[11]     ; CLKIN      ;
; -7.965 ns                               ; 4.000 ns                                            ; 11.965 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a274                     ; SOUT[18]     ; CLKIN      ;
; -7.963 ns                               ; 4.000 ns                                            ; 11.963 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; SOUT[6]      ; CLKIN      ;
; -7.944 ns                               ; 4.000 ns                                            ; 11.944 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_42 ; SOUT[7]      ; CLKIN      ;
; -7.940 ns                               ; 4.000 ns                                            ; 11.940 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a264                     ; SOUT[8]      ; CLKIN      ;
; -7.936 ns                               ; 4.000 ns                                            ; 11.936 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a9                       ; SOUT[9]      ; CLKIN      ;
; -7.935 ns                               ; 4.000 ns                                            ; 11.935 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a2                       ; SOUT[2]      ; CLKIN      ;
; -7.926 ns                               ; 4.000 ns                                            ; 11.926 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_34 ; SOUT[17]     ; CLKIN      ;
; -7.919 ns                               ; 4.000 ns                                            ; 11.919 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; SOUT[4]      ; CLKIN      ;
; -7.908 ns                               ; 4.000 ns                                            ; 11.908 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a30                      ; SOUT[30]     ; CLKIN      ;
; -7.907 ns                               ; 4.000 ns                                            ; 11.907 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_2  ; SOUT[30]     ; CLKIN      ;
; -7.907 ns                               ; 4.000 ns                                            ; 11.907 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_26 ; SOUT[29]     ; CLKIN      ;
; -7.896 ns                               ; 4.000 ns                                            ; 11.896 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_20 ; SOUT[27]     ; CLKIN      ;
; -7.896 ns                               ; 4.000 ns                                            ; 11.896 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a25                      ; SOUT[25]     ; CLKIN      ;
; -7.894 ns                               ; 4.000 ns                                            ; 11.894 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_18 ; SOUT[13]     ; CLKIN      ;
; -7.885 ns                               ; 4.000 ns                                            ; 11.885 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_22 ; SOUT[27]     ; CLKIN      ;
; -7.880 ns                               ; 4.000 ns                                            ; 11.880 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a18                      ; SOUT[18]     ; CLKIN      ;
; -7.878 ns                               ; 4.000 ns                                            ; 11.878 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a256                     ; SOUT[0]      ; CLKIN      ;
; -7.856 ns                               ; 4.000 ns                                            ; 11.856 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a273                     ; SOUT[17]     ; CLKIN      ;
; -7.846 ns                               ; 4.000 ns                                            ; 11.846 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a128                     ; SOUT[0]      ; CLKIN      ;
; -7.840 ns                               ; 4.000 ns                                            ; 11.840 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_30 ; SOUT[26]     ; CLKIN      ;
; -7.835 ns                               ; 4.000 ns                                            ; 11.835 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_46 ; SOUT[8]      ; CLKIN      ;
; -7.830 ns                               ; 4.000 ns                                            ; 11.830 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a281                     ; SOUT[25]     ; CLKIN      ;
; -7.829 ns                               ; 4.000 ns                                            ; 11.829 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a8                       ; SOUT[8]      ; CLKIN      ;
; -7.827 ns                               ; 4.000 ns                                            ; 11.827 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a4                       ; SOUT[4]      ; CLKIN      ;
; -7.823 ns                               ; 4.000 ns                                            ; 11.823 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_24 ; SOUT[5]      ; CLKIN      ;
; -7.819 ns                               ; 4.000 ns                                            ; 11.819 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_42 ; SOUT[31]     ; CLKIN      ;
; -7.819 ns                               ; 4.000 ns                                            ; 11.819 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_2  ; SOUT[10]     ; CLKIN      ;
; -7.815 ns                               ; 4.000 ns                                            ; 11.815 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_16 ; SOUT[13]     ; CLKIN      ;
; -7.812 ns                               ; 4.000 ns                                            ; 11.812 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_1  ; SOUT[30]     ; CLKIN      ;
; -7.803 ns                               ; 4.000 ns                                            ; 11.803 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_20 ; SOUT[23]     ; CLKIN      ;
; -7.802 ns                               ; 4.000 ns                                            ; 11.802 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_48 ; SOUT[22]     ; CLKIN      ;
; -7.800 ns                               ; 4.000 ns                                            ; 11.800 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_40 ; SOUT[15]     ; CLKIN      ;
; -7.793 ns                               ; 4.000 ns                                            ; 11.793 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_28 ; SOUT[26]     ; CLKIN      ;
; -7.792 ns                               ; 4.000 ns                                            ; 11.792 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a279                     ; SOUT[23]     ; CLKIN      ;
; -7.789 ns                               ; 4.000 ns                                            ; 11.789 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a31                      ; SOUT[31]     ; CLKIN      ;
; -7.789 ns                               ; 4.000 ns                                            ; 11.789 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                                                             ; OPC_FinishRD ; CLKIN      ;
; -7.787 ns                               ; 4.000 ns                                            ; 11.787 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_1  ; SOUT[10]     ; CLKIN      ;
; -7.784 ns                               ; 4.000 ns                                            ; 11.784 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_22 ; SOUT[23]     ; CLKIN      ;
; -7.775 ns                               ; 4.000 ns                                            ; 11.775 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39                                               ; OPC_FinishRD ; CLKIN      ;
; -7.774 ns                               ; 4.000 ns                                            ; 11.774 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_40 ; SOUT[7]      ; CLKIN      ;
; -7.772 ns                               ; 4.000 ns                                            ; 11.772 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a275                     ; SOUT[19]     ; CLKIN      ;
; -7.768 ns                               ; 4.000 ns                                            ; 11.768 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_46 ; SOUT[14]     ; CLKIN      ;
; -7.762 ns                               ; 4.000 ns                                            ; 11.762 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_46 ; SOUT[12]     ; CLKIN      ;
; -7.739 ns                               ; 4.000 ns                                            ; 11.739 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; SOUT[4]      ; CLKIN      ;
; -7.710 ns                               ; 4.000 ns                                            ; 11.710 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a140                     ; SOUT[12]     ; CLKIN      ;
; -7.706 ns                               ; 4.000 ns                                            ; 11.706 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_46 ; SOUT[11]     ; CLKIN      ;
; -7.701 ns                               ; 4.000 ns                                            ; 11.701 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_44 ; SOUT[12]     ; CLKIN      ;
; -7.700 ns                               ; 4.000 ns                                            ; 11.700 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_10 ; SOUT[28]     ; CLKIN      ;
; -7.696 ns                               ; 4.000 ns                                            ; 11.696 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_40 ; SOUT[31]     ; CLKIN      ;
; -7.695 ns                               ; 4.000 ns                                            ; 11.695 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a286                     ; SOUT[30]     ; CLKIN      ;
; -7.694 ns                               ; 4.000 ns                                            ; 11.694 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_44 ; SOUT[14]     ; CLKIN      ;
; -7.690 ns                               ; 4.000 ns                                            ; 11.690 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_50 ; SOUT[24]     ; CLKIN      ;
; -7.664 ns                               ; 4.000 ns                                            ; 11.664 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a153                     ; SOUT[25]     ; CLKIN      ;
; -7.631 ns                               ; 4.000 ns                                            ; 11.631 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                                                             ; OPC_FinishRD ; CLKIN      ;
; -7.619 ns                               ; 4.000 ns                                            ; 11.619 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_46 ; SOUT[0]      ; CLKIN      ;
; -7.616 ns                               ; 4.000 ns                                            ; 11.616 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_48 ; SOUT[25]     ; CLKIN      ;
; -7.615 ns                               ; 4.000 ns                                            ; 11.615 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_4  ; SOUT[9]      ; CLKIN      ;
; -7.603 ns                               ; 4.000 ns                                            ; 11.603 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_48 ; SOUT[20]     ; CLKIN      ;
; -7.581 ns                               ; 4.000 ns                                            ; 11.581 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_26 ; SOUT[5]      ; CLKIN      ;
; -7.574 ns                               ; 4.000 ns                                            ; 11.574 ns  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]                                                                                                                                                          ; ResTri       ; CLKIN      ;
; -7.547 ns                               ; 4.000 ns                                            ; 11.547 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_44 ; SOUT[0]      ; CLKIN      ;
; -7.538 ns                               ; 4.000 ns                                            ; 11.538 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_8  ; SOUT[28]     ; CLKIN      ;
; -7.535 ns                               ; 4.000 ns                                            ; 11.535 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_6  ; SOUT[3]      ; CLKIN      ;
; -7.522 ns                               ; 4.000 ns                                            ; 11.522 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40                                               ; OPC_FinishRD ; CLKIN      ;
; -7.517 ns                               ; 4.000 ns                                            ; 11.517 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_26 ; SOUT[21]     ; CLKIN      ;
; -7.510 ns                               ; 4.000 ns                                            ; 11.510 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_34 ; SOUT[30]     ; CLKIN      ;
; -7.507 ns                               ; 4.000 ns                                            ; 11.507 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a277                     ; SOUT[21]     ; CLKIN      ;
; -7.462 ns                               ; 4.000 ns                                            ; 11.462 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_44 ; SOUT[8]      ; CLKIN      ;
; -7.446 ns                               ; 4.000 ns                                            ; 11.446 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_38 ; SOUT[2]      ; CLKIN      ;
; -7.444 ns                               ; 4.000 ns                                            ; 11.444 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a21                      ; SOUT[21]     ; CLKIN      ;
; -7.333 ns                               ; 4.000 ns                                            ; 11.333 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_14 ; SOUT[18]     ; CLKIN      ;
; -7.311 ns                               ; 4.000 ns                                            ; 11.311 ns  ; ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]                                                                                                                                                          ; ResTri       ; CLKIN      ;
; -7.293 ns                               ; 4.000 ns                                            ; 11.293 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[0]~_Duplicate_42 ; SOUT[15]     ; CLKIN      ;
; -7.193 ns                               ; 4.000 ns                                            ; 11.193 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_24 ; SOUT[21]     ; CLKIN      ;
; -7.161 ns                               ; 4.000 ns                                            ; 11.161 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_32 ; SOUT[17]     ; CLKIN      ;
; -7.135 ns                               ; 4.000 ns                                            ; 11.135 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_48 ; SOUT[19]     ; CLKIN      ;
; -7.111 ns                               ; 4.000 ns                                            ; 11.111 ns  ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|out_address_reg_b[1]~_Duplicate_36 ; SOUT[2]      ; CLKIN      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                                                                    ;              ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                                                       ;
+-----------+-------------------+-----------------+-----------------------------------------------------------------------------------------------------------+-------------+
; Slack     ; Required P2P Time ; Actual P2P Time ; From                                                                                                      ; To          ;
+-----------+-------------------+-----------------+-----------------------------------------------------------------------------------------------------------+-------------+
; -4.162 ns ; 2.000 ns          ; 6.162 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[13] ;
; -4.152 ns ; 2.000 ns          ; 6.152 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[14] ;
; -4.112 ns ; 2.000 ns          ; 6.112 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[12] ;
; -4.063 ns ; 2.000 ns          ; 6.063 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[15] ;
; -4.017 ns ; 2.000 ns          ; 6.017 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[13] ;
; -4.007 ns ; 2.000 ns          ; 6.007 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[14] ;
; -3.967 ns ; 2.000 ns          ; 5.967 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[12] ;
; -3.918 ns ; 2.000 ns          ; 5.918 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[15] ;
; -3.897 ns ; 2.000 ns          ; 5.897 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[13] ;
; -3.887 ns ; 2.000 ns          ; 5.887 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[14] ;
; -3.847 ns ; 2.000 ns          ; 5.847 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[12] ;
; -3.798 ns ; 2.000 ns          ; 5.798 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[15] ;
; -3.257 ns ; 2.000 ns          ; 5.257 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[1]  ;
; -3.256 ns ; 2.000 ns          ; 5.256 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[8]  ;
; -3.234 ns ; 2.000 ns          ; 5.234 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[9]  ;
; -3.231 ns ; 2.000 ns          ; 5.231 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[6]  ;
; -3.219 ns ; 2.000 ns          ; 5.219 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[10] ;
; -3.211 ns ; 2.000 ns          ; 5.211 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[5]  ;
; -3.210 ns ; 2.000 ns          ; 5.210 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[7]  ;
; -3.209 ns ; 2.000 ns          ; 5.209 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[2]  ;
; -3.208 ns ; 2.000 ns          ; 5.208 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] ; TestOut[4]  ;
; -3.201 ns ; 2.000 ns          ; 5.201 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[0]  ;
; -3.200 ns ; 2.000 ns          ; 5.200 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] ; TestOut[11] ;
; -1.843 ns ; 2.000 ns          ; 3.843 ns        ; RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] ; TestOut[3]  ;
+-----------+-------------------+-----------------+-----------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                      ;
+---------------+-------------+-----------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                                                                                                       ; To Clock ;
+---------------+-------------+-----------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; 3.755 ns      ; 4.000 ns    ; 0.245 ns  ; Reload1 ; core:inst14|timecalc[0]_OTERM511                                                                                                                                         ; CLKIN    ;
; 3.756 ns      ; 4.000 ns    ; 0.244 ns  ; Reload2 ; core:inst14|timecalc[0]_OTERM511                                                                                                                                         ; CLKIN    ;
; 3.760 ns      ; 4.000 ns    ; 0.240 ns  ; Reload1 ; core:inst14|timecalc[3]_OTERM497                                                                                                                                         ; CLKIN    ;
; 3.761 ns      ; 4.000 ns    ; 0.239 ns  ; Reload2 ; core:inst14|timecalc[3]_OTERM497                                                                                                                                         ; CLKIN    ;
; 3.761 ns      ; 4.000 ns    ; 0.239 ns  ; Reload1 ; core:inst14|timecalc[1]_OTERM507                                                                                                                                         ; CLKIN    ;
; 3.762 ns      ; 4.000 ns    ; 0.238 ns  ; Reload2 ; core:inst14|timecalc[1]_OTERM507                                                                                                                                         ; CLKIN    ;
; 3.842 ns      ; 4.000 ns    ; 0.158 ns  ; Reload2 ; core:inst14|timecalc[2]_OTERM503                                                                                                                                         ; CLKIN    ;
; 3.894 ns      ; 4.000 ns    ; 0.106 ns  ; Reload1 ; core:inst14|timecalc[2]_OTERM503                                                                                                                                         ; CLKIN    ;
; 4.133 ns      ; 4.000 ns    ; -0.133 ns ; Rx      ; MyRx:inst1|Data[8]                                                                                                                                                       ; CLKIN    ;
; 4.134 ns      ; 4.000 ns    ; -0.134 ns ; Rx      ; MyRx:inst1|Data[4]                                                                                                                                                       ; CLKIN    ;
; 4.135 ns      ; 4.000 ns    ; -0.135 ns ; Rx      ; MyRx:inst1|Data[3]                                                                                                                                                       ; CLKIN    ;
; 4.137 ns      ; 4.000 ns    ; -0.137 ns ; Rx      ; MyRx:inst1|Data[7]                                                                                                                                                       ; CLKIN    ;
; 4.139 ns      ; 4.000 ns    ; -0.139 ns ; Rx      ; MyRx:inst1|Data[9]                                                                                                                                                       ; CLKIN    ;
; 4.142 ns      ; 4.000 ns    ; -0.142 ns ; Rx      ; MyRx:inst1|Data[5]                                                                                                                                                       ; CLKIN    ;
; 4.195 ns      ; 4.000 ns    ; -0.195 ns ; Rx      ; MyRx:inst1|Data[6]                                                                                                                                                       ; CLKIN    ;
; 4.261 ns      ; 4.000 ns    ; -0.261 ns ; Rx      ; MyRx:inst1|Data[10]                                                                                                                                                      ; CLKIN    ;
; 4.667 ns      ; 4.000 ns    ; -0.667 ns ; Rx      ; MyRx:inst1|state[0]                                                                                                                                                      ; CLKIN    ;
; 4.836 ns      ; 4.000 ns    ; -0.836 ns ; Reload1 ; core:inst14|state[3]~_Duplicate_2                                                                                                                                        ; CLKIN    ;
; 4.837 ns      ; 4.000 ns    ; -0.837 ns ; Reload2 ; core:inst14|state[3]~_Duplicate_2                                                                                                                                        ; CLKIN    ;
; 4.969 ns      ; 4.000 ns    ; -0.969 ns ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_post_state ; CLKIN    ;
; 5.002 ns      ; 4.000 ns    ; -1.002 ns ; Rx      ; MyRx:inst1|num[3]                                                                                                                                                        ; CLKIN    ;
; 5.002 ns      ; 4.000 ns    ; -1.002 ns ; Rx      ; MyRx:inst1|num[2]                                                                                                                                                        ; CLKIN    ;
; 5.002 ns      ; 4.000 ns    ; -1.002 ns ; Rx      ; MyRx:inst1|num[1]                                                                                                                                                        ; CLKIN    ;
; 5.002 ns      ; 4.000 ns    ; -1.002 ns ; Rx      ; MyRx:inst1|num[0]                                                                                                                                                        ; CLKIN    ;
; 5.021 ns      ; 4.000 ns    ; -1.021 ns ; Reload1 ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                               ; CLKIN    ;
; 5.022 ns      ; 4.000 ns    ; -1.022 ns ; Reload2 ; core:inst14|state[1]~_Duplicate_2_OTERM563                                                                                                                               ; CLKIN    ;
; 5.071 ns      ; 4.000 ns    ; -1.071 ns ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|areset_init_state_1 ; CLKIN    ;
; 5.233 ns      ; 4.000 ns    ; -1.233 ns ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|reconfig_wait_state ; CLKIN    ;
; 5.419 ns      ; 4.000 ns    ; -1.419 ns ; CLKIN   ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|pll_reconfig_circuit:u2|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component|idle_state          ; CLKIN    ;
; 5.745 ns      ; 4.000 ns    ; -1.745 ns ; Xin[1]  ; 16Trig:inst4|QTrig:inst7|trig:inst1|XinReg[0]                                                                                                                            ; CLKIN    ;
; 5.753 ns      ; 4.000 ns    ; -1.753 ns ; Reload1 ; core:inst14|state[3]                                                                                                                                                     ; CLKIN    ;
; 5.754 ns      ; 4.000 ns    ; -1.754 ns ; Reload2 ; core:inst14|state[3]                                                                                                                                                     ; CLKIN    ;
; 5.761 ns      ; 4.000 ns    ; -1.761 ns ; Xin[3]  ; 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[0]                                                                                                                            ; CLKIN    ;
; 5.769 ns      ; 4.000 ns    ; -1.769 ns ; Xin[7]  ; 16Trig:inst4|QTrig:inst8|trig:inst3|XinReg[0]                                                                                                                            ; CLKIN    ;
; 5.776 ns      ; 4.000 ns    ; -1.776 ns ; Xin[0]  ; 16Trig:inst4|QTrig:inst7|trig:inst|XinReg[0]                                                                                                                             ; CLKIN    ;
; 5.790 ns      ; 4.000 ns    ; -1.790 ns ; Xin[2]  ; 16Trig:inst4|QTrig:inst7|trig:inst2|XinReg[0]                                                                                                                            ; CLKIN    ;
; 5.792 ns      ; 4.000 ns    ; -1.792 ns ; Xin[9]  ; 16Trig:inst4|QTrig:inst9|trig:inst1|XinReg[0]                                                                                                                            ; CLKIN    ;
; 5.801 ns      ; 4.000 ns    ; -1.801 ns ; Xin[6]  ; 16Trig:inst4|QTrig:inst8|trig:inst2|XinReg[0]                                                                                                                            ; CLKIN    ;
; 5.803 ns      ; 4.000 ns    ; -1.803 ns ; Xin[12] ; 16Trig:inst4|QTrig:inst10|trig:inst|XinReg[0]                                                                                                                            ; CLKIN    ;
; 5.812 ns      ; 4.000 ns    ; -1.812 ns ; Reload1 ; core:inst14|state[3]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 5.813 ns      ; 4.000 ns    ; -1.813 ns ; Reload2 ; core:inst14|state[3]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 5.827 ns      ; 4.000 ns    ; -1.827 ns ; Xin[15] ; 16Trig:inst4|QTrig:inst10|trig:inst3|XinReg[0]                                                                                                                           ; CLKIN    ;
; 6.051 ns      ; 4.000 ns    ; -2.051 ns ; Xin[11] ; 16Trig:inst4|QTrig:inst9|trig:inst3|XinReg[0]                                                                                                                            ; CLKIN    ;
; 6.225 ns      ; 4.000 ns    ; -2.225 ns ; Xin[8]  ; 16Trig:inst4|QTrig:inst9|trig:inst|XinReg[0]                                                                                                                             ; CLKIN    ;
; 6.295 ns      ; 4.000 ns    ; -2.295 ns ; Xin[4]  ; 16Trig:inst4|QTrig:inst8|trig:inst|XinReg[0]                                                                                                                             ; CLKIN    ;
; 6.313 ns      ; 4.000 ns    ; -2.313 ns ; Xin[5]  ; 16Trig:inst4|QTrig:inst8|trig:inst1|XinReg[0]                                                                                                                            ; CLKIN    ;
; 6.336 ns      ; 4.000 ns    ; -2.336 ns ; Xin[13] ; 16Trig:inst4|QTrig:inst10|trig:inst1|XinReg[0]                                                                                                                           ; CLKIN    ;
; 6.374 ns      ; 4.000 ns    ; -2.374 ns ; Xin[14] ; 16Trig:inst4|QTrig:inst10|trig:inst2|XinReg[0]                                                                                                                           ; CLKIN    ;
; 6.394 ns      ; 4.000 ns    ; -2.394 ns ; Xin[10] ; 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[0]                                                                                                                            ; CLKIN    ;
; 6.423 ns      ; 4.000 ns    ; -2.423 ns ; Xin[5]  ; AllStore:inst2|QSignal:inst4|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.441 ns      ; 4.000 ns    ; -2.441 ns ; Xin[1]  ; AllStore:inst2|QSignal:inst3|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.449 ns      ; 4.000 ns    ; -2.449 ns ; Xin[13] ; AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.449 ns      ; 4.000 ns    ; -2.449 ns ; Xin[14] ; AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.451 ns      ; 4.000 ns    ; -2.451 ns ; Xin[3]  ; AllStore:inst2|QSignal:inst3|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.451 ns      ; 4.000 ns    ; -2.451 ns ; Xin[0]  ; AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.453 ns      ; 4.000 ns    ; -2.453 ns ; Xin[4]  ; AllStore:inst2|QSignal:inst4|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.459 ns      ; 4.000 ns    ; -2.459 ns ; Xin[10] ; AllStore:inst2|QSignal:inst5|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.461 ns      ; 4.000 ns    ; -2.461 ns ; Xin[2]  ; AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.462 ns      ; 4.000 ns    ; -2.462 ns ; Xin[7]  ; AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.466 ns      ; 4.000 ns    ; -2.466 ns ; Xin[9]  ; AllStore:inst2|QSignal:inst5|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.474 ns      ; 4.000 ns    ; -2.474 ns ; Xin[11] ; AllStore:inst2|QSignal:inst5|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.474 ns      ; 4.000 ns    ; -2.474 ns ; Xin[8]  ; AllStore:inst2|QSignal:inst5|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.486 ns      ; 4.000 ns    ; -2.486 ns ; Xin[12] ; AllStore:inst2|QSignal:inst6|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.496 ns      ; 4.000 ns    ; -2.496 ns ; Xin[15] ; AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.496 ns      ; 4.000 ns    ; -2.496 ns ; Xin[6]  ; AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                    ; CLKIN    ;
; 6.561 ns      ; 4.000 ns    ; -2.561 ns ; Reload1 ; core:inst14|state[2]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 6.561 ns      ; 4.000 ns    ; -2.561 ns ; Reload1 ; core:inst14|state[2]                                                                                                                                                     ; CLKIN    ;
; 6.562 ns      ; 4.000 ns    ; -2.562 ns ; Reload2 ; core:inst14|state[2]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 6.562 ns      ; 4.000 ns    ; -2.562 ns ; Reload2 ; core:inst14|state[2]                                                                                                                                                     ; CLKIN    ;
; 6.602 ns      ; 4.000 ns    ; -2.602 ns ; Reload1 ; core:inst14|state[1]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 6.602 ns      ; 4.000 ns    ; -2.602 ns ; Reload1 ; core:inst14|state[1]                                                                                                                                                     ; CLKIN    ;
; 6.603 ns      ; 4.000 ns    ; -2.603 ns ; Reload2 ; core:inst14|state[1]~_Duplicate_1                                                                                                                                        ; CLKIN    ;
; 6.603 ns      ; 4.000 ns    ; -2.603 ns ; Reload2 ; core:inst14|state[1]                                                                                                                                                     ; CLKIN    ;
+---------------+-------------+-----------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; Slack                                   ; From                                                ; To                                                                                                                                                                             ; From Clock ; To Clock                                                                              ; Required Time ; Actual Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; 0.302 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 8.077 ns    ;
; 0.316 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 8.063 ns    ;
; 0.551 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.837 ns    ;
; 0.551 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.837 ns    ;
; 0.551 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.837 ns    ;
; 0.551 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.837 ns    ;
; 0.581 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.381 ns      ; 7.800 ns    ;
; 0.581 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.381 ns      ; 7.800 ns    ;
; 0.591 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.380 ns      ; 7.789 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                    ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.619 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.769 ns    ;
; 0.667 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.375 ns      ; 7.708 ns    ;
; 0.667 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.375 ns      ; 7.708 ns    ;
; 0.667 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.375 ns      ; 7.708 ns    ;
; 0.667 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.375 ns      ; 7.708 ns    ;
; 0.940 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.448 ns    ;
; 0.988 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.400 ns    ;
; 0.988 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.400 ns    ;
; 0.988 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.400 ns    ;
; 0.988 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.400 ns    ;
; 0.988 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.400 ns    ;
; 0.988 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.388 ns      ; 7.400 ns    ;
; 1.016 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[13]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.843 ns      ; 6.827 ns    ;
; 1.037 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[2]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.847 ns      ; 6.810 ns    ;
; 1.054 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[31]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.884 ns      ; 6.830 ns    ;
; 1.054 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[26]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.884 ns      ; 6.830 ns    ;
; 1.054 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[23]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.885 ns      ; 6.831 ns    ;
; 1.054 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[21]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.884 ns      ; 6.830 ns    ;
; 1.054 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[15]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.884 ns      ; 6.830 ns    ;
; 1.054 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[5]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.885 ns      ; 6.831 ns    ;
; 1.055 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[29]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.886 ns      ; 6.831 ns    ;
; 1.055 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[18]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.887 ns      ; 6.832 ns    ;
; 1.055 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[10]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.887 ns      ; 6.832 ns    ;
; 1.055 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[7]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.887 ns      ; 6.832 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM543                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM541                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM537                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM533                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.071 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM535                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.308 ns    ;
; 1.081 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.298 ns    ;
; 1.081 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.298 ns    ;
; 1.081 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.298 ns    ;
; 1.081 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.298 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_46           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_44           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1_Duplicate_49          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_Duplicate_47           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1_Duplicate_48           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.097 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.274 ns    ;
; 1.235 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[25]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.843 ns      ; 6.608 ns    ;
; 1.235 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[20]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.849 ns      ; 6.614 ns    ;
; 1.235 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[19]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.843 ns      ; 6.608 ns    ;
; 1.236 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                    ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.273 ns      ; 7.037 ns    ;
; 1.236 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.273 ns      ; 7.037 ns    ;
; 1.236 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.273 ns      ; 7.037 ns    ;
; 1.236 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.273 ns      ; 7.037 ns    ;
; 1.236 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[27]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.850 ns      ; 6.614 ns    ;
; 1.236 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[17]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.850 ns      ; 6.614 ns    ;
; 1.236 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[16]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.850 ns      ; 6.614 ns    ;
; 1.236 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[6]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.850 ns      ; 6.614 ns    ;
; 1.238 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[30]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.878 ns      ; 6.640 ns    ;
; 1.238 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[24]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.841 ns      ; 6.603 ns    ;
; 1.241 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[1]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.877 ns      ; 6.636 ns    ;
; 1.252 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.127 ns    ;
; 1.252 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.127 ns    ;
; 1.252 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.379 ns      ; 7.127 ns    ;
; 1.255 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[22]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.877 ns      ; 6.622 ns    ;
; 1.256 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[3]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.847 ns      ; 6.591 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.268 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                       ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.371 ns      ; 7.103 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[28]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.884 ns      ; 6.611 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[14]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.885 ns      ; 6.612 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[12]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.886 ns      ; 6.613 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[11]                                                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.885 ns      ; 6.612 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[9]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.884 ns      ; 6.611 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[8]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.885 ns      ; 6.612 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[4]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.887 ns      ; 6.614 ns    ;
; 1.273 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[0]                                                                                                                                             ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.886 ns      ; 6.613 ns    ;
; 1.369 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.270 ns      ; 6.901 ns    ;
; 1.442 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.272 ns      ; 6.830 ns    ;
; 1.442 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.272 ns      ; 6.830 ns    ;
; 1.442 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.272 ns      ; 6.830 ns    ;
; 1.442 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.272 ns      ; 6.830 ns    ;
; 1.442 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.272 ns      ; 6.830 ns    ;
; 1.451 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]                                           ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.380 ns      ; 6.929 ns    ;
; 1.451 ns                                ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.380 ns      ; 6.929 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[127]_OTERM925                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[111]_OTERM937                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[103]_OTERM929                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[103]_OTERM931                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[119]_OTERM933                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[23]~_Duplicate_1_OTERM1007                                                                                                                     ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.992 ns      ; 6.538 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[112]_OTERM591                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.992 ns      ; 6.538 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[112]_OTERM589                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM425_OTERM1023                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM489_OTERM1050                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM477_OTERM1056                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM459                                                                                                                      ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[57]_OTERM801                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[57]_OTERM799                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[86]_OTERM749                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[38]_OTERM729                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[38]_OTERM731                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[102]_OTERM721                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[102]_OTERM723                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[83]_OTERM659                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.992 ns      ; 6.538 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[123]_OTERM613                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[123]_OTERM615                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[107]_OTERM627                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.992 ns      ; 6.538 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[107]_OTERM625                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[33]_OTERM821                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[33]_OTERM819                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[41]_OTERM823                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[73]_OTERM815                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[89]_OTERM795                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM423                                                                                                                      ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM415                                                                                                                       ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM489_OTERM1048                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM473_OTERM1058                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[70]_OTERM727                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[70]_OTERM725                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.985 ns      ; 6.531 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[115]_OTERM621                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[99]_OTERM619                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[99]_OTERM617                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.532 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM479                                                                                                                      ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM463                                                                                                                      ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[43]_OTERM643                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.992 ns      ; 6.538 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[65]_OTERM807                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM425_OTERM1025                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM425_OTERM1029                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM419                                                                                                                      ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM409                                                                                                                       ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM469_OTERM1060                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[27]~_Duplicate_1_OTERM481_OTERM1054                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.992 ns      ; 6.538 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[19]~_Duplicate_1_OTERM465_OTERM1062                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.454 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[17]~_Duplicate_1_OTERM421_OTERM1033                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.995 ns      ; 6.541 ns    ;
; 1.455 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[122]_OTERM829                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.988 ns      ; 6.533 ns    ;
; 1.455 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM411                                                                                                                       ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.988 ns      ; 6.533 ns    ;
; 1.455 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[25]~_Duplicate_1_OTERM425_OTERM1021                                                                                                            ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.988 ns      ; 6.533 ns    ;
; 1.455 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[49]_OTERM803                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.532 ns    ;
; 1.455 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM439                                                                                                                       ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.986 ns      ; 6.531 ns    ;
; 1.456 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[119]_OTERM935                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.969 ns      ; 6.513 ns    ;
; 1.456 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[94]_OTERM719                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.969 ns      ; 6.513 ns    ;
; 1.456 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[94]_OTERM717                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.969 ns      ; 6.513 ns    ;
; 1.456 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[110]_OTERM733                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.969 ns      ; 6.513 ns    ;
; 1.456 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[110]_OTERM735                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.969 ns      ; 6.513 ns    ;
; 1.456 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[46]_OTERM739                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.969 ns      ; 6.513 ns    ;
; 1.456 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[46]_OTERM737                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.969 ns      ; 6.513 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[127]_OTERM927                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.984 ns      ; 6.527 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[111]_OTERM939                                                                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.974 ns      ; 6.517 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[47]_OTERM953                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.530 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[47]_OTERM955                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.530 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[63]_OTERM941                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.530 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[63]_OTERM943                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.984 ns      ; 6.527 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[55]_OTERM951                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.530 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[55]_OTERM949                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.530 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[39]_OTERM945                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.530 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[39]_OTERM947                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.987 ns      ; 6.530 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[77]_OTERM905                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.977 ns      ; 6.520 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[77]_OTERM907                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.977 ns      ; 6.520 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[93]_OTERM893                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.977 ns      ; 6.520 ns    ;
; 1.457 ns                                ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[93]_OTERM895                                                                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 7.977 ns      ; 6.520 ns    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                ;            ;                                                                                       ;               ;             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+---------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                        ;
+----------+-----------------------------------+--------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; Slack    ; From                              ; To     ; From Clock ; To Clock                                                                              ; Required Time ; Actual Time ;
+----------+-----------------------------------+--------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; 0.297 ns ; core:inst14|state[3]~_Duplicate_2 ; inst49 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 4.409 ns      ; 4.112 ns    ;
+----------+-----------------------------------+--------+------------+---------------------------------------------------------------------------------------+---------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; Slack     ; From                             ; To                                                                                                                                                                             ; From Clock ; To Clock                                                                                                                         ; Required Time ; Actual Time ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; -1.303 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 8.077 ns    ;
; -1.289 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 8.063 ns    ;
; -1.054 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.837 ns    ;
; -1.054 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.837 ns    ;
; -1.054 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.837 ns    ;
; -1.054 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.837 ns    ;
; -1.024 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.776 ns      ; 7.800 ns    ;
; -1.024 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.776 ns      ; 7.800 ns    ;
; -1.014 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.775 ns      ; 7.789 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                    ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.986 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.769 ns    ;
; -0.938 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.770 ns      ; 7.708 ns    ;
; -0.938 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.770 ns      ; 7.708 ns    ;
; -0.938 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.770 ns      ; 7.708 ns    ;
; -0.938 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.770 ns      ; 7.708 ns    ;
; -0.665 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                 ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.448 ns    ;
; -0.617 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.400 ns    ;
; -0.617 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.400 ns    ;
; -0.617 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.400 ns    ;
; -0.617 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.400 ns    ;
; -0.617 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.400 ns    ;
; -0.617 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.783 ns      ; 7.400 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM543                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM541                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM537                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM533                                  ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.534 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM535                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.308 ns    ;
; -0.524 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.298 ns    ;
; -0.524 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.298 ns    ;
; -0.524 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.298 ns    ;
; -0.524 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.298 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_46           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_44           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1_Duplicate_49          ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_Duplicate_47           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1_Duplicate_48           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.508 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.274 ns    ;
; -0.369 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                    ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.668 ns      ; 7.037 ns    ;
; -0.369 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.668 ns      ; 7.037 ns    ;
; -0.369 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.668 ns      ; 7.037 ns    ;
; -0.369 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.668 ns      ; 7.037 ns    ;
; -0.353 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.127 ns    ;
; -0.353 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.127 ns    ;
; -0.353 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                              ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.774 ns      ; 7.127 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.337 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                       ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.766 ns      ; 7.103 ns    ;
; -0.236 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.665 ns      ; 6.901 ns    ;
; -0.163 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.667 ns      ; 6.830 ns    ;
; -0.163 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.667 ns      ; 6.830 ns    ;
; -0.163 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.667 ns      ; 6.830 ns    ;
; -0.163 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.667 ns      ; 6.830 ns    ;
; -0.163 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.667 ns      ; 6.830 ns    ;
; -0.154 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]                                           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.775 ns      ; 6.929 ns    ;
; -0.154 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.775 ns      ; 6.929 ns    ;
; -0.138 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; 6.665 ns      ; 6.803 ns    ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; Slack                                   ; From                                                                                             ; To                                                         ; From Clock                                                                            ; To Clock                                                                                                                         ; Required Time ; Actual Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.976 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.442 ns      ; 9.418 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.962 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.453 ns      ; 9.415 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.958 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.444 ns      ; 9.402 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.945 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.451 ns      ; 9.396 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.943 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.445 ns      ; 9.388 ns    ;
; -6.723 ns                               ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.452 ns      ; 9.175 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.728 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.952 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.711 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.937 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.698 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.925 ns    ;
; -5.477 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.234 ns      ; 7.711 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.225 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.460 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.207 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.440 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.127 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.224 ns      ; 7.351 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.121 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.235 ns      ; 7.356 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.109 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.226 ns      ; 7.335 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.103 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.233 ns      ; 7.336 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -5.095 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.227 ns      ; 7.322 ns    ;
; -4.875 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 2.234 ns      ; 7.109 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; -0.109 ns                               ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; CLKIN                                                                                 ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; 6.192 ns      ; 6.301 ns    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                              ;                                                            ;                                                                                       ;                                                                                                                                  ;               ;             ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLKIN'                                                                                                                                                                                                                                                                   ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; Slack     ; From                             ; To                                                                                                                                                                             ; From Clock ; To Clock ; Required Time ; Actual Time ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; 18.915 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                               ; CLKIN      ; CLKIN    ; 26.992 ns     ; 8.077 ns    ;
; 18.929 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                            ; CLKIN      ; CLKIN    ; 26.992 ns     ; 8.063 ns    ;
; 19.164 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                            ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.837 ns    ;
; 19.164 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                            ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.837 ns    ;
; 19.164 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                            ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.837 ns    ;
; 19.164 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                            ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.837 ns    ;
; 19.194 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                ; CLKIN      ; CLKIN    ; 26.994 ns     ; 7.800 ns    ;
; 19.194 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.994 ns     ; 7.800 ns    ;
; 19.204 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42           ; CLKIN      ; CLKIN    ; 26.993 ns     ; 7.789 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                    ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.232 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.769 ns    ;
; 19.280 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; CLKIN      ; CLKIN    ; 26.988 ns     ; 7.708 ns    ;
; 19.280 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; CLKIN      ; CLKIN    ; 26.988 ns     ; 7.708 ns    ;
; 19.280 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; CLKIN      ; CLKIN    ; 26.988 ns     ; 7.708 ns    ;
; 19.280 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; CLKIN      ; CLKIN    ; 26.988 ns     ; 7.708 ns    ;
; 19.553 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                 ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.448 ns    ;
; 19.601 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.400 ns    ;
; 19.601 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.400 ns    ;
; 19.601 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.400 ns    ;
; 19.601 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                               ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.400 ns    ;
; 19.601 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.400 ns    ;
; 19.601 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                        ; CLKIN      ; CLKIN    ; 27.001 ns     ; 7.400 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                            ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                            ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                            ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                            ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM543                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM541                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM537                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM533                                  ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.684 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM535                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.308 ns    ;
; 19.694 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.298 ns    ;
; 19.694 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                               ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.298 ns    ;
; 19.694 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.298 ns    ;
; 19.694 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.298 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                               ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_46           ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_44           ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1_Duplicate_49          ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_Duplicate_47           ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1_Duplicate_48           ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.710 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                   ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.274 ns    ;
; 19.849 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                    ; CLKIN      ; CLKIN    ; 26.886 ns     ; 7.037 ns    ;
; 19.849 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                     ; CLKIN      ; CLKIN    ; 26.886 ns     ; 7.037 ns    ;
; 19.849 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                     ; CLKIN      ; CLKIN    ; 26.886 ns     ; 7.037 ns    ;
; 19.849 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                     ; CLKIN      ; CLKIN    ; 26.886 ns     ; 7.037 ns    ;
; 19.865 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.127 ns    ;
; 19.865 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                               ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.127 ns    ;
; 19.865 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                              ; CLKIN      ; CLKIN    ; 26.992 ns     ; 7.127 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                   ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.881 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                       ; CLKIN      ; CLKIN    ; 26.984 ns     ; 7.103 ns    ;
; 19.982 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                     ; CLKIN      ; CLKIN    ; 26.883 ns     ; 6.901 ns    ;
; 20.055 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                     ; CLKIN      ; CLKIN    ; 26.885 ns     ; 6.830 ns    ;
; 20.055 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                     ; CLKIN      ; CLKIN    ; 26.885 ns     ; 6.830 ns    ;
; 20.055 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                     ; CLKIN      ; CLKIN    ; 26.885 ns     ; 6.830 ns    ;
; 20.055 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]                                     ; CLKIN      ; CLKIN    ; 26.885 ns     ; 6.830 ns    ;
; 20.055 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]                                     ; CLKIN      ; CLKIN    ; 26.885 ns     ; 6.830 ns    ;
; 20.064 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]                                           ; CLKIN      ; CLKIN    ; 26.993 ns     ; 6.929 ns    ;
; 20.064 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]                                            ; CLKIN      ; CLKIN    ; 26.993 ns     ; 6.929 ns    ;
; 20.080 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                     ; CLKIN      ; CLKIN    ; 26.883 ns     ; 6.803 ns    ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; Slack                                   ; From                                                ; To                                                                                                                                         ; From Clock ; To Clock                                                                              ; Required Time ; Actual Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; 17.756 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.756 ns      ; 26.512 ns   ;
; 17.756 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1208                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.756 ns      ; 26.512 ns   ;
; 17.756 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1210                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.756 ns      ; 26.512 ns   ;
; 17.756 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1212                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.756 ns      ; 26.512 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[4]~_Duplicate_1_OTERM1142                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[4]~_Duplicate_1_OTERM1140                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[3]~_Duplicate_1_OTERM1138                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[3]~_Duplicate_1_OTERM1136                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[2]~_Duplicate_1_OTERM1134                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[2]~_Duplicate_1_OTERM1132                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[1]~_Duplicate_1_OTERM1128                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[1]~_Duplicate_1_OTERM1130                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1124                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.770 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1126                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.735 ns      ; 26.505 ns   ;
; 17.953 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[0]                                                                                                          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.683 ns      ; 26.636 ns   ;
; 18.172 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[4]                                                                                                          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.683 ns      ; 26.855 ns   ;
; 18.172 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[3]                                                                                                          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.681 ns      ; 26.853 ns   ;
; 18.172 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[2]                                                                                                          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.681 ns      ; 26.853 ns   ;
; 18.172 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tIndex[1]                                                                                                          ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.681 ns      ; 26.853 ns   ;
; 18.352 ns                               ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.451 ns      ; 26.803 ns   ;
; 18.377 ns                               ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.453 ns      ; 26.830 ns   ;
; 18.377 ns                               ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.453 ns      ; 26.830 ns   ;
; 18.377 ns                               ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.453 ns      ; 26.830 ns   ;
; 18.377 ns                               ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.453 ns      ; 26.830 ns   ;
; 18.377 ns                               ; core:inst14|ClrFIFO~_Duplicate_1                    ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0] ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.453 ns      ; 26.830 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[122]_OTERM831                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.141 ns      ; 26.518 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[58]_OTERM835                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.139 ns      ; 26.516 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[74]_OTERM863                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.141 ns      ; 26.518 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[106]_OTERM855                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.139 ns      ; 26.516 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[34]_OTERM851                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.139 ns      ; 26.516 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[98]_OTERM843                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.141 ns      ; 26.518 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[82]_OTERM871                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.139 ns      ; 26.516 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[42]_OTERM859                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.139 ns      ; 26.516 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[66]_OTERM847                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.141 ns      ; 26.518 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[120]_OTERM567                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.142 ns      ; 26.519 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[88]_OTERM571                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.141 ns      ; 26.518 ns   ;
; 18.377 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[49]_OTERM805                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.141 ns      ; 26.518 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[87]_OTERM969                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[95]_OTERM959                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[95]_OTERM957                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[79]_OTERM967                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[79]_OTERM965                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[71]_OTERM963                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[71]_OTERM961                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[13]~_Duplicate_1_OTERM989                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[13]~_Duplicate_1_OTERM991                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.512 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[122]_OTERM827                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.516 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[26]~_Duplicate_1_OTERM1011                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[26]~_Duplicate_1_OTERM1009                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[58]_OTERM833                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.516 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[74]_OTERM861                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[106]_OTERM853                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[34]_OTERM849                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[98]_OTERM841                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[82]_OTERM869                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.516 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[18]~_Duplicate_1_OTERM999                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.516 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[18]~_Duplicate_1_OTERM997                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.516 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[10]~_Duplicate_1_OTERM985                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[10]~_Duplicate_1_OTERM987                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[42]_OTERM857                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[2]~_Duplicate_1_OTERM973                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[66]_OTERM845                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[88]_OTERM569                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.516 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[92]_OTERM667                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[92]_OTERM665                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[83]_OTERM657                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[91]_OTERM647                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[91]_OTERM645                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.132 ns      ; 26.513 ns   ;
; 18.381 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[9]~_Duplicate_1_OTERM417_OTERM1038                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[87]_OTERM971                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.511 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[23]~_Duplicate_1_OTERM1005                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[31]~_Duplicate_1_OTERM1019                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[31]~_Duplicate_1_OTERM1017                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[7]~_Duplicate_1_OTERM981                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[7]~_Duplicate_1_OTERM983                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[15]~_Duplicate_1_OTERM995                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[15]~_Duplicate_1_OTERM993                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[29]~_Duplicate_1_OTERM1015                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[29]~_Duplicate_1_OTERM1013                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[21]~_Duplicate_1_OTERM1003                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[21]~_Duplicate_1_OTERM1001                                                                                 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[5]~_Duplicate_1_OTERM979                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[5]~_Duplicate_1_OTERM977                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[90]_OTERM839                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.124 ns      ; 26.506 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[90]_OTERM837                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.516 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[50]_OTERM875                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.124 ns      ; 26.506 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[50]_OTERM873                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.516 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[114]_OTERM865                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.134 ns      ; 26.516 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM445_OTERM1072                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM429_OTERM1080                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[16]~_Duplicate_1_OTERM461_OTERM1064                                                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM453_OTERM1068                                                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM457_OTERM1066                                                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[6]~_Duplicate_1_OTERM441_OTERM1074                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM437_OTERM1076                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[1]~_Duplicate_1_OTERM413_OTERM1043                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM433_OTERM1078                                                                         ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.515 ns   ;
; 18.382 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM449_OTERM1070                                                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.131 ns      ; 26.513 ns   ;
; 18.383 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[2]~_Duplicate_1_OTERM975                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.141 ns      ; 26.524 ns   ;
; 18.395 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[32]_OTERM583                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.513 ns   ;
; 18.395 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[105]_OTERM787                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.513 ns   ;
; 18.395 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[105]_OTERM789                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.513 ns   ;
; 18.395 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[97]_OTERM783                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.513 ns   ;
; 18.395 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[65]_OTERM809                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.513 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[53]_OTERM923                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[53]_OTERM921                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[61]_OTERM911                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[61]_OTERM909                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[45]_OTERM919                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[45]_OTERM917                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[37]_OTERM915                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.396 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[37]_OTERM913                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.505 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[117]_OTERM891                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[117]_OTERM889                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[125]_OTERM879                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[125]_OTERM877                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[101]_OTERM883                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[101]_OTERM881                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[109]_OTERM887                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[109]_OTERM885                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[85]_OTERM903                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.122 ns      ; 26.522 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[114]_OTERM867                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.516 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[40]_OTERM611                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.516 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[104]_OTERM601                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[120]_OTERM565                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[56]_OTERM573                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[8]~_Duplicate_1_OTERM443                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[72]_OTERM605                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[24]~_Duplicate_1_OTERM475                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[80]_OTERM599                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.516 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[48]_OTERM593                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[54]_OTERM753                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.127 ns      ; 26.527 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[118]_OTERM745                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.127 ns      ; 26.527 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[60]_OTERM671                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.533 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[60]_OTERM669                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.533 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[113]_OTERM793                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.516 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[121]_OTERM781                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.516 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[30]~_Duplicate_1_OTERM487                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[22]~_Duplicate_1_OTERM471                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[78]_OTERM741                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.127 ns      ; 26.527 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[76]_OTERM701                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[12]~_Duplicate_1_OTERM451                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[100]_OTERM673                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.533 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[100]_OTERM675                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.533 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[116]_OTERM685                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM483                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.124 ns      ; 26.524 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[41]_OTERM825                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.516 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[14]~_Duplicate_1_OTERM455                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[4]~_Duplicate_1_OTERM435                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.124 ns      ; 26.524 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[36]_OTERM679                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.533 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[36]_OTERM677                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.133 ns      ; 26.533 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[52]_OTERM691                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.124 ns      ; 26.524 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[52]_OTERM689                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[20]~_Duplicate_1_OTERM467                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[28]~_Duplicate_1_OTERM485_OTERM1052                                                                        ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.124 ns      ; 26.524 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[67]_OTERM649                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[75]_OTERM653                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[115]_OTERM623                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.124 ns      ; 26.524 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[43]_OTERM641                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[59]_OTERM629                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[81]_OTERM813                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.516 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[81]_OTERM811                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[3]~_Duplicate_1_OTERM431                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[11]~_Duplicate_1_OTERM447                                                                                  ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.125 ns      ; 26.525 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[35]_OTERM633                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.400 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[51]_OTERM637                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.136 ns      ; 26.536 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[127]_OTERM927                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.126 ns      ; 26.527 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[111]_OTERM939                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.517 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[47]_OTERM953                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.530 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[47]_OTERM955                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.530 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[63]_OTERM941                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.530 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[63]_OTERM943                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.126 ns      ; 26.527 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[55]_OTERM951                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.530 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[55]_OTERM949                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.530 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[39]_OTERM945                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.530 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[39]_OTERM947                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.129 ns      ; 26.530 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[77]_OTERM905                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.119 ns      ; 26.520 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[77]_OTERM907                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.119 ns      ; 26.520 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[93]_OTERM893                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.119 ns      ; 26.520 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[93]_OTERM895                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.119 ns      ; 26.520 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[69]_OTERM899                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.119 ns      ; 26.520 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[69]_OTERM897                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.119 ns      ; 26.520 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[85]_OTERM901                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.119 ns      ; 26.520 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[40]_OTERM609                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.536 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[104]_OTERM603                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.519 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[56]_OTERM575                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.135 ns      ; 26.536 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[72]_OTERM607                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.519 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[64]_OTERM587                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.519 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[64]_OTERM585                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.517 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[96]_OTERM579                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.120 ns      ; 26.521 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[96]_OTERM577                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.120 ns      ; 26.521 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[80]_OTERM597                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.120 ns      ; 26.521 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[32]_OTERM581                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.517 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[0]~_Duplicate_1_OTERM427                                                                                   ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.116 ns      ; 26.517 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[48]_OTERM595                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.118 ns      ; 26.519 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[126]_OTERM711                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.510 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[126]_OTERM709                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.110 ns      ; 26.511 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[54]_OTERM755                                                                                               ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.126 ns      ; 26.527 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[118]_OTERM747                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.126 ns      ; 26.527 ns   ;
; 18.401 ns                               ; core:inst14|ENOUT~_Duplicate_1                      ; OutputController:inst13|tDataIn[108]_OTERM699                                                                                              ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.109 ns      ; 26.510 ns   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;            ;                                                                                       ;               ;             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+---------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                          ;
+-----------+-----------------------------------+--------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; Slack     ; From                              ; To     ; From Clock ; To Clock                                                                              ; Required Time ; Actual Time ;
+-----------+-----------------------------------+--------+------------+---------------------------------------------------------------------------------------+---------------+-------------+
; 19.561 ns ; core:inst14|state[3]~_Duplicate_2 ; inst49 ; CLKIN      ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] ; 4.551 ns      ; 24.112 ns   ;
+-----------+-----------------------------------+--------+------------+---------------------------------------------------------------------------------------+---------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'                                                                                                                                                                                                                                                                ;
+----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; Slack    ; From                             ; To                                                                                                                                                                             ; From Clock ; To Clock                                                                                                                         ; Required Time ; Actual Time ;
+----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; 7.957 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.154 ns     ; 6.803 ns    ;
; 7.982 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.152 ns     ; 6.830 ns    ;
; 7.982 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.152 ns     ; 6.830 ns    ;
; 7.982 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.152 ns     ; 6.830 ns    ;
; 7.982 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.152 ns     ; 6.830 ns    ;
; 7.982 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.152 ns     ; 6.830 ns    ;
; 8.012 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]                                           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.083 ns     ; 6.929 ns    ;
; 8.012 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.083 ns     ; 6.929 ns    ;
; 8.055 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.154 ns     ; 6.901 ns    ;
; 8.188 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                    ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.151 ns     ; 7.037 ns    ;
; 8.188 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.151 ns     ; 7.037 ns    ;
; 8.188 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.151 ns     ; 7.037 ns    ;
; 8.188 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                     ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.151 ns     ; 7.037 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.195 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                       ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.103 ns    ;
; 8.211 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.127 ns    ;
; 8.211 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.127 ns    ;
; 8.211 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                              ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.127 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_46           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_44           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1_Duplicate_49          ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_Duplicate_47           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1_Duplicate_48           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.366 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.092 ns     ; 7.274 ns    ;
; 8.382 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.298 ns    ;
; 8.382 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.298 ns    ;
; 8.382 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.298 ns    ;
; 8.382 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.298 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM543                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM541                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM537                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM533                                  ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.392 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM535                                   ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 7.308 ns    ;
; 8.475 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.400 ns    ;
; 8.475 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.400 ns    ;
; 8.475 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.400 ns    ;
; 8.475 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.400 ns    ;
; 8.475 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.400 ns    ;
; 8.475 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.400 ns    ;
; 8.523 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                 ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.448 ns    ;
; 8.796 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.088 ns     ; 7.708 ns    ;
; 8.796 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.088 ns     ; 7.708 ns    ;
; 8.796 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.088 ns     ; 7.708 ns    ;
; 8.796 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.088 ns     ; 7.708 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                    ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.844 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.769 ns    ;
; 8.872 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42           ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.083 ns     ; 7.789 ns    ;
; 8.882 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.082 ns     ; 7.800 ns    ;
; 8.882 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                        ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.082 ns     ; 7.800 ns    ;
; 8.912 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.837 ns    ;
; 8.912 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.837 ns    ;
; 8.912 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.837 ns    ;
; 8.912 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.075 ns     ; 7.837 ns    ;
; 9.147 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                            ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 8.063 ns    ;
; 9.161 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                               ; CLKIN      ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; -1.084 ns     ; 8.077 ns    ;
+----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; Slack                                   ; From                                                                                             ; To                                                         ; From Clock                                                                                                                       ; To Clock                                                                                                                         ; Required Time ; Actual Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; 6.476 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.656 ns     ; 4.820 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.696 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 5.033 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.698 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.041 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.711 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 5.047 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.715 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.060 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 6.729 ns                                ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 5.063 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.446 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.657 ns     ; 5.789 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.464 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.655 ns     ; 5.809 ns    ;
; 7.716 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.656 ns     ; 6.060 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.937 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.663 ns     ; 6.274 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.950 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.664 ns     ; 6.286 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 7.967 ns                                ; core:inst14|ENTrig~_Duplicate_1                                                                  ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; CLKIN                                                                                                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -1.666 ns     ; 6.301 ns    ;
; 12.733 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.624 ns     ; 7.109 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[55] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[54] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[51] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[50] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[61] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[60] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[59] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[57] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[56] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[53] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[52] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[48] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[49] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.953 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[58] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.631 ns     ; 7.322 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.961 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.336 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[62] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.967 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.632 ns     ; 7.335 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.979 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.623 ns     ; 7.356 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 12.985 ns                               ; Decode:inst3|TrigEN~_Duplicate_1                                                                 ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.634 ns     ; 7.351 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; 13.065 ns                               ; Decode:inst3|SetInit_S                                                                           ; TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]                                            ; PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] ; -5.625 ns     ; 7.440 ns    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                              ;                                                            ;                                                                                                                                  ;                                                                                                                                  ;               ;             ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLKIN'                                                                                                                                                                                                                                                                    ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; Slack     ; From                             ; To                                                                                                                                                                             ; From Clock ; To Clock ; Required Time ; Actual Time ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; -0.261 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]                                     ; CLKIN      ; CLKIN    ; 7.064 ns      ; 6.803 ns    ;
; -0.236 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]                                     ; CLKIN      ; CLKIN    ; 7.066 ns      ; 6.830 ns    ;
; -0.236 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]                                     ; CLKIN      ; CLKIN    ; 7.066 ns      ; 6.830 ns    ;
; -0.236 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]                                     ; CLKIN      ; CLKIN    ; 7.066 ns      ; 6.830 ns    ;
; -0.236 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]                                     ; CLKIN      ; CLKIN    ; 7.066 ns      ; 6.830 ns    ;
; -0.236 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]                                     ; CLKIN      ; CLKIN    ; 7.066 ns      ; 6.830 ns    ;
; -0.206 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[10]                                           ; CLKIN      ; CLKIN    ; 7.135 ns      ; 6.929 ns    ;
; -0.206 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[9]                                            ; CLKIN      ; CLKIN    ; 7.135 ns      ; 6.929 ns    ;
; -0.163 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]                                     ; CLKIN      ; CLKIN    ; 7.064 ns      ; 6.901 ns    ;
; -0.030 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]                                    ; CLKIN      ; CLKIN    ; 7.067 ns      ; 7.037 ns    ;
; -0.030 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]                                     ; CLKIN      ; CLKIN    ; 7.067 ns      ; 7.037 ns    ;
; -0.030 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]                                     ; CLKIN      ; CLKIN    ; 7.067 ns      ; 7.037 ns    ;
; -0.030 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]                                     ; CLKIN      ; CLKIN    ; 7.067 ns      ; 7.037 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89                                                                   ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34           ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1_Duplicate_37           ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1_Duplicate_38_Duplicate ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1_Duplicate_36_Duplicate ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1_Duplicate_35_Duplicate ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.023 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1                       ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.103 ns    ;
; -0.007 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_8                                                                               ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.127 ns    ;
; -0.007 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[9]                                                               ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.127 ns    ;
; -0.007 ns ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[10]                                                              ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.127 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af                                                                                            ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[0]                                                               ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[5]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[4]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_46           ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_44           ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[3]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[10]~_Duplicate_1_Duplicate_49          ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[7]~_Duplicate_1_Duplicate_47           ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[8]~_Duplicate_1_Duplicate_48           ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.148 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85                                                                   ; CLKIN      ; CLKIN    ; 7.126 ns      ; 7.274 ns    ;
; 0.164 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|pulse_ram_output~0_OTERM491                                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.298 ns    ;
; 0.164 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|wrreq_delaya[1]                                                               ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.298 ns    ;
; 0.164 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff                                                                ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.298 ns    ;
; 0.164 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_0_dff                                                                ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.298 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0]                                            ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]                                            ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]                                            ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]                                            ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita3_OTERM547                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita0_OTERM553                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita1_OTERM551                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita2_OTERM549                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita4_OTERM545                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita5_OTERM543                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita6_OTERM541                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita7_OTERM539                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita8_OTERM537                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita10_OTERM533                                  ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.174 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_comb_bita9_OTERM535                                   ; CLKIN      ; CLKIN    ; 7.134 ns      ; 7.308 ns    ;
; 0.257 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.400 ns    ;
; 0.257 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.400 ns    ;
; 0.257 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.400 ns    ;
; 0.257 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[7]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.400 ns    ;
; 0.257 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[8]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.400 ns    ;
; 0.257 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.400 ns    ;
; 0.305 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4_OTERM1116                                                                 ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.448 ns    ;
; 0.578 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_39           ; CLKIN      ; CLKIN    ; 7.130 ns      ; 7.708 ns    ;
; 0.578 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[1]~_Duplicate_1_Duplicate_40           ; CLKIN      ; CLKIN    ; 7.130 ns      ; 7.708 ns    ;
; 0.578 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM85_Duplicate                                                         ; CLKIN      ; CLKIN    ; 7.130 ns      ; 7.708 ns    ;
; 0.578 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate                                                         ; CLKIN      ; CLKIN    ; 7.130 ns      ; 7.708 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|rd_ptr_lsb                                                                    ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[0]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[2]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[3]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[4]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[5]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[6]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                                        ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.626 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[8]                                                               ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.769 ns    ;
; 0.654 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]~_Duplicate_1_Duplicate_42           ; CLKIN      ; CLKIN    ; 7.135 ns      ; 7.789 ns    ;
; 0.664 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_2_dff                                                                ; CLKIN      ; CLKIN    ; 7.136 ns      ; 7.800 ns    ;
; 0.664 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1                        ; CLKIN      ; CLKIN    ; 7.136 ns      ; 7.800 ns    ;
; 0.694 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]                                            ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.837 ns    ;
; 0.694 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]                                            ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.837 ns    ;
; 0.694 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[7]                                            ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.837 ns    ;
; 0.694 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]                                            ; CLKIN      ; CLKIN    ; 7.143 ns      ; 7.837 ns    ;
; 0.929 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]                                            ; CLKIN      ; CLKIN    ; 7.134 ns      ; 8.063 ns    ;
; 0.943 ns  ; core:inst14|ClrFIFO~_Duplicate_1 ; AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6                                                                               ; CLKIN      ; CLKIN    ; 7.134 ns      ; 8.077 ns    ;
+-----------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ENOUT                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OutCLK                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENWFIFO               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; aclr                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[31]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[30]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[29]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[28]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[27]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[26]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[25]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[24]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[23]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[22]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[21]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[20]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[19]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[18]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[17]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[16]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[15]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[14]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[13]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[12]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[11]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[10]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[9]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[8]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[7]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[6]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[5]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SOUT[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Wrusedw0[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; addEN                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ENTrig                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TrigEN_CMD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SetInit               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SetTrigTime           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; state[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; state[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; state[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; state[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EN_FIFO               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ResTri                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_DP               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_DP               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_DP               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_DP               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLKUN                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PLLbusy               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TxOut                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_RD                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_FinishRD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0_D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1_D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2_D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3_D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[9]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_Data_For_TXOUT[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_TDataOut[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_tIndex[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_tIndex[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_tIndex[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_tIndex[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; OPC_tIndex[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[15]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[14]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[13]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[12]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[11]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[10]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[9]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[8]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TestOut[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TX_DATAOUT[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLKIN                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reload2                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reload1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TrigEN_SW               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLKIN2                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Xin[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ENOUT                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OutCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ENWFIFO               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; aclr                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[31]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[30]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[29]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[28]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[27]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[26]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[25]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[24]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[23]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[22]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[21]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[20]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[19]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[18]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[17]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[16]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[15]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[14]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[13]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[12]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[11]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SOUT[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; SOUT[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; addEN                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; ENTrig                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TrigEN_CMD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SetInit               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; SetTrigTime           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; state[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; state[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; state[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; state[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; EN_FIFO               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ResTri                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX1_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX2_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; CLKUN                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; PLLbusy               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; TxOut                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_RD                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_FinishRD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX2_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX2_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX2_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; HEX2_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX2_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; HEX2_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; HEX2_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; LED[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; LED[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; LED[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; LED[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; LED[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; LED[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; LED[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; LED[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; LED[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-009 s                 ; 3.41e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-009 s                ; 3.41e-009 s                ; Yes                       ; Yes                       ;
; LED[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.36 V              ; -0.011 V            ; 0.111 V                              ; 0.027 V                              ; 6.46e-010 s                 ; 6.19e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.36 V             ; -0.011 V           ; 0.111 V                             ; 0.027 V                             ; 6.46e-010 s                ; 6.19e-010 s                ; Yes                       ; Yes                       ;
; TestOut[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; TestOut[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; TestOut[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.0109 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.0109 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; TestOut[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TestOut[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00447 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00447 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ENOUT                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OutCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ENWFIFO               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; aclr                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[31]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[30]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[29]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[28]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[27]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[26]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[25]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[24]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[23]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[22]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[21]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[20]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[19]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[18]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[17]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[16]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[15]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[14]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[13]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[12]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[11]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SOUT[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; SOUT[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; Wrusedw0[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; Wrusedw0[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; addEN                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; ENTrig                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TrigEN_CMD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SetInit               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; SetTrigTime           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; state[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; state[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; state[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; state[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; EN_FIFO               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ResTri                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX1_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX2_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3_DP               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; CLKUN                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; PLLbusy               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; TxOut                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_RD                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_FinishRD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX0_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX0_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX0_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX0_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX0_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; HEX0_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX1_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX1_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX1_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; HEX1_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX2_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX2_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX2_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; HEX2_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX2_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; HEX2_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; HEX2_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX3_D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX3_D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX3_D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX3_D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; HEX3_D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; HEX3_D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; HEX3_D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; LED[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; LED[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; LED[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; LED[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; LED[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; LED[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; LED[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; LED[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; LED[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; LED[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_Data_For_TXOUT[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_Data_For_TXOUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; OPC_TDataOut[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_TDataOut[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; OPC_tIndex[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[15]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.079 V                              ; 4.51e-010 s                 ; 4.33e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.079 V                             ; 4.51e-010 s                ; 4.33e-010 s                ; No                        ; Yes                       ;
; TestOut[14]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; TestOut[13]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; TestOut[12]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.07 V                               ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.07 V                              ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; TestOut[11]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[10]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[9]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[8]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TestOut[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; TX_DATAOUT[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                              ;
+-------------------------+---------+--------------------------+--------------------------+-------------+-------------------------------------------------+
; Option                  ; Setting ; From                     ; To                       ; Entity Name ; Help                                            ;
+-------------------------+---------+--------------------------+--------------------------+-------------+-------------------------------------------------+
; tpd Requirement         ; 2 ns    ; *                        ; AllStore:inst2|QSignal|* ;             ; Destination wildcard does not match any nodes   ;
; tpd Requirement         ; 2 ns    ; AllStore:inst2|QSignal|* ; *                        ;             ; Source wildcard does not match any nodes        ;
; th Requirement          ; 2 ns    ; *                        ; AllStore:inst2|QSignal|* ;             ; Destination wildcard does not match any nodes   ;
; th Requirement          ; 2 ns    ; AllStore:inst2|QSignal|* ; *                        ;             ; Source wildcard does not match any nodes        ;
; tsu Requirement         ; 2 ns    ; *                        ; AllStore:inst2|QSignal|* ;             ; Destination wildcard does not match any nodes   ;
; tsu Requirement         ; 2 ns    ; AllStore:inst2|QSignal|* ; *                        ;             ; Source wildcard does not match any nodes        ;
; tco Requirement         ; 2 ns    ; *                        ; AllStore:inst2|QSignal|* ;             ; Destination wildcard does not match any nodes   ;
; tco Requirement         ; 3.5 ns  ; *                        ; Xout                     ;             ; No element named Xout was found in the netlist  ;
; tco Requirement         ; 3.5 ns  ; *                        ; Xout2                    ;             ; No element named Xout2 was found in the netlist ;
; tco Requirement         ; 3.5 ns  ; *                        ; Xout3                    ;             ; No element named Xout3 was found in the netlist ;
; tco Requirement         ; 3.5 ns  ; *                        ; Xout4                    ;             ; No element named Xout4 was found in the netlist ;
; tco Requirement         ; 2 ns    ; AllStore:inst2|QSignal|* ; *                        ;             ; Source wildcard does not match any nodes        ;
; Minimum tco Requirement ; 2.5 ns  ; *                        ; Xout                     ;             ; No element named Xout was found in the netlist  ;
; Minimum tco Requirement ; 2.5 ns  ; *                        ; Xout2                    ;             ; No element named Xout2 was found in the netlist ;
; Minimum tco Requirement ; 2.5 ns  ; *                        ; Xout3                    ;             ; No element named Xout3 was found in the netlist ;
; Minimum tco Requirement ; 2.5 ns  ; *                        ; Xout4                    ;             ; No element named Xout4 was found in the netlist ;
+-------------------------+---------+--------------------------+--------------------------+-------------+-------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version
    Info: Processing started: Tue Nov 08 20:53:38 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[1]" is a latch
Warning: PLL "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 0.26 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: PLL "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" input frequency requirement of 1.02 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: PLL "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" input frequency requirement of 125.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: PLL "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" input frequency requirement of 125.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: PLL "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[4]" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: PLL "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0]" input frequency requirement of 24.5 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: PLL "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]" input frequency requirement of 2.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: PLL "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]" input frequency requirement of 0.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLKD16:inst10|CLKout" as buffer
    Info: Detected ripple clock "CLKD16:inst12|CLKout" as buffer
    Info: Detected ripple clock "CLKD16:inst21|CLKout" as buffer
    Info: Detected ripple clock "CLKD16:inst22|CLKout" as buffer
    Info: Detected ripple clock "CLKD16:inst5|CLKout" as buffer
    Info: Detected ripple clock "Decode:inst3|SetTrigTime" as buffer
    Info: Detected ripple clock "Decode:inst3|SoftReload" as buffer
    Info: Detected ripple clock "MyRx:inst1|DataReady" as buffer
    Info: Detected ripple clock "MyUart:inst15|RdCLK" as buffer
    Info: Detected ripple clock "OutputController:inst13|RD" as buffer
    Info: Detected ripple clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|pll_lock_sync" as buffer
    Info: Detected ripple clock "core:inst14|ENWFIFO" as buffer
    Info: Detected gated clock "AllStore:inst2|21mux:inst16|5" as buffer
    Info: Detected gated clock "AllStore:inst2|inst2~0" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -4.989 ns for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" between source register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89" and destination register "OutputController:inst13|RD"
    Info: + Largest register to register requirement is -3.076 ns
        Info: + Setup relationship between source and destination is 0.625 ns
            Info: + Latch edge is 0.625 ns
                Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is 3906.250 ns with inverted offset of 1953.125 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.517 ns
            Info: + Shortest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 3.452 ns
                Info: + Early clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is -1.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15|RdCLK'
                Info: 4: + IC(1.111 ns) + CELL(0.534 ns) = 3.452 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13|RD'
                Info: Total cell delay = 1.267 ns ( 24.34 % )
                Info: Total interconnect delay = 3.939 ns ( 75.66 % )
            Info: - Longest clock path from clock "CLKIN" to source register is 6.969 ns
                Info: + Late clock latency of clock "CLKIN" is 0.000 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
                Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
                Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14|ENWFIFO'
                Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2|inst2~0'
                Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
                Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
                Info: 7: + IC(0.948 ns) + CELL(0.534 ns) = 6.969 ns; Loc. = FF_X19_Y15_N23; Fanout = 12; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89'
                Info: Total cell delay = 2.675 ns ( 38.38 % )
                Info: Total interconnect delay = 4.294 ns ( 61.62 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: - Micro setup delay of destination is -0.015 ns
    Info: - Longest register to register delay is 1.913 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y15_N23; Fanout = 12; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89'
        Info: 2: + IC(0.787 ns) + CELL(0.241 ns) = 1.028 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 6; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3'
        Info: 3: + IC(0.664 ns) + CELL(0.130 ns) = 1.822 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 1; COMB Node = 'OutputController:inst13|always1~0'
        Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.913 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13|RD'
        Info: Total cell delay = 0.462 ns ( 24.15 % )
        Info: Total interconnect delay = 1.451 ns ( 75.85 % )
Warning: Can't achieve timing requirement Clock Setup: 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]' along 5596 path(s). See Report window for details.
Info: Slack time is 483.479 ns for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" between source register "Decode:inst3|state[1]" and destination register "Decode:inst3|adden"
    Info: Fmax is 104.12 MHz (period= 9.604 ns)
    Info: + Largest register to register requirement is 487.959 ns
        Info: + Setup relationship between source and destination is 488.281 ns
            Info: + Latch edge is 488.281 ns
                Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with inverted offset of 488.281 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.043 ns
            Info: + Shortest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 6.372 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 3.576 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1|DataReady'
                Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1|DataReady~clkctrl'
                Info: 5: + IC(0.951 ns) + CELL(0.488 ns) = 6.372 ns; Loc. = DDIOOUTCELL_X0_Y4_N4; Fanout = 1; REG Node = 'Decode:inst3|adden'
                Info: Total cell delay = 1.221 ns ( 19.16 % )
                Info: Total interconnect delay = 5.151 ns ( 80.84 % )
            Info: - Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to source register is 6.415 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 3.576 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1|DataReady'
                Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1|DataReady~clkctrl'
                Info: 5: + IC(0.948 ns) + CELL(0.534 ns) = 6.415 ns; Loc. = FF_X40_Y2_N1; Fanout = 4; REG Node = 'Decode:inst3|state[1]'
                Info: Total cell delay = 1.267 ns ( 19.75 % )
                Info: Total interconnect delay = 5.148 ns ( 80.25 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: - Micro setup delay of destination is 0.080 ns
    Info: - Longest register to register delay is 4.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X40_Y2_N1; Fanout = 4; REG Node = 'Decode:inst3|state[1]'
        Info: 2: + IC(1.362 ns) + CELL(0.367 ns) = 1.729 ns; Loc. = LCCOMB_X28_Y4_N14; Fanout = 5; COMB Node = 'Decode:inst3|Equal3~0'
        Info: 3: + IC(0.679 ns) + CELL(0.347 ns) = 2.755 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 3; COMB Node = 'Decode:inst3|adden~1'
        Info: 4: + IC(1.317 ns) + CELL(0.408 ns) = 4.480 ns; Loc. = DDIOOUTCELL_X0_Y4_N4; Fanout = 1; REG Node = 'Decode:inst3|adden'
        Info: Total cell delay = 1.122 ns ( 25.04 % )
        Info: Total interconnect delay = 3.358 ns ( 74.96 % )
Info: Slack time is -6.066 ns for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" between source register "Decode:inst3|Order[0]~_Duplicate_5" and destination register "16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]"
    Info: + Largest register to register requirement is -5.097 ns
        Info: + Setup relationship between source and destination is 0.062 ns
            Info: + Latch edge is 0.062 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.975 ns
            Info: + Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" to destination register is -0.300 ns
                Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.534 ns) = -0.300 ns; Loc. = FF_X27_Y10_N29; Fanout = 3; REG Node = '16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]'
                Info: Total cell delay = 0.534 ns ( 15.79 % )
                Info: Total interconnect delay = 2.847 ns ( 84.21 % )
            Info: - Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to source register is 4.675 ns
                Info: + Late clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is -1.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1|DataReady'
                Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 3.179 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1|DataReady~clkctrl'
                Info: 5: + IC(0.962 ns) + CELL(0.534 ns) = 4.675 ns; Loc. = FF_X28_Y10_N1; Fanout = 4; REG Node = 'Decode:inst3|Order[0]~_Duplicate_5'
                Info: Total cell delay = 1.267 ns ( 19.71 % )
                Info: Total interconnect delay = 5.162 ns ( 80.29 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: - Micro setup delay of destination is -0.015 ns
    Info: - Longest register to register delay is 0.969 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y10_N1; Fanout = 4; REG Node = 'Decode:inst3|Order[0]~_Duplicate_5'
        Info: 2: + IC(0.542 ns) + CELL(0.336 ns) = 0.878 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 1; COMB Node = '16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2]'
        Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.969 ns; Loc. = FF_X27_Y10_N29; Fanout = 3; REG Node = '16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0]'
        Info: Total cell delay = 0.427 ns ( 44.07 % )
        Info: Total interconnect delay = 0.542 ns ( 55.93 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]' along 125 path(s). See Report window for details.
Info: Slack time is -44 ps for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" between source register "AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" and destination register "AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]"
    Info: Fmax is 489.24 MHz (period= 2.044 ns)
    Info: + Largest register to register requirement is 1.944 ns
        Info: + Setup relationship between source and destination is 2.000 ns
            Info: + Latch edge is 3.000 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.105 ns
            Info: + Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 3.375 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.981 ns) + CELL(0.534 ns) = 3.375 ns; Loc. = FF_X17_Y10_N25; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
                Info: Total cell delay = 0.534 ns ( 15.82 % )
                Info: Total interconnect delay = 2.841 ns ( 84.18 % )
            Info: - Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" to source register is 3.270 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.962 ns) + CELL(0.448 ns) = 3.270 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
                Info: Total cell delay = 0.448 ns ( 13.70 % )
                Info: Total interconnect delay = 2.822 ns ( 86.30 % )
        Info: - Micro clock to output delay of source is 0.176 ns
        Info: - Micro setup delay of destination is -0.015 ns
    Info: - Longest register to register delay is 1.988 ns
        Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: 2: + IC(1.236 ns) + CELL(0.243 ns) = 1.897 ns; Loc. = LCCOMB_X17_Y10_N24; Fanout = 1; COMB Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.988 ns; Loc. = FF_X17_Y10_N25; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
        Info: Total cell delay = 0.752 ns ( 37.83 % )
        Info: Total interconnect delay = 1.236 ns ( 62.17 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]' along 2 path(s). See Report window for details.
Info: Slack time is -8.201 ns for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" between source register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34" and destination register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate"
    Info: + Largest register to register requirement is -4.285 ns
        Info: + Setup relationship between source and destination is 0.250 ns
            Info: + Latch edge is 0.250 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -4.351 ns
            Info: + Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 2.755 ns
                Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
                Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
                Info: 5: + IC(0.952 ns) + CELL(0.534 ns) = 2.755 ns; Loc. = FF_X27_Y15_N11; Fanout = 3; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate'
                Info: Total cell delay = 0.777 ns ( 12.07 % )
                Info: Total interconnect delay = 5.659 ns ( 87.93 % )
            Info: - Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" to source register is 7.106 ns
                Info: + Late clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is -1.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15|RdCLK'
                Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13|RD'
                Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
                Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
                Info: 7: + IC(0.948 ns) + CELL(0.534 ns) = 7.106 ns; Loc. = FF_X19_Y15_N1; Fanout = 2; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34'
                Info: Total cell delay = 2.130 ns ( 24.04 % )
                Info: Total interconnect delay = 6.730 ns ( 75.96 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: - Micro setup delay of destination is -0.015 ns
    Info: - Longest register to register delay is 3.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y15_N1; Fanout = 2; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34'
        Info: 2: + IC(0.321 ns) + CELL(0.446 ns) = 0.767 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.825 ns; Loc. = LCCOMB_X19_Y15_N2; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.883 ns; Loc. = LCCOMB_X19_Y15_N4; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.941 ns; Loc. = LCCOMB_X19_Y15_N6; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 0.999 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.057 ns; Loc. = LCCOMB_X19_Y15_N10; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.115 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.173 ns; Loc. = LCCOMB_X19_Y15_N14; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.455 ns) = 1.628 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 4; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8'
        Info: 11: + IC(0.400 ns) + CELL(0.354 ns) = 2.382 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 1; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM091'
        Info: 12: + IC(0.333 ns) + CELL(0.130 ns) = 2.845 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG88_OTERM1190'
        Info: 13: + IC(0.850 ns) + CELL(0.130 ns) = 3.825 ns; Loc. = LCCOMB_X27_Y15_N10; Fanout = 1; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicatefeeder'
        Info: 14: + IC(0.000 ns) + CELL(0.091 ns) = 3.916 ns; Loc. = FF_X27_Y15_N11; Fanout = 3; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate'
        Info: Total cell delay = 2.012 ns ( 51.38 % )
        Info: Total interconnect delay = 1.904 ns ( 48.62 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]' along 4692 path(s). See Report window for details.
Info: Slack time is 147 ps for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" between source register "16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]" and destination register "TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]"
    Info: + Largest register to register requirement is 4.290 ns
        Info: + Setup relationship between source and destination is 2.000 ns
            Info: + Latch edge is 2.000 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 2.474 ns
            Info: + Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 2.179 ns
                Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5|CLKout'
                Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5|CLKout~clkctrl'
                Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 2.179 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]'
                Info: Total cell delay = 1.267 ns ( 21.62 % )
                Info: Total interconnect delay = 4.593 ns ( 78.38 % )
            Info: - Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" to source register is -0.295 ns
                Info: + Late clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.534 ns) = -0.295 ns; Loc. = FF_X26_Y12_N13; Fanout = 6; REG Node = '16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]'
                Info: Total cell delay = 0.534 ns ( 15.77 % )
                Info: Total interconnect delay = 2.852 ns ( 84.23 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: - Micro setup delay of destination is -0.015 ns
    Info: - Longest register to register delay is 4.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y12_N13; Fanout = 6; REG Node = '16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1]'
        Info: 2: + IC(0.905 ns) + CELL(0.368 ns) = 1.273 ns; Loc. = LCCOMB_X32_Y12_N12; Fanout = 1; COMB Node = '16Trig:inst4|QTrig:inst7|trig:inst3|always2~0'
        Info: 3: + IC(0.598 ns) + CELL(0.243 ns) = 2.114 ns; Loc. = LCCOMB_X28_Y12_N6; Fanout = 1; COMB Node = '16Trig:inst4|inst12~1'
        Info: 4: + IC(0.591 ns) + CELL(0.307 ns) = 3.012 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = '16Trig:inst4|inst12~4'
        Info: 5: + IC(0.798 ns) + CELL(0.242 ns) = 4.052 ns; Loc. = LCCOMB_X30_Y8_N26; Fanout = 1; COMB Node = '16Trig:inst4|inst12'
        Info: 6: + IC(0.000 ns) + CELL(0.091 ns) = 4.143 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]'
        Info: Total cell delay = 1.251 ns ( 30.20 % )
        Info: Total interconnect delay = 2.892 ns ( 69.80 % )
Info: No valid register-to-register data paths exist for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[4]"
Info: No valid register-to-register data paths exist for clock "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0]"
Info: No valid register-to-register data paths exist for clock "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]"
Info: No valid register-to-register data paths exist for clock "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]"
Info: Slack time is -8.289 ns for clock "CLKIN" between source register "ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]" and destination register "core:inst14|state[1]~_Duplicate_1"
    Info: + Largest register to register requirement is -2.788 ns
        Info: + Setup relationship between source and destination is 0.311 ns
            Info: + Latch edge is 0.312 ns
                Info: Clock period of Destination clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.001 ns
                Info: Clock period of Source clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with inverted offset of 488.281 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.019 ns
            Info: + Shortest clock path from clock "CLKIN" to destination register is 2.605 ns
                Info: + Early clock latency of clock "CLKIN" is 0.000 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
                Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
                Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
                Info: 4: + IC(1.018 ns) + CELL(0.488 ns) = 2.605 ns; Loc. = DDIOOUTCELL_X30_Y0_N11; Fanout = 1; REG Node = 'core:inst14|state[1]~_Duplicate_1'
                Info: Total cell delay = 1.424 ns ( 54.66 % )
                Info: Total interconnect delay = 1.181 ns ( 45.34 % )
            Info: - Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to source register is 5.624 ns
                Info: + Late clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is -1.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1|DataReady'
                Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.903 ns; Loc. = FF_X28_Y4_N31; Fanout = 3; REG Node = 'Decode:inst3|SetTrigTime'
                Info: 5: + IC(1.303 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Decode:inst3|SetTrigTime~clkctrl'
                Info: 6: + IC(1.288 ns) + CELL(0.130 ns) = 5.624 ns; Loc. = LCCOMB_X30_Y8_N18; Fanout = 21; REG Node = 'ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]'
                Info: Total cell delay = 1.596 ns ( 21.63 % )
                Info: Total interconnect delay = 5.782 ns ( 78.37 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is 0.080 ns
    Info: - Longest register to register delay is 5.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y8_N18; Fanout = 21; REG Node = 'ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.928 ns) + CELL(0.368 ns) = 1.296 ns; Loc. = LCCOMB_X29_Y7_N8; Fanout = 1; COMB Node = 'mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17'
        Info: 3: + IC(0.333 ns) + CELL(0.130 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y7_N24; Fanout = 1; COMB Node = 'mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18'
        Info: 4: + IC(0.199 ns) + CELL(0.130 ns) = 2.088 ns; Loc. = LCCOMB_X29_Y7_N18; Fanout = 1; COMB Node = 'mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21'
        Info: 5: + IC(0.363 ns) + CELL(0.130 ns) = 2.581 ns; Loc. = LCCOMB_X30_Y7_N16; Fanout = 1; COMB Node = 'mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30'
        Info: 6: + IC(0.199 ns) + CELL(0.130 ns) = 2.910 ns; Loc. = LCCOMB_X30_Y7_N2; Fanout = 2; COMB Node = 'mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31'
        Info: 7: + IC(0.220 ns) + CELL(0.130 ns) = 3.260 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 4; COMB Node = 'mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16'
        Info: 8: + IC(0.645 ns) + CELL(0.241 ns) = 4.146 ns; Loc. = LCCOMB_X31_Y4_N24; Fanout = 2; COMB Node = 'core:inst14|state[2]~2_Duplicate_33'
        Info: 9: + IC(0.209 ns) + CELL(0.130 ns) = 4.485 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 2; COMB Node = 'core:inst14|state[1]~4_Duplicate_31'
        Info: 10: + IC(0.608 ns) + CELL(0.408 ns) = 5.501 ns; Loc. = DDIOOUTCELL_X30_Y0_N11; Fanout = 1; REG Node = 'core:inst14|state[1]~_Duplicate_1'
        Info: Total cell delay = 1.797 ns ( 32.67 % )
        Info: Total interconnect delay = 3.704 ns ( 67.33 % )
Warning: Can't achieve timing requirement Clock Setup: 'CLKIN' along 4103 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "CLKIN2"
Info: Minimum slack time is -2.419 ns for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" between source register "AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" and destination memory "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0"
    Info: + Shortest register to memory delay is 3.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X0_Y8_N17; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: 2: + IC(3.212 ns) + CELL(0.077 ns) = 3.707 ns; Loc. = M9K_X25_Y8_N0; Fanout = 0; MEM Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0'
        Info: Total cell delay = 0.495 ns ( 13.35 % )
        Info: Total interconnect delay = 3.212 ns ( 86.65 % )
    Info: - Smallest register to memory requirement is 6.126 ns
        Info: + Hold relationship between source and destination is -1.750 ns
            Info: + Latch edge is 0.250 ns
                Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 2.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.865 ns
            Info: + Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" to destination memory is 7.461 ns
                Info: + Late clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is -1.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15|RdCLK'
                Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13|RD'
                Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
                Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
                Info: 7: + IC(0.959 ns) + CELL(0.878 ns) = 7.461 ns; Loc. = M9K_X25_Y8_N0; Fanout = 0; MEM Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0'
                Info: Total cell delay = 2.474 ns ( 26.85 % )
                Info: Total interconnect delay = 6.741 ns ( 73.15 % )
            Info: - Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" to source register is -0.404 ns
                Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.969 ns) + CELL(0.448 ns) = -0.404 ns; Loc. = FF_X0_Y8_N17; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
                Info: Total cell delay = 0.448 ns ( 13.67 % )
                Info: Total interconnect delay = 2.829 ns ( 86.33 % )
        Info: - Micro clock to output delay of source is 0.176 ns
        Info: + Micro hold delay of destination is 0.187 ns
Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] along 512 path(s). See Report window for details.
Info: Minimum slack time is -2.366 ns for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" between source register "MyRx:inst1|DataOut[4]~_Duplicate_1" and destination register "Decode:inst3|Data[4]"
    Info: + Shortest register to register delay is 0.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y7_N31; Fanout = 3; REG Node = 'MyRx:inst1|DataOut[4]~_Duplicate_1'
        Info: 2: + IC(0.315 ns) + CELL(0.342 ns) = 0.657 ns; Loc. = FF_X31_Y7_N19; Fanout = 1; REG Node = 'Decode:inst3|Data[4]'
        Info: Total cell delay = 0.342 ns ( 52.05 % )
        Info: Total interconnect delay = 0.315 ns ( 47.95 % )
    Info: - Smallest register to register requirement is 3.023 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.065 ns
            Info: + Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 6.415 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 3.576 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1|DataReady'
                Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1|DataReady~clkctrl'
                Info: 5: + IC(0.948 ns) + CELL(0.534 ns) = 6.415 ns; Loc. = FF_X31_Y7_N19; Fanout = 1; REG Node = 'Decode:inst3|Data[4]'
                Info: Total cell delay = 1.267 ns ( 19.75 % )
                Info: Total interconnect delay = 5.148 ns ( 80.25 % )
            Info: - Shortest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to source register is 3.350 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.940 ns) + CELL(0.534 ns) = 3.350 ns; Loc. = FF_X31_Y7_N31; Fanout = 3; REG Node = 'MyRx:inst1|DataOut[4]~_Duplicate_1'
                Info: Total cell delay = 0.534 ns ( 15.94 % )
                Info: Total interconnect delay = 2.816 ns ( 84.06 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: + Micro hold delay of destination is 0.157 ns
Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] along 96 path(s). See Report window for details.
Info: Minimum slack time is 502 ps for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" between source register "16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]" and destination register "16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]"
    Info: + Shortest register to register delay is 0.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X27_Y10_N0; Fanout = 1; COMB Node = '16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM1206'
        Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]'
        Info: Total cell delay = 0.460 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.042 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 3.381 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.534 ns) = 3.381 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]'
                Info: Total cell delay = 0.534 ns ( 15.79 % )
                Info: Total interconnect delay = 2.847 ns ( 84.21 % )
            Info: - Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" to source register is 3.381 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.987 ns) + CELL(0.534 ns) = 3.381 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]'
                Info: Total cell delay = 0.534 ns ( 15.79 % )
                Info: Total interconnect delay = 2.847 ns ( 84.21 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: + Micro hold delay of destination is 0.157 ns
Info: Minimum slack time is 569 ps for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" between source register "AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" and destination register "AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]"
    Info: + Shortest register to register delay is 0.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y10_N13; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 1; COMB Node = 'AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X17_Y10_N5; Fanout = 4; REG Node = 'AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 0.221 ns ( 41.94 % )
        Info: Total interconnect delay = 0.306 ns ( 58.06 % )
    Info: - Smallest register to register requirement is -0.042 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 1.000 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 1.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 3.375 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.981 ns) + CELL(0.534 ns) = 3.375 ns; Loc. = FF_X17_Y10_N5; Fanout = 4; REG Node = 'AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
                Info: Total cell delay = 0.534 ns ( 15.82 % )
                Info: Total interconnect delay = 2.841 ns ( 84.18 % )
            Info: - Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" to source register is 3.375 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
                Info: 3: + IC(0.981 ns) + CELL(0.534 ns) = 3.375 ns; Loc. = FF_X17_Y10_N13; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
                Info: Total cell delay = 0.534 ns ( 15.82 % )
                Info: Total interconnect delay = 2.841 ns ( 84.18 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: + Micro hold delay of destination is 0.157 ns
Info: Minimum slack time is 502 ps for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" between source register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]" and destination register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]"
    Info: + Shortest register to register delay is 0.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]'
        Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM99'
        Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]'
        Info: Total cell delay = 0.460 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.042 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 6.449 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = 1.858 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = 3.411 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
                Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 4.950 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
                Info: 5: + IC(0.965 ns) + CELL(0.534 ns) = 6.449 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]'
                Info: Total cell delay = 0.777 ns ( 12.05 % )
                Info: Total interconnect delay = 5.672 ns ( 87.95 % )
            Info: - Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" to source register is 6.449 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
                Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = 1.858 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
                Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = 3.411 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
                Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 4.950 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
                Info: 5: + IC(0.965 ns) + CELL(0.534 ns) = 6.449 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]'
                Info: Total cell delay = 0.777 ns ( 12.05 % )
                Info: Total interconnect delay = 5.672 ns ( 87.95 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: + Micro hold delay of destination is 0.157 ns
Info: Minimum slack time is -833 ps for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" between source register "16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]" and destination register "TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]"
    Info: + Shortest register to register delay is 1.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y7_N29; Fanout = 1; REG Node = '16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = '16Trig:inst4|inst12~6'
        Info: 3: + IC(0.856 ns) + CELL(0.307 ns) = 1.532 ns; Loc. = LCCOMB_X30_Y8_N26; Fanout = 1; COMB Node = '16Trig:inst4|inst12'
        Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.623 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]'
        Info: Total cell delay = 0.767 ns ( 47.26 % )
        Info: Total interconnect delay = 0.856 ns ( 52.74 % )
    Info: - Smallest register to register requirement is 2.456 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 2.000 ns
                Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 2.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.498 ns
            Info: + Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 2.179 ns
                Info: + Late clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5|CLKout'
                Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5|CLKout~clkctrl'
                Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 2.179 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63]'
                Info: Total cell delay = 1.267 ns ( 21.62 % )
                Info: Total interconnect delay = 4.593 ns ( 78.38 % )
            Info: - Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" to source register is -0.319 ns
                Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.968 ns) + CELL(0.534 ns) = -0.319 ns; Loc. = FF_X27_Y7_N29; Fanout = 1; REG Node = '16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3]'
                Info: Total cell delay = 0.534 ns ( 15.88 % )
                Info: Total interconnect delay = 2.828 ns ( 84.12 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: + Micro hold delay of destination is 0.157 ns
Warning: Can't achieve minimum setup and hold requirement PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] along 3 path(s). See Report window for details.
Info: Minimum slack time is -3.327 ns for clock "CLKIN" between source register "16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]" and destination memory "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0"
    Info: + Shortest register to memory delay is 4.293 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y8_N21; Fanout = 6; REG Node = '16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]'
        Info: 2: + IC(4.216 ns) + CELL(0.077 ns) = 4.293 ns; Loc. = M9K_X25_Y10_N0; Fanout = 0; MEM Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0'
        Info: Total cell delay = 0.077 ns ( 1.79 % )
        Info: Total interconnect delay = 4.216 ns ( 98.21 % )
    Info: - Smallest register to memory requirement is 7.620 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 2.000 ns
                Info: Clock period of Destination clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 2.000 ns
                Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.632 ns
            Info: + Longest clock path from clock "CLKIN" to destination memory is 7.328 ns
                Info: + Late clock latency of clock "CLKIN" is 0.000 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
                Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
                Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14|ENWFIFO'
                Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2|inst2~0'
                Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
                Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
                Info: 7: + IC(0.963 ns) + CELL(0.878 ns) = 7.328 ns; Loc. = M9K_X25_Y10_N0; Fanout = 0; MEM Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0'
                Info: Total cell delay = 3.019 ns ( 41.20 % )
                Info: Total interconnect delay = 4.309 ns ( 58.80 % )
            Info: - Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" to source register is -0.304 ns
                Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]" is -3.681 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]'
                Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
                Info: 3: + IC(0.983 ns) + CELL(0.534 ns) = -0.304 ns; Loc. = FF_X26_Y8_N21; Fanout = 6; REG Node = '16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1]'
                Info: Total cell delay = 0.534 ns ( 15.81 % )
                Info: Total interconnect delay = 2.843 ns ( 84.19 % )
        Info: - Micro clock to output delay of source is 0.199 ns
        Info: + Micro hold delay of destination is 0.187 ns
Warning: Can't achieve minimum setup and hold requirement CLKIN along 521 path(s). See Report window for details.
Warning: Can't achieve timing requirement tsu along 23 path(s). See Report window for details.
Info: Slack time is -636 ps for clock "CLKIN" between source pin "Xin[15]" and destination register "AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]"
    Info: + tsu requirement for source pin and destination register is 2.000 ns
    Info: - tsu from clock to input pin is 2.636 ns
        Info: + Longest pin to register delay is 1.137 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V21; Fanout = 1; PIN Node = 'Xin[15]'
            Info: 2: + IC(0.000 ns) + CELL(0.926 ns) = 0.926 ns; Loc. = IOIBUF_X41_Y8_N22; Fanout = 2; COMB Node = 'Xin[15]~input'
            Info: 3: + IC(0.000 ns) + CELL(0.211 ns) = 1.137 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 1.137 ns ( 100.00 % )
        Info: - Offset between input clock "CLKIN" and output clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" is -4.681 ns
        Info: + Micro setup delay of destination is 0.088 ns
        Info: - Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 3.270 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]'
            Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
            Info: 3: + IC(0.962 ns) + CELL(0.448 ns) = 3.270 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 0.448 ns ( 13.70 % )
            Info: Total interconnect delay = 2.822 ns ( 86.30 % )
Warning: Can't achieve timing requirement tco along 360 path(s). See Report window for details.
Info: Slack time is -8.871 ns for clock "CLKIN" between source memory "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385" and destination pin "SOUT[1]"
    Info: + tco requirement for source memory and destination pin is 4.000 ns
    Info: - tco from clock to output pin is 12.871 ns
        Info: + Offset between input clock "CLKIN" and output clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is -1.754 ns
        Info: + Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" to source memory is 9.142 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
            Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
            Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 3.561 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15|RdCLK'
            Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 5.405 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13|RD'
            Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 5.839 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 7.378 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 7: + IC(0.952 ns) + CELL(0.812 ns) = 9.142 ns; Loc. = M9K_X25_Y19_N0; Fanout = 1; MEM Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385'
            Info: Total cell delay = 2.408 ns ( 26.34 % )
            Info: Total interconnect delay = 6.734 ns ( 73.66 % )
        Info: + Micro clock to output delay of source is 0.255 ns
        Info: + Longest memory to pin delay is 5.228 ns
            Info: 1: + IC(0.000 ns) + CELL(0.046 ns) = 0.046 ns; Loc. = M9K_X25_Y19_N0; Fanout = 1; MEM Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385'
            Info: 2: + IC(0.913 ns) + CELL(0.243 ns) = 1.202 ns; Loc. = LCCOMB_X24_Y17_N28; Fanout = 1; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60'
            Info: 3: + IC(0.197 ns) + CELL(0.130 ns) = 1.529 ns; Loc. = LCCOMB_X24_Y17_N26; Fanout = 3; COMB Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61'
            Info: 4: + IC(1.483 ns) + CELL(2.216 ns) = 5.228 ns; Loc. = IOOBUF_X41_Y20_N16; Fanout = 1; COMB Node = 'SOUT[1]~output'
            Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 5.228 ns; Loc. = PIN_J16; Fanout = 0; PIN Node = 'SOUT[1]'
            Info: Total cell delay = 2.635 ns ( 50.40 % )
            Info: Total interconnect delay = 2.593 ns ( 49.60 % )
Info: Slack time is -4.162 ns between source register "RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]" and destination pin "TestOut[13]"
    Info: + Longest register to pin requirement is 2.000 ns
    Info: - Longest register to pin delay is 6.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]'
        Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
        Info: 3: + IC(1.346 ns) + CELL(0.347 ns) = 3.572 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 4; COMB Node = 'RandomSeq:inst8|TestOutput:inst4|Allout[12]'
        Info: 4: + IC(0.324 ns) + CELL(2.266 ns) = 6.162 ns; Loc. = IOOBUF_X0_Y5_N16; Fanout = 1; COMB Node = 'TestOut[13]~output'
        Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 6.162 ns; Loc. = PIN_AA1; Fanout = 0; PIN Node = 'TestOut[13]'
        Info: Total cell delay = 2.613 ns ( 42.41 % )
        Info: Total interconnect delay = 3.549 ns ( 57.59 % )
Warning: Can't achieve timing requirement tpd along 24 path(s). See Report window for details.
Info: Minimum slack time is 3.755 ns for clock "CLKIN" between source pin "Reload1" and destination register "core:inst14|timecalc[0]_OTERM511"
    Info: + th requirement for source pin and destination register is 4.000 ns
    Info: - th from clock to input pin is 0.245 ns
        Info: + Longest clock path from clock "CLKIN" to destination register is 2.599 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.599 ns; Loc. = FF_X30_Y4_N31; Fanout = 1; REG Node = 'core:inst14|timecalc[0]_OTERM511'
            Info: Total cell delay = 1.470 ns ( 56.56 % )
            Info: Total interconnect delay = 1.129 ns ( 43.44 % )
        Info: + Micro hold delay of destination is 0.157 ns
        Info: - Shortest pin to register delay is 2.511 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T14; Fanout = 1; PIN Node = 'Reload1'
            Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X32_Y0_N15; Fanout = 2; COMB Node = 'Reload1~input'
            Info: 3: + IC(0.968 ns) + CELL(0.241 ns) = 2.061 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 4; COMB Node = 'inst54~0'
            Info: 4: + IC(0.229 ns) + CELL(0.130 ns) = 2.420 ns; Loc. = LCCOMB_X30_Y4_N30; Fanout = 1; COMB Node = 'core:inst14|timecalc[0]_OTERM511~feeder'
            Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 2.511 ns; Loc. = FF_X30_Y4_N31; Fanout = 1; REG Node = 'core:inst14|timecalc[0]_OTERM511'
            Info: Total cell delay = 1.314 ns ( 52.33 % )
            Info: Total interconnect delay = 1.197 ns ( 47.67 % )
Info: Slack time is 302 ps for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" between source register "core:inst14|ClrFIFO~_Duplicate_1" and destination register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6"
    Info: Requirement is of type recovery
    Info: - Data arrival time is 8.077 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
        Info: + Longest clock path from clock "CLKIN" to source register is 2.610 ns
            Info: + Late clock latency of clock "CLKIN" is 0.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: Total cell delay = 1.470 ns ( 56.32 % )
            Info: Total interconnect delay = 1.140 ns ( 43.68 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Longest register to register delay is 5.268 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: 2: + IC(4.518 ns) + CELL(0.750 ns) = 5.268 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 0.750 ns ( 14.24 % )
            Info: Total interconnect delay = 4.518 ns ( 85.76 % )
    Info: + Data required time is 8.379 ns
        Info: + Latch edge is 1.250 ns
            Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
        Info: + Shortest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 7.114 ns
            Info: + Early clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is -1.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
            Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
            Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15|RdCLK'
            Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13|RD'
            Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 7: + IC(0.956 ns) + CELL(0.534 ns) = 7.114 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 2.130 ns ( 24.02 % )
            Info: Total interconnect delay = 6.738 ns ( 75.98 % )
        Info: - Micro setup delay of destination is -0.015 ns
Info: Slack time is 297 ps for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" between source register "core:inst14|state[3]~_Duplicate_2" and destination register "inst49"
    Info: Requirement is of type recovery
    Info: - Data arrival time is 4.112 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
        Info: + Longest clock path from clock "CLKIN" to source register is 2.600 ns
            Info: + Late clock latency of clock "CLKIN" is 0.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.967 ns) + CELL(0.534 ns) = 2.600 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14|state[3]~_Duplicate_2'
            Info: Total cell delay = 1.470 ns ( 56.54 % )
            Info: Total interconnect delay = 1.130 ns ( 43.46 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Longest register to register delay is 1.313 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14|state[3]~_Duplicate_2'
            Info: 2: + IC(0.563 ns) + CELL(0.750 ns) = 1.313 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'
            Info: Total cell delay = 0.750 ns ( 57.12 % )
            Info: Total interconnect delay = 0.563 ns ( 42.88 % )
    Info: + Data required time is 4.409 ns
        Info: + Latch edge is 0.312 ns
            Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
        Info: + Shortest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.082 ns
            Info: + Early clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is -1.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
            Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
            Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1|DataReady'
            Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.903 ns; Loc. = FF_X28_Y4_N25; Fanout = 2; REG Node = 'Decode:inst3|SoftReload'
            Info: 5: + IC(0.645 ns) + CELL(0.534 ns) = 4.082 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'
            Info: Total cell delay = 2.000 ns ( 34.27 % )
            Info: Total interconnect delay = 3.836 ns ( 65.73 % )
        Info: - Micro setup delay of destination is -0.015 ns
Info: Slack time is -1.303 ns for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" between source register "core:inst14|ClrFIFO~_Duplicate_1" and destination register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6"
    Info: Requirement is of type recovery
    Info: - Data arrival time is 8.077 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
        Info: + Longest clock path from clock "CLKIN" to source register is 2.610 ns
            Info: + Late clock latency of clock "CLKIN" is 0.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: Total cell delay = 1.470 ns ( 56.32 % )
            Info: Total interconnect delay = 1.140 ns ( 43.68 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Longest register to register delay is 5.268 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: 2: + IC(4.518 ns) + CELL(0.750 ns) = 5.268 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 0.750 ns ( 14.24 % )
            Info: Total interconnect delay = 4.518 ns ( 85.76 % )
    Info: + Data required time is 6.774 ns
        Info: + Latch edge is 4.000 ns
            Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
        Info: + Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 2.759 ns
            Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is -3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
            Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
            Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 5: + IC(0.956 ns) + CELL(0.534 ns) = 2.759 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 0.777 ns ( 12.07 % )
            Info: Total interconnect delay = 5.663 ns ( 87.93 % )
        Info: - Micro setup delay of destination is -0.015 ns
Warning: Can't achieve timing requirement Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]' along 93 path(s). See Report window for details.
Info: Slack time is -6.976 ns for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" between source register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6" and destination register "TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]"
    Info: Requirement is of type recovery
    Info: - Data arrival time is 9.418 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Source register is 1
        Info: + Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" to source register is 7.114 ns
            Info: + Late clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is -1.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
            Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
            Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15|RdCLK'
            Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13|RD'
            Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 7: + IC(0.956 ns) + CELL(0.534 ns) = 7.114 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 2.130 ns ( 24.02 % )
            Info: Total interconnect delay = 6.738 ns ( 75.98 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Longest register to register delay is 2.105 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: 2: + IC(0.339 ns) + CELL(0.130 ns) = 0.469 ns; Loc. = LCCOMB_X27_Y4_N20; Fanout = 8; COMB Node = 'inst7~1_Duplicate_13_Duplicate'
            Info: 3: + IC(0.886 ns) + CELL(0.750 ns) = 2.105 ns; Loc. = FF_X30_Y7_N25; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]'
            Info: Total cell delay = 0.880 ns ( 41.81 % )
            Info: Total interconnect delay = 1.225 ns ( 58.19 % )
    Info: + Data required time is 2.442 ns
        Info: + Latch edge is 0.250 ns
            Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
        Info: + Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 2.177 ns
            Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is -3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
            Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
            Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5|CLKout'
            Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5|CLKout~clkctrl'
            Info: 5: + IC(0.948 ns) + CELL(0.534 ns) = 2.177 ns; Loc. = FF_X30_Y7_N25; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29]'
            Info: Total cell delay = 1.267 ns ( 21.63 % )
            Info: Total interconnect delay = 4.591 ns ( 78.37 % )
        Info: - Micro setup delay of destination is -0.015 ns
Warning: Can't achieve timing requirement Recovery: 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]' along 228 path(s). See Report window for details.
Info: Slack time is 18.915 ns for clock "CLKIN" between source register "core:inst14|ClrFIFO~_Duplicate_1" and destination register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6"
    Info: Requirement is of type recovery
    Info: - Data arrival time is 8.077 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
        Info: + Longest clock path from clock "CLKIN" to source register is 2.610 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: Total cell delay = 1.470 ns ( 56.32 % )
            Info: Total interconnect delay = 1.140 ns ( 43.68 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Longest register to register delay is 5.268 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: 2: + IC(4.518 ns) + CELL(0.750 ns) = 5.268 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 0.750 ns ( 14.24 % )
            Info: Total interconnect delay = 4.518 ns ( 85.76 % )
    Info: + Data required time is 26.992 ns
        Info: + Latch edge is 20.000 ns
            Info: Clock period of Destination clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Destination register is 1
        Info: + Shortest clock path from clock "CLKIN" to destination register is 6.977 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14|ENWFIFO'
            Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2|inst2~0'
            Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 7: + IC(0.956 ns) + CELL(0.534 ns) = 6.977 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 2.675 ns ( 38.34 % )
            Info: Total interconnect delay = 4.302 ns ( 61.66 % )
        Info: - Micro setup delay of destination is -0.015 ns
Info: Minimum slack time is 17.756 ns for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" between source register "core:inst14|ENOUT~_Duplicate_1" and destination register "OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214"
    Info: Requirement is of type removal
    Info: + Data arrival time is 26.512 ns
        Info: + Launch edge is 20.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
            Info: Multicycle Hold factor for Source register is 1
        Info: + Shortest clock path from clock "CLKIN" to source register is 2.611 ns
            Info: + Early clock latency of clock "CLKIN" is 0.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.978 ns) + CELL(0.534 ns) = 2.611 ns; Loc. = FF_X20_Y12_N21; Fanout = 6; REG Node = 'core:inst14|ENOUT~_Duplicate_1'
            Info: Total cell delay = 1.470 ns ( 56.30 % )
            Info: Total interconnect delay = 1.141 ns ( 43.70 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Shortest register to register delay is 3.702 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y12_N21; Fanout = 6; REG Node = 'core:inst14|ENOUT~_Duplicate_1'
            Info: 2: + IC(1.998 ns) + CELL(0.000 ns) = 1.998 ns; Loc. = CLKCTRL_G12; Fanout = 313; COMB Node = 'core:inst14|ENOUT~clkctrl'
            Info: 3: + IC(0.954 ns) + CELL(0.750 ns) = 3.702 ns; Loc. = FF_X27_Y15_N23; Fanout = 1; REG Node = 'OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214'
            Info: Total cell delay = 0.750 ns ( 20.26 % )
            Info: Total interconnect delay = 2.952 ns ( 79.74 % )
    Info: - Data required time is 8.756 ns
        Info: + Latch edge is 1.250 ns
            Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
            Info: Multicycle Hold factor for Destination register is 1
        Info: + Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" to destination register is 7.349 ns
            Info: + Late clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]" is -1.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]'
            Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl'
            Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15|RdCLK'
            Info: 4: + IC(4.046 ns) + CELL(0.000 ns) = 5.853 ns; Loc. = CLKCTRL_G16; Fanout = 335; COMB Node = 'MyUart:inst15|RdCLK~clkctrl'
            Info: 5: + IC(0.962 ns) + CELL(0.534 ns) = 7.349 ns; Loc. = FF_X27_Y15_N23; Fanout = 1; REG Node = 'OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214'
            Info: Total cell delay = 1.267 ns ( 13.92 % )
            Info: Total interconnect delay = 7.836 ns ( 86.08 % )
        Info: + Micro hold delay of destination is 0.157 ns
Info: Minimum slack time is 19.561 ns for clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" between source register "core:inst14|state[3]~_Duplicate_2" and destination register "inst49"
    Info: Requirement is of type removal
    Info: + Data arrival time is 24.112 ns
        Info: + Launch edge is 20.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
            Info: Multicycle Hold factor for Source register is 1
        Info: + Shortest clock path from clock "CLKIN" to source register is 2.600 ns
            Info: + Early clock latency of clock "CLKIN" is 0.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.967 ns) + CELL(0.534 ns) = 2.600 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14|state[3]~_Duplicate_2'
            Info: Total cell delay = 1.470 ns ( 56.54 % )
            Info: Total interconnect delay = 1.130 ns ( 43.46 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Shortest register to register delay is 1.313 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14|state[3]~_Duplicate_2'
            Info: 2: + IC(0.563 ns) + CELL(0.750 ns) = 1.313 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'
            Info: Total cell delay = 0.750 ns ( 57.12 % )
            Info: Total interconnect delay = 0.563 ns ( 42.88 % )
    Info: - Data required time is 4.551 ns
        Info: + Latch edge is 0.312 ns
            Info: Clock period of Destination clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
            Info: Multicycle Hold factor for Destination register is 1
        Info: + Longest clock path from clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" to destination register is 4.082 ns
            Info: + Late clock latency of clock "UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]" is -1.754 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]'
            Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl'
            Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1|DataReady'
            Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.903 ns; Loc. = FF_X28_Y4_N25; Fanout = 2; REG Node = 'Decode:inst3|SoftReload'
            Info: 5: + IC(0.645 ns) + CELL(0.534 ns) = 4.082 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'
            Info: Total cell delay = 2.000 ns ( 34.27 % )
            Info: Total interconnect delay = 3.836 ns ( 65.73 % )
        Info: + Micro hold delay of destination is 0.157 ns
Info: Minimum slack time is 7.957 ns for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" between source register "core:inst14|ClrFIFO~_Duplicate_1" and destination register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]"
    Info: Requirement is of type removal
    Info: + Data arrival time is 6.803 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
            Info: Multicycle Hold factor for Source register is 1
        Info: + Shortest clock path from clock "CLKIN" to source register is 2.610 ns
            Info: + Early clock latency of clock "CLKIN" is 0.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: Total cell delay = 1.470 ns ( 56.32 % )
            Info: Total interconnect delay = 1.140 ns ( 43.68 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Shortest register to register delay is 3.994 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: 2: + IC(3.220 ns) + CELL(0.774 ns) = 3.994 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]'
            Info: Total cell delay = 0.774 ns ( 19.38 % )
            Info: Total interconnect delay = 3.220 ns ( 80.62 % )
    Info: - Data required time is -1.154 ns
        Info: + Latch edge is -4.000 ns
            Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
            Info: Multicycle Hold factor for Destination register is 1
        Info: + Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" to destination register is 2.745 ns
            Info: + Late clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is -3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
            Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
            Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 5: + IC(0.988 ns) + CELL(0.488 ns) = 2.745 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]'
            Info: Total cell delay = 0.731 ns ( 11.38 % )
            Info: Total interconnect delay = 5.695 ns ( 88.62 % )
        Info: + Micro hold delay of destination is 0.101 ns
Info: Minimum slack time is 6.476 ns for clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" between source register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6" and destination register "TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]"
    Info: Requirement is of type removal
    Info: + Data arrival time is 4.820 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
            Info: Multicycle Setup factor for Source register is 1
            Info: Multicycle Hold factor for Source register is 1
        Info: + Shortest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" to source register is 2.759 ns
            Info: + Early clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]" is -3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]'
            Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl'
            Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 5: + IC(0.956 ns) + CELL(0.534 ns) = 2.759 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: Total cell delay = 0.777 ns ( 12.07 % )
            Info: Total interconnect delay = 5.663 ns ( 87.93 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Shortest register to register delay is 1.862 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6'
            Info: 2: + IC(0.340 ns) + CELL(0.130 ns) = 0.470 ns; Loc. = LCCOMB_X27_Y4_N10; Fanout = 1; COMB Node = 'inst7~1_Duplicate_11'
            Info: 3: + IC(0.642 ns) + CELL(0.750 ns) = 1.862 ns; Loc. = FF_X28_Y7_N17; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]'
            Info: Total cell delay = 0.880 ns ( 47.26 % )
            Info: Total interconnect delay = 0.982 ns ( 52.74 % )
    Info: - Data required time is -1.656 ns
        Info: + Latch edge is -4.000 ns
            Info: Clock period of Destination clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50
            Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock
            Info: Multicycle Setup factor for Destination register is 1
            Info: Multicycle Hold factor for Destination register is 1
        Info: + Longest clock path from clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 2.187 ns
            Info: + Late clock latency of clock "PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]" is -3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]'
            Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
            Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5|CLKout'
            Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5|CLKout~clkctrl'
            Info: 5: + IC(0.958 ns) + CELL(0.534 ns) = 2.187 ns; Loc. = FF_X28_Y7_N17; Fanout = 2; REG Node = 'TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47]'
            Info: Total cell delay = 1.267 ns ( 21.59 % )
            Info: Total interconnect delay = 4.601 ns ( 78.41 % )
        Info: + Micro hold delay of destination is 0.157 ns
Info: Minimum slack time is -261 ps for clock "CLKIN" between source register "core:inst14|ClrFIFO~_Duplicate_1" and destination register "AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]"
    Info: Requirement is of type removal
    Info: + Data arrival time is 6.803 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
            Info: Multicycle Hold factor for Source register is 1
        Info: + Shortest clock path from clock "CLKIN" to source register is 2.610 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'
            Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: Total cell delay = 1.470 ns ( 56.32 % )
            Info: Total interconnect delay = 1.140 ns ( 43.68 % )
        Info: + Micro clock to output delay of source is 0.199 ns
        Info: + Shortest register to register delay is 3.994 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14|ClrFIFO~_Duplicate_1'
            Info: 2: + IC(3.220 ns) + CELL(0.774 ns) = 3.994 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]'
            Info: Total cell delay = 0.774 ns ( 19.38 % )
            Info: Total interconnect delay = 3.220 ns ( 80.62 % )
    Info: - Data required time is 7.064 ns
        Info: + Latch edge is 0.000 ns
            Info: Clock period of Destination clock "CLKIN" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Destination register is 1
            Info: Multicycle Hold factor for Destination register is 1
        Info: + Longest clock path from clock "CLKIN" to destination register is 6.963 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'
            Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14|ENWFIFO'
            Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2|inst2~0'
            Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2|21mux:inst16|5'
            Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2|21mux:inst16|5~clkctrl'
            Info: 7: + IC(0.988 ns) + CELL(0.488 ns) = 6.963 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2]'
            Info: Total cell delay = 2.629 ns ( 37.76 % )
            Info: Total interconnect delay = 4.334 ns ( 62.24 % )
        Info: + Micro hold delay of destination is 0.101 ns
Warning: Can't achieve timing requirement Removal: 'CLKIN' along 28 path(s). See Report window for details.
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Tue Nov 08 20:53:42 2011
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


