//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25020191
// Cuda compilation tools, release 10.0, V10.0.166
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_53
.address_size 64

	// .globl	_Z18GPU_Calc_Pi_kernelmPc
.const .align 1 .b8 CM_hex_table[16] = {48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 65, 66, 67, 68, 69, 70};

.visible .entry _Z18GPU_Calc_Pi_kernelmPc(
	.param .u64 _Z18GPU_Calc_Pi_kernelmPc_param_0,
	.param .u64 _Z18GPU_Calc_Pi_kernelmPc_param_1
)
{
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<33>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<195>;
	.reg .b64 	%rd<181>;


	ld.param.u64 	%rd74, [_Z18GPU_Calc_Pi_kernelmPc_param_0];
	ld.param.u64 	%rd73, [_Z18GPU_Calc_Pi_kernelmPc_param_1];
	mov.u32 	%r9, %tid.x;
	mov.u32 	%r10, %ntid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r10, %r11, %r9;
	cvt.u64.u32	%rd1, %r12;
	shr.u64 	%rd75, %rd74, 3;
	setp.ge.u64	%p1, %rd1, %rd75;
	@%p1 bra 	BB0_62;

	shl.b64 	%rd2, %rd1, 3;
	mov.f64 	%fd191, 0d0000000000000000;
	mov.u64 	%rd157, 0;

BB0_2:
	sub.s64 	%rd160, %rd2, %rd157;
	shl.b64 	%rd80, %rd157, 3;
	or.b64  	%rd5, %rd80, 1;
	mov.u64 	%rd161, 1;
	setp.eq.s64	%p2, %rd2, %rd157;
	mov.u64 	%rd159, 16;
	@%p2 bra 	BB0_11;

BB0_3:
	and.b64  	%rd81, %rd160, 1;
	setp.eq.b64	%p3, %rd81, 1;
	@!%p3 bra 	BB0_7;
	bra.uni 	BB0_4;

BB0_4:
	mul.lo.s64 	%rd9, %rd159, %rd161;
	or.b64  	%rd82, %rd9, %rd5;
	and.b64  	%rd83, %rd82, -4294967296;
	setp.eq.s64	%p4, %rd83, 0;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	cvt.u32.u64	%r13, %rd5;
	cvt.u32.u64	%r14, %rd9;
	rem.u32 	%r15, %r14, %r13;
	cvt.u64.u32	%rd161, %r15;
	bra.uni 	BB0_7;

BB0_5:
	rem.s64 	%rd161, %rd9, %rd5;

BB0_7:
	mul.lo.s64 	%rd13, %rd159, %rd159;
	or.b64  	%rd84, %rd13, %rd5;
	and.b64  	%rd85, %rd84, -4294967296;
	setp.eq.s64	%p5, %rd85, 0;
	@%p5 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	cvt.u32.u64	%r16, %rd5;
	cvt.u32.u64	%r17, %rd13;
	rem.u32 	%r18, %r17, %r16;
	cvt.u64.u32	%rd159, %r18;
	bra.uni 	BB0_10;

BB0_8:
	rem.s64 	%rd159, %rd13, %rd5;

BB0_10:
	shr.u64 	%rd86, %rd160, 63;
	add.s64 	%rd87, %rd160, %rd86;
	shr.s64 	%rd17, %rd87, 1;
	add.s64 	%rd88, %rd160, 1;
	setp.gt.u64	%p6, %rd88, 2;
	mov.u64 	%rd160, %rd17;
	@%p6 bra 	BB0_3;

BB0_11:
	cvt.rn.f64.s64	%fd20, %rd5;
	cvt.rn.f64.s64	%fd21, %rd161;
	div.rn.f64 	%fd22, %fd21, %fd20;
	add.f64 	%fd191, %fd191, %fd22;
	add.s64 	%rd19, %rd157, 1;
	setp.gt.s64	%p7, %rd2, %rd157;
	mov.u64 	%rd157, %rd19;
	@%p7 bra 	BB0_2;

	shl.b64 	%rd20, %rd1, 6;
	or.b64  	%rd90, %rd20, 9;
	cvt.rn.f64.s64	%fd24, %rd90;
	mov.f64 	%fd25, 0d3FB0000000000000;
	div.rn.f64 	%fd26, %fd25, %fd24;
	add.f64 	%fd27, %fd191, %fd26;
	add.f64 	%fd28, %fd24, 0d4020000000000000;
	mov.f64 	%fd29, 0d3F70000000000000;
	div.rn.f64 	%fd30, %fd29, %fd28;
	add.f64 	%fd31, %fd27, %fd30;
	add.f64 	%fd32, %fd28, 0d4020000000000000;
	mov.f64 	%fd33, 0d3F30000000000000;
	div.rn.f64 	%fd34, %fd33, %fd32;
	add.f64 	%fd35, %fd31, %fd34;
	add.f64 	%fd36, %fd32, 0d4020000000000000;
	mov.f64 	%fd37, 0d3EF0000000000000;
	div.rn.f64 	%fd38, %fd37, %fd36;
	add.f64 	%fd39, %fd35, %fd38;
	add.f64 	%fd40, %fd36, 0d4020000000000000;
	mov.f64 	%fd41, 0d3EB0000000000000;
	div.rn.f64 	%fd42, %fd41, %fd40;
	add.f64 	%fd43, %fd39, %fd42;
	add.f64 	%fd44, %fd40, 0d4020000000000000;
	mov.f64 	%fd45, 0d3E70000000000000;
	div.rn.f64 	%fd46, %fd45, %fd44;
	add.f64 	%fd47, %fd43, %fd46;
	add.f64 	%fd48, %fd44, 0d4020000000000000;
	mov.f64 	%fd49, 0d3E30000000000000;
	div.rn.f64 	%fd50, %fd49, %fd48;
	add.f64 	%fd51, %fd47, %fd50;
	add.f64 	%fd52, %fd48, 0d4020000000000000;
	mov.f64 	%fd53, 0d3DF0000000000000;
	div.rn.f64 	%fd54, %fd53, %fd52;
	add.f64 	%fd55, %fd51, %fd54;
	cvt.rzi.s32.f64	%r19, %fd55;
	cvt.rn.f64.s32	%fd56, %r19;
	sub.f64 	%fd57, %fd55, %fd56;
	mul.f64 	%fd3, %fd57, 0d4010000000000000;
	mov.f64 	%fd192, 0d0000000000000000;
	mov.u64 	%rd163, 0;

BB0_13:
	sub.s64 	%rd166, %rd2, %rd163;
	shl.b64 	%rd94, %rd163, 3;
	or.b64  	%rd23, %rd94, 4;
	setp.eq.s64	%p8, %rd2, %rd163;
	mov.u64 	%rd165, 16;
	mov.u64 	%rd167, 1;
	@%p8 bra 	BB0_22;

BB0_14:
	and.b64  	%rd95, %rd166, 1;
	setp.eq.b64	%p9, %rd95, 1;
	@!%p9 bra 	BB0_18;
	bra.uni 	BB0_15;

BB0_15:
	mul.lo.s64 	%rd27, %rd165, %rd167;
	or.b64  	%rd96, %rd27, %rd23;
	and.b64  	%rd97, %rd96, -4294967296;
	setp.eq.s64	%p10, %rd97, 0;
	@%p10 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_17:
	cvt.u32.u64	%r20, %rd23;
	cvt.u32.u64	%r21, %rd27;
	rem.u32 	%r22, %r21, %r20;
	cvt.u64.u32	%rd167, %r22;
	bra.uni 	BB0_18;

BB0_16:
	rem.s64 	%rd167, %rd27, %rd23;

BB0_18:
	mul.lo.s64 	%rd31, %rd165, %rd165;
	or.b64  	%rd98, %rd31, %rd23;
	and.b64  	%rd99, %rd98, -4294967296;
	setp.eq.s64	%p11, %rd99, 0;
	@%p11 bra 	BB0_20;
	bra.uni 	BB0_19;

BB0_20:
	cvt.u32.u64	%r23, %rd23;
	cvt.u32.u64	%r24, %rd31;
	rem.u32 	%r25, %r24, %r23;
	cvt.u64.u32	%rd165, %r25;
	bra.uni 	BB0_21;

BB0_19:
	rem.s64 	%rd165, %rd31, %rd23;

BB0_21:
	shr.u64 	%rd100, %rd166, 63;
	add.s64 	%rd101, %rd166, %rd100;
	shr.s64 	%rd35, %rd101, 1;
	add.s64 	%rd102, %rd166, 1;
	setp.gt.u64	%p12, %rd102, 2;
	mov.u64 	%rd166, %rd35;
	@%p12 bra 	BB0_14;

BB0_22:
	cvt.rn.f64.s64	%fd58, %rd23;
	cvt.rn.f64.s64	%fd59, %rd167;
	div.rn.f64 	%fd60, %fd59, %fd58;
	add.f64 	%fd192, %fd192, %fd60;
	add.s64 	%rd37, %rd163, 1;
	setp.gt.s64	%p13, %rd2, %rd163;
	mov.u64 	%rd163, %rd37;
	@%p13 bra 	BB0_13;

	add.s64 	%rd104, %rd20, 12;
	cvt.rn.f64.s64	%fd62, %rd104;
	div.rn.f64 	%fd64, %fd25, %fd62;
	add.f64 	%fd65, %fd192, %fd64;
	add.f64 	%fd66, %fd62, 0d4020000000000000;
	div.rn.f64 	%fd68, %fd29, %fd66;
	add.f64 	%fd69, %fd65, %fd68;
	add.f64 	%fd70, %fd66, 0d4020000000000000;
	div.rn.f64 	%fd72, %fd33, %fd70;
	add.f64 	%fd73, %fd69, %fd72;
	add.f64 	%fd74, %fd70, 0d4020000000000000;
	div.rn.f64 	%fd76, %fd37, %fd74;
	add.f64 	%fd77, %fd73, %fd76;
	add.f64 	%fd78, %fd74, 0d4020000000000000;
	div.rn.f64 	%fd80, %fd41, %fd78;
	add.f64 	%fd81, %fd77, %fd80;
	add.f64 	%fd82, %fd78, 0d4020000000000000;
	div.rn.f64 	%fd84, %fd45, %fd82;
	add.f64 	%fd85, %fd81, %fd84;
	add.f64 	%fd86, %fd82, 0d4020000000000000;
	div.rn.f64 	%fd88, %fd49, %fd86;
	add.f64 	%fd89, %fd85, %fd88;
	add.f64 	%fd90, %fd86, 0d4020000000000000;
	div.rn.f64 	%fd92, %fd53, %fd90;
	add.f64 	%fd93, %fd89, %fd92;
	cvt.rzi.s32.f64	%r26, %fd93;
	cvt.rn.f64.s32	%fd94, %r26;
	sub.f64 	%fd95, %fd93, %fd94;
	fma.rn.f64 	%fd6, %fd95, 0dC000000000000000, %fd3;
	mov.f64 	%fd193, 0d0000000000000000;
	mov.u64 	%rd169, 0;

BB0_24:
	sub.s64 	%rd172, %rd2, %rd169;
	shl.b64 	%rd108, %rd169, 3;
	or.b64  	%rd40, %rd108, 5;
	setp.eq.s64	%p14, %rd2, %rd169;
	mov.u64 	%rd171, 16;
	mov.u64 	%rd173, 1;
	@%p14 bra 	BB0_33;

BB0_25:
	and.b64  	%rd109, %rd172, 1;
	setp.eq.b64	%p15, %rd109, 1;
	@!%p15 bra 	BB0_29;
	bra.uni 	BB0_26;

BB0_26:
	mul.lo.s64 	%rd44, %rd171, %rd173;
	or.b64  	%rd110, %rd44, %rd40;
	and.b64  	%rd111, %rd110, -4294967296;
	setp.eq.s64	%p16, %rd111, 0;
	@%p16 bra 	BB0_28;
	bra.uni 	BB0_27;

BB0_28:
	cvt.u32.u64	%r27, %rd40;
	cvt.u32.u64	%r28, %rd44;
	rem.u32 	%r29, %r28, %r27;
	cvt.u64.u32	%rd173, %r29;
	bra.uni 	BB0_29;

BB0_27:
	rem.s64 	%rd173, %rd44, %rd40;

BB0_29:
	mul.lo.s64 	%rd48, %rd171, %rd171;
	or.b64  	%rd112, %rd48, %rd40;
	and.b64  	%rd113, %rd112, -4294967296;
	setp.eq.s64	%p17, %rd113, 0;
	@%p17 bra 	BB0_31;
	bra.uni 	BB0_30;

BB0_31:
	cvt.u32.u64	%r30, %rd40;
	cvt.u32.u64	%r31, %rd48;
	rem.u32 	%r32, %r31, %r30;
	cvt.u64.u32	%rd171, %r32;
	bra.uni 	BB0_32;

BB0_30:
	rem.s64 	%rd171, %rd48, %rd40;

BB0_32:
	shr.u64 	%rd114, %rd172, 63;
	add.s64 	%rd115, %rd172, %rd114;
	shr.s64 	%rd52, %rd115, 1;
	add.s64 	%rd116, %rd172, 1;
	setp.gt.u64	%p18, %rd116, 2;
	mov.u64 	%rd172, %rd52;
	@%p18 bra 	BB0_25;

BB0_33:
	cvt.rn.f64.s64	%fd96, %rd40;
	cvt.rn.f64.s64	%fd97, %rd173;
	div.rn.f64 	%fd98, %fd97, %fd96;
	add.f64 	%fd193, %fd193, %fd98;
	add.s64 	%rd54, %rd169, 1;
	setp.gt.s64	%p19, %rd2, %rd169;
	mov.u64 	%rd169, %rd54;
	@%p19 bra 	BB0_24;

	add.s64 	%rd118, %rd20, 13;
	cvt.rn.f64.s64	%fd100, %rd118;
	div.rn.f64 	%fd102, %fd25, %fd100;
	add.f64 	%fd103, %fd193, %fd102;
	add.f64 	%fd104, %fd100, 0d4020000000000000;
	div.rn.f64 	%fd106, %fd29, %fd104;
	add.f64 	%fd107, %fd103, %fd106;
	add.f64 	%fd108, %fd104, 0d4020000000000000;
	div.rn.f64 	%fd110, %fd33, %fd108;
	add.f64 	%fd111, %fd107, %fd110;
	add.f64 	%fd112, %fd108, 0d4020000000000000;
	div.rn.f64 	%fd114, %fd37, %fd112;
	add.f64 	%fd115, %fd111, %fd114;
	add.f64 	%fd116, %fd112, 0d4020000000000000;
	div.rn.f64 	%fd118, %fd41, %fd116;
	add.f64 	%fd119, %fd115, %fd118;
	add.f64 	%fd120, %fd116, 0d4020000000000000;
	div.rn.f64 	%fd122, %fd45, %fd120;
	add.f64 	%fd123, %fd119, %fd122;
	add.f64 	%fd124, %fd120, 0d4020000000000000;
	div.rn.f64 	%fd126, %fd49, %fd124;
	add.f64 	%fd127, %fd123, %fd126;
	add.f64 	%fd128, %fd124, 0d4020000000000000;
	div.rn.f64 	%fd130, %fd53, %fd128;
	add.f64 	%fd131, %fd127, %fd130;
	cvt.rzi.s32.f64	%r33, %fd131;
	cvt.rn.f64.s32	%fd132, %r33;
	sub.f64 	%fd133, %fd131, %fd132;
	sub.f64 	%fd9, %fd6, %fd133;
	mov.f64 	%fd194, 0d0000000000000000;
	mov.u64 	%rd175, 0;

BB0_35:
	sub.s64 	%rd178, %rd2, %rd175;
	shl.b64 	%rd122, %rd175, 3;
	or.b64  	%rd57, %rd122, 6;
	setp.eq.s64	%p20, %rd2, %rd175;
	mov.u64 	%rd177, 16;
	mov.u64 	%rd179, 1;
	@%p20 bra 	BB0_44;

BB0_36:
	and.b64  	%rd123, %rd178, 1;
	setp.eq.b64	%p21, %rd123, 1;
	@!%p21 bra 	BB0_40;
	bra.uni 	BB0_37;

BB0_37:
	mul.lo.s64 	%rd61, %rd177, %rd179;
	or.b64  	%rd124, %rd61, %rd57;
	and.b64  	%rd125, %rd124, -4294967296;
	setp.eq.s64	%p22, %rd125, 0;
	@%p22 bra 	BB0_39;
	bra.uni 	BB0_38;

BB0_39:
	cvt.u32.u64	%r34, %rd57;
	cvt.u32.u64	%r35, %rd61;
	rem.u32 	%r36, %r35, %r34;
	cvt.u64.u32	%rd179, %r36;
	bra.uni 	BB0_40;

BB0_38:
	rem.s64 	%rd179, %rd61, %rd57;

BB0_40:
	mul.lo.s64 	%rd65, %rd177, %rd177;
	or.b64  	%rd126, %rd65, %rd57;
	and.b64  	%rd127, %rd126, -4294967296;
	setp.eq.s64	%p23, %rd127, 0;
	@%p23 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_42:
	cvt.u32.u64	%r37, %rd57;
	cvt.u32.u64	%r38, %rd65;
	rem.u32 	%r39, %r38, %r37;
	cvt.u64.u32	%rd177, %r39;
	bra.uni 	BB0_43;

BB0_41:
	rem.s64 	%rd177, %rd65, %rd57;

BB0_43:
	shr.u64 	%rd128, %rd178, 63;
	add.s64 	%rd129, %rd178, %rd128;
	shr.s64 	%rd69, %rd129, 1;
	add.s64 	%rd130, %rd178, 1;
	setp.gt.u64	%p24, %rd130, 2;
	mov.u64 	%rd178, %rd69;
	@%p24 bra 	BB0_36;

BB0_44:
	cvt.rn.f64.s64	%fd134, %rd57;
	cvt.rn.f64.s64	%fd135, %rd179;
	div.rn.f64 	%fd136, %fd135, %fd134;
	add.f64 	%fd194, %fd194, %fd136;
	add.s64 	%rd71, %rd175, 1;
	setp.gt.s64	%p25, %rd2, %rd175;
	mov.u64 	%rd175, %rd71;
	@%p25 bra 	BB0_35;

	add.s64 	%rd131, %rd20, 14;
	cvt.rn.f64.s64	%fd137, %rd131;
	div.rn.f64 	%fd139, %fd25, %fd137;
	add.f64 	%fd140, %fd194, %fd139;
	add.f64 	%fd141, %fd137, 0d4020000000000000;
	div.rn.f64 	%fd143, %fd29, %fd141;
	add.f64 	%fd144, %fd140, %fd143;
	add.f64 	%fd145, %fd141, 0d4020000000000000;
	div.rn.f64 	%fd147, %fd33, %fd145;
	add.f64 	%fd148, %fd144, %fd147;
	add.f64 	%fd149, %fd145, 0d4020000000000000;
	div.rn.f64 	%fd151, %fd37, %fd149;
	add.f64 	%fd152, %fd148, %fd151;
	add.f64 	%fd153, %fd149, 0d4020000000000000;
	div.rn.f64 	%fd155, %fd41, %fd153;
	add.f64 	%fd156, %fd152, %fd155;
	add.f64 	%fd157, %fd153, 0d4020000000000000;
	div.rn.f64 	%fd159, %fd45, %fd157;
	add.f64 	%fd160, %fd156, %fd159;
	add.f64 	%fd161, %fd157, 0d4020000000000000;
	div.rn.f64 	%fd163, %fd49, %fd161;
	add.f64 	%fd164, %fd160, %fd163;
	add.f64 	%fd165, %fd161, 0d4020000000000000;
	div.rn.f64 	%fd167, %fd53, %fd165;
	add.f64 	%fd168, %fd164, %fd167;
	cvt.rzi.s32.f64	%r40, %fd168;
	cvt.rn.f64.s32	%fd169, %r40;
	sub.f64 	%fd170, %fd168, %fd169;
	sub.f64 	%fd171, %fd9, %fd170;
	setp.gt.f64	%p26, %fd171, 0d0000000000000000;
	cvt.rzi.s32.f64	%r41, %fd171;
	cvt.rn.f64.s32	%fd172, %r41;
	sub.f64 	%fd173, %fd171, %fd172;
	add.f64 	%fd174, %fd173, 0d3FF0000000000000;
	selp.f64	%fd175, %fd173, %fd174, %p26;
	mul.f64 	%fd12, %fd175, 0d4030000000000000;
	cvt.rzi.s32.f64	%r1, %fd12;
	setp.gt.u32	%p27, %r1, 15;
	mov.u16 	%rs32, 42;
	mov.u16 	%rs25, %rs32;
	@%p27 bra 	BB0_47;

	cvt.s64.s32	%rd132, %r1;
	mov.u64 	%rd133, CM_hex_table;
	add.s64 	%rd134, %rd133, %rd132;
	ld.const.u8 	%rs25, [%rd134];

BB0_47:
	cvta.to.global.u64 	%rd135, %rd73;
	add.s64 	%rd72, %rd135, %rd2;
	st.global.u8 	[%rd72], %rs25;
	cvt.rn.f64.s32	%fd176, %r1;
	sub.f64 	%fd177, %fd12, %fd176;
	mul.f64 	%fd13, %fd177, 0d4030000000000000;
	cvt.rzi.s32.f64	%r2, %fd13;
	setp.gt.u32	%p28, %r2, 15;
	mov.u16 	%rs26, %rs32;
	@%p28 bra 	BB0_49;

	cvt.s64.s32	%rd136, %r2;
	mov.u64 	%rd137, CM_hex_table;
	add.s64 	%rd138, %rd137, %rd136;
	ld.const.u8 	%rs26, [%rd138];

BB0_49:
	st.global.u8 	[%rd72+1], %rs26;
	cvt.rn.f64.s32	%fd178, %r2;
	sub.f64 	%fd179, %fd13, %fd178;
	mul.f64 	%fd14, %fd179, 0d4030000000000000;
	cvt.rzi.s32.f64	%r3, %fd14;
	setp.gt.u32	%p29, %r3, 15;
	mov.u16 	%rs27, %rs32;
	@%p29 bra 	BB0_51;

	cvt.s64.s32	%rd139, %r3;
	mov.u64 	%rd140, CM_hex_table;
	add.s64 	%rd141, %rd140, %rd139;
	ld.const.u8 	%rs27, [%rd141];

BB0_51:
	st.global.u8 	[%rd72+2], %rs27;
	cvt.rn.f64.s32	%fd180, %r3;
	sub.f64 	%fd181, %fd14, %fd180;
	mul.f64 	%fd15, %fd181, 0d4030000000000000;
	cvt.rzi.s32.f64	%r4, %fd15;
	setp.gt.u32	%p30, %r4, 15;
	mov.u16 	%rs28, %rs32;
	@%p30 bra 	BB0_53;

	cvt.s64.s32	%rd142, %r4;
	mov.u64 	%rd143, CM_hex_table;
	add.s64 	%rd144, %rd143, %rd142;
	ld.const.u8 	%rs28, [%rd144];

BB0_53:
	st.global.u8 	[%rd72+3], %rs28;
	cvt.rn.f64.s32	%fd182, %r4;
	sub.f64 	%fd183, %fd15, %fd182;
	mul.f64 	%fd16, %fd183, 0d4030000000000000;
	cvt.rzi.s32.f64	%r5, %fd16;
	setp.gt.u32	%p31, %r5, 15;
	mov.u16 	%rs29, %rs32;
	@%p31 bra 	BB0_55;

	cvt.s64.s32	%rd145, %r5;
	mov.u64 	%rd146, CM_hex_table;
	add.s64 	%rd147, %rd146, %rd145;
	ld.const.u8 	%rs29, [%rd147];

BB0_55:
	st.global.u8 	[%rd72+4], %rs29;
	cvt.rn.f64.s32	%fd184, %r5;
	sub.f64 	%fd185, %fd16, %fd184;
	mul.f64 	%fd17, %fd185, 0d4030000000000000;
	cvt.rzi.s32.f64	%r6, %fd17;
	setp.gt.u32	%p32, %r6, 15;
	mov.u16 	%rs30, %rs32;
	@%p32 bra 	BB0_57;

	cvt.s64.s32	%rd148, %r6;
	mov.u64 	%rd149, CM_hex_table;
	add.s64 	%rd150, %rd149, %rd148;
	ld.const.u8 	%rs30, [%rd150];

BB0_57:
	st.global.u8 	[%rd72+5], %rs30;
	cvt.rn.f64.s32	%fd186, %r6;
	sub.f64 	%fd187, %fd17, %fd186;
	mul.f64 	%fd18, %fd187, 0d4030000000000000;
	cvt.rzi.s32.f64	%r7, %fd18;
	setp.gt.u32	%p33, %r7, 15;
	mov.u16 	%rs31, %rs32;
	@%p33 bra 	BB0_59;

	cvt.s64.s32	%rd151, %r7;
	mov.u64 	%rd152, CM_hex_table;
	add.s64 	%rd153, %rd152, %rd151;
	ld.const.u8 	%rs31, [%rd153];

BB0_59:
	st.global.u8 	[%rd72+6], %rs31;
	cvt.rn.f64.s32	%fd188, %r7;
	sub.f64 	%fd189, %fd18, %fd188;
	mul.f64 	%fd190, %fd189, 0d4030000000000000;
	cvt.rzi.s32.f64	%r8, %fd190;
	setp.gt.u32	%p34, %r8, 15;
	@%p34 bra 	BB0_61;

	cvt.s64.s32	%rd154, %r8;
	mov.u64 	%rd155, CM_hex_table;
	add.s64 	%rd156, %rd155, %rd154;
	ld.const.u8 	%rs32, [%rd156];

BB0_61:
	st.global.u8 	[%rd72+7], %rs32;

BB0_62:
	ret;
}


