// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // PROCESS:
    DMux8Way(in=load, sel=address[0..2], a=ra, b=rb, c=rc, d=rd, e=re, f=rf, g=rg, h=rh);

    RAM512(in=in, load=ra, address=address[3..11], out=rao);
    RAM512(in=in, load=rb, address=address[3..11], out=rbo);
    RAM512(in=in, load=rc, address=address[3..11], out=rco);
    RAM512(in=in, load=rd, address=address[3..11], out=rdo);
    RAM512(in=in, load=re, address=address[3..11], out=reo);
    RAM512(in=in, load=rf, address=address[3..11], out=rfo);
    RAM512(in=in, load=rg, address=address[3..11], out=rgo);
    RAM512(in=in, load=rh, address=address[3..11], out=rho);

    // OUTPUT
    Mux8Way16(a=rao, b=rbo, c=rco, d=rdo, e=reo, f=rfo, g=rgo, h=rho, sel=address[0..2], out=out);
}