set ::env(PROJECT_NAME) fixed_point_arithmetic_parameterized
set ::env(DESIGN_TOP) qmult
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/fixed_point_arithmetic_parameterized/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/fixed_point_arithmetic_parameterized/rtl/qmult.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
