{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546918631355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546918631360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  8 12:37:11 2019 " "Processing started: Tue Jan  8 12:37:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546918631360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918631360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918631360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546918631538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546918631538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_and " "Found entity 1: 16bit_and" {  } { { "16bit_and.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_or " "Found entity 1: 16bit_or" {  } { { "16bit_or.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_xor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_xor " "Found entity 1: 16bit_xor" {  } { { "16bit_xor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_xor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celectgate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file celectgate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celectgate " "Found entity 1: celectgate" {  } { { "celectgate.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/celectgate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_flipsign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_flipsign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_flipsign " "Found entity 1: 16bit_flipsign" {  } { { "16bit_flipsign.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_flipsign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_to_16out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_to_16out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_to_16out " "Found entity 1: 4bit_to_16out" {  } { { "4bit_to_16out.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/4bit_to_16out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchingVCC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switchingVCC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchingVCC " "Found entity 1: switchingVCC" {  } { { "switchingVCC.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/switchingVCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemultiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simplemultiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplexor " "Found entity 1: simplemultiplexor" {  } { { "simplemultiplexor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918639728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546918639805 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "cond\[3..0\] " "Pin \"cond\[3..0\]\" is missing source" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 128 1720 1896 144 "cond\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1546918639808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplemultiplexor simplemultiplexor:inst24 " "Elaborating entity \"simplemultiplexor\" for hierarchy \"simplemultiplexor:inst24\"" {  } { { "ALU.bdf" "inst24" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 88 1472 1640 184 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_or simplemultiplexor:inst24\|16bit_or:inst35 " "Elaborating entity \"16bit_or\" for hierarchy \"simplemultiplexor:inst24\|16bit_or:inst35\"" {  } { { "simplemultiplexor.bdf" "inst35" { Schematic "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { { 128 800 960 224 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_and simplemultiplexor:inst24\|16bit_and:inst18 " "Elaborating entity \"16bit_and\" for hierarchy \"simplemultiplexor:inst24\|16bit_and:inst18\"" {  } { { "simplemultiplexor.bdf" "inst18" { Schematic "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { { 48 496 656 144 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639836 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16bit_fulladder.bdf 1 1 " "Using design file 16bit_fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_fulladder " "Found entity 1: 16bit_fulladder" {  } { { "16bit_fulladder.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1546918639853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_fulladder 16bit_fulladder:inst16 " "Elaborating entity \"16bit_fulladder\" for hierarchy \"16bit_fulladder:inst16\"" {  } { { "ALU.bdf" "inst16" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 72 472 632 168 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639853 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "carry_lookahead inst17 " "Block or symbol \"carry_lookahead\" of instance \"inst17\" overlaps another block or symbol" {  } { { "16bit_fulladder.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_fulladder.bdf" { { 128 352 448 224 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1546918639855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2bit_BCLA.bdf 1 1 " "Using design file 2bit_BCLA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2bit_BCLA " "Found entity 1: 2bit_BCLA" {  } { { "2bit_BCLA.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/2bit_BCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1546918639867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bit_BCLA 16bit_fulladder:inst16\|2bit_BCLA:inst14 " "Elaborating entity \"2bit_BCLA\" for hierarchy \"16bit_fulladder:inst16\|2bit_BCLA:inst14\"" {  } { { "16bit_fulladder.bdf" "inst14" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_fulladder.bdf" { { 1368 952 1048 1496 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "carry_lookahead.bdf 1 1 " "Using design file carry_lookahead.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead " "Found entity 1: carry_lookahead" {  } { { "carry_lookahead.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/carry_lookahead.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546918639879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1546918639879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead 16bit_fulladder:inst16\|carry_lookahead:inst16 " "Elaborating entity \"carry_lookahead\" for hierarchy \"16bit_fulladder:inst16\|carry_lookahead:inst16\"" {  } { { "16bit_fulladder.bdf" "inst16" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_fulladder.bdf" { { 32 352 448 128 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_flipsign 16bit_flipsign:inst17 " "Elaborating entity \"16bit_flipsign\" for hierarchy \"16bit_flipsign:inst17\"" {  } { { "ALU.bdf" "inst17" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 184 472 632 280 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_xor 16bit_flipsign:inst17\|16bit_xor:inst " "Elaborating entity \"16bit_xor\" for hierarchy \"16bit_flipsign:inst17\|16bit_xor:inst\"" {  } { { "16bit_flipsign.bdf" "inst" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_flipsign.bdf" { { 72 304 464 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918639901 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cond\[3\] GND " "Pin \"cond\[3\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 128 1720 1896 144 "cond\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546918640531 "|ALU|cond[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cond\[2\] GND " "Pin \"cond\[2\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 128 1720 1896 144 "cond\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546918640531 "|ALU|cond[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cond\[1\] GND " "Pin \"cond\[1\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 128 1720 1896 144 "cond\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546918640531 "|ALU|cond[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cond\[0\] GND " "Pin \"cond\[0\]\" is stuck at GND" {  } { { "ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { 128 1720 1896 144 "cond\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1546918640531 "|ALU|cond[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1546918640531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546918640583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546918641281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546918641281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546918641385 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546918641385 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546918641385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546918641385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546918641418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  8 12:37:21 2019 " "Processing ended: Tue Jan  8 12:37:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546918641418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546918641418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546918641418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546918641418 ""}
