<!DOCTYPE html PUBLIC "-//w3c//dtd html 4.0 transitional//en">
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>MD Iftakharul Islam (Tamim)</title>

        <meta name="keywords" content="MD Iftakharul Islam Tamim"><meta name="description" content=""></head>

<body bgcolor="#ffffff" text="#000000">

<blockquote>
<blockquote>








<p>
<table border="0" cellpadding="5" cellspacing="0" hspace="4" width="100%">
    <tbody><tr bgcolor="#cdd4f9">
        <td width="100%"><nobr><b><font face="arial">Useful tools</font></b></nobr></td>
</tr></tbody></table>
</p>
<p></p>

<p>Platform: Ubuntu 18.04.</p>

I use following tools in my daily life.
<ul>
<li><b>Gedit</b>: I almost exclusively code in C. If I start a project from scratch, I found gedit (with handwritten make file or commandline compiler) the most convinient</li>
<li><b>NetBeans</b>: My favorite IDE. If I work on an existing C/C++ projects, I found an IDE essential.</li>
<li><b>SmartGit</b>: Git Client</li>
<li><b>gnuplot</b>: For creating charts and graphs (for research purposes).</li>
<li><b>TeXstudio</b>: Latex editor (useful for writing research papers and making presentations)</li>
<li><b>LibraOffice</b>: I write all my documents in Latex. But if I need to create images, I found LibraOffice quite good. It's also compatible to Microsoft Office.</li>
</ul>

I found following tools/frameworks very useful for networking research:

<ul>
<li><a href="http://mininet.org/" onclick="stc(this, 8)">Mininet</a>: Network emulator. It enables us to create a custom network inside a laptop.</li>
<li><a href="https://gstreamer.freedesktop.org/" onclick="stc(this, 8)">GStreamer</a>: Video streaming framework.</li>
<li><a href="http://web.mit.edu/domino/">Domino</a>: Router data plane programming in C</li>
</ul>

I found following tools very useful for high-level synthesis research:

<ul>
<li><a href="https://github.com/ysshao/ALADDIN">Aladdin</a>: ASIC simulator</li>
<li><a href="https://github.com/ferrandi/PandA-bambu">Bambu</a>: High-level synthesis (HLS). It generates Verilog from C code for both FPGA and ASIC</li>
<li><a href="https://github.com/The-OpenROAD-Project/OpenROAD-flow" onclick="stc(this, 8)">OpenROAD</a>: EDA tool. It generates physical chip layout from Verilog</li>
</ul>


</blockquote></blockquote><script type="text/javascript">
function stc(e,linkIndex){if(document.images){var linkText;if(navigator.appName.toLowerCase()=="microsoft internet explorer"){linkText=e.innerText}else{linkText=e.textContent}if(linkText==""){if(e.firstChild){var firstChild=e.firstChild.nodeName.toUpperCase();if(firstChild=="IMG"){linkText="Image: "+getName(e.firstChild.getAttribute('src'))}}else{var nodeName=e.nodeName.toUpperCase();if(nodeName=="AREA"){linkText="ImageMap: "+e.href}}}if(linkText==""){linkText=e.href}(new Image()).src="/a/i/stg.gif?f="+escape(document.location.href)+"&t="+escape(e.href)+"&i="+linkIndex+"&n="+escape(trimString(linkText))}}function getName(s){if(s.lastIndexOf('/')>=0){return(s.substring(s.lastIndexOf('/')+1,s.length))}else{return(s)}}function trimString(s){return(s.replace(/^\s*/,"").replace(/\s*$/,""))}
</script>

</body></html>
