Fitter report for system
Wed May 08 13:07:30 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Wed May 08 13:07:30 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; system                                          ;
; Top-level Entity Name           ; system_soc                                      ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 425 / 32,070 ( 1 % )                            ;
; Total registers                 ; 1026                                            ;
; Total pins                      ; 132 / 457 ( 29 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 704 / 4,065,280 ( < 1 % )                       ;
; Total RAM Blocks                ; 2 / 397 ( < 1 % )                               ;
; Total DSP Blocks                ; 8 / 87 ( 9 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   3.4%      ;
;     Processor 4            ;   3.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                              ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                  ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[0]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[1]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[2]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[3]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[4]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[5]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[6]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[7]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[8]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[9]                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[10]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[11]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[12]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[13]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[14]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[15]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[16]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[17]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[18]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[19]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[20]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[21]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[22]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[23]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[24]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[25]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_beta[26]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[0]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[1]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[2]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[3]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[4]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[5]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[6]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[7]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[8]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_1                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_2                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_3                                                                                                                                                                                    ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[9]~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[10]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[11]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[12]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[13]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[14]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[15]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[16]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[17]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[18]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[19]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[20]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[21]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[22]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[23]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[24]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[25]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_1                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_1                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_1                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_2                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_2                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_2                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_3                                                                                                                                                                                   ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_dt[26]~_Duplicate_3                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[0]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[1]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[2]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[3]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[4]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[5]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[6]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[7]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[8]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[9]                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[10]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[11]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[12]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[13]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[14]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[15]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[16]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[17]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[18]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[19]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[20]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[21]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[22]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[23]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[24]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[25]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_sigma[26]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[0]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[0]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[0]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[0]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[0]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[0]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[1]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[1]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[1]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[1]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[1]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[1]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[2]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[2]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[2]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[2]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[2]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[2]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[3]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[3]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[3]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[3]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[3]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[3]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[4]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[4]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[4]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[4]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[4]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[4]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[6]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[6]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[6]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[6]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[6]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[6]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[7]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[7]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[7]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[7]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[7]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[7]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[8]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[8]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[8]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[8]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[8]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[8]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[9]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[9]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[9]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[9]~_Duplicate_1                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[9]~_Duplicate_1                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[9]~_Duplicate_2                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[10]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[10]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[10]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[10]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[10]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[10]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[11]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[11]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[11]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[11]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[11]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[11]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[12]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[12]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[12]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[12]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[12]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[12]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[13]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[13]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[13]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[13]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[13]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[13]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[14]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[14]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[14]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[14]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[14]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[14]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[15]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[15]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[15]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[15]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[15]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[15]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[16]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[16]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[16]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[16]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[16]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[16]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[17]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[17]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[17]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[17]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[17]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[17]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[18]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[18]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[18]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[18]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[18]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[18]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[19]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[19]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[19]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[19]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[19]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[19]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[20]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[20]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[20]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[20]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[20]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[20]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[21]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[21]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[21]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[21]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[21]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[21]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[22]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[22]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[22]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[22]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[22]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[22]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[23]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[23]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[23]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[23]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[23]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[23]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[24]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[24]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[24]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[24]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[24]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[24]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[25]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[25]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[25]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[25]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[25]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[25]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[26]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8                                                                                                                                                 ; AY                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[26]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[26]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[26]~_Duplicate_1                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[26]~_Duplicate_1                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[26]~_Duplicate_2                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[0]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[0]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[0]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[1]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[1]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[1]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[2]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[2]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[2]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[3]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[3]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[3]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[4]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[4]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[4]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[5]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[5]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[5]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[6]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[6]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[6]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[7]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[7]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[7]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[8]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[8]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[8]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[9]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[9]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[9]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[10]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[10]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[10]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[11]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[11]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[11]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[12]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[12]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[12]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[13]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[13]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[13]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[14]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[14]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[14]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[15]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[15]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[15]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[16]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[16]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[16]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[17]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[17]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[17]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[18]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[18]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[18]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[19]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[19]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[19]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[20]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[20]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[20]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[21]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[21]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[21]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[22]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[22]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[22]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[23]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[23]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[23]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[24]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[24]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[24]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[25]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[25]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[25]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[26]                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[26]                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[26]~_Duplicate_1                                                                                                                       ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[0]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[0]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[0]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[1]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[1]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[1]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[2]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[2]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[2]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[3]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[3]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[3]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[4]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[4]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[4]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[5]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[5]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[5]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[6]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[6]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[6]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[7]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[7]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[7]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[8]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[8]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[8]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[9]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[9]                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[9]~_Duplicate_1                                                                                                                         ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[10]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[10]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[10]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[11]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[11]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[11]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[13]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[13]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[13]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[14]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[14]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[14]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[15]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[15]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[15]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[16]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[16]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[16]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[17]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[17]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[17]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[18]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[18]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[18]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[19]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[19]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[19]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[20]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[20]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[20]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[21]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[21]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[21]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[23]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[23]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[23]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[24]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[24]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[24]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[25]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[25]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[25]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[26]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8                                                                                                                                                 ; AX                       ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[26]                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[26]~_Duplicate_1                                                                                                                        ; Q                        ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[5]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[6]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[12]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[12]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[16]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[16]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[18]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[18]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[24]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[24]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[5]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[9]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[9]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[12]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[12]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[16]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[16]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[18]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[18]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[4]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[6]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[8]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[8]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[10]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[10]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[12]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[12]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[14]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[14]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_back_indx[3]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_back_indx[3]~DUPLICATE                                                     ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[0]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[0]~DUPLICATE                                                    ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[1]~DUPLICATE                                                    ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[2]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[2]~DUPLICATE                                                  ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[4]~DUPLICATE                                                  ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|waddr[2]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|waddr[2]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|waddr[3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|waddr[3]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+---------------------------------------------------------------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                ; Ignored Value ; Ignored Source                                                                  ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+---------------------------------------------------------------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                 ; on            ; Compiler or HDL Assignment                                                      ;
; PLL Bandwidth Preset        ; system_soc                                  ;              ; *system_soc_audio_pll_0_audio_pll*|altera_pll:altera_pll_i*|*                             ; AUTO          ; ./qsys_prj/system_soc/synthesis/submodules/system_soc_audio_pll_0_audio_pll.qip ;
; PLL Compensation Mode       ; system_soc                                  ;              ; *system_soc_audio_pll_0_audio_pll*|altera_pll:altera_pll_i*|*                             ; DIRECT        ; ./qsys_prj/system_soc/synthesis/submodules/system_soc_audio_pll_0_audio_pll.qip ;
; PLL Compensation Mode       ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment                                                                  ;
; PLL Automatic Self-Reset    ; system_soc                                  ;              ; *system_soc_audio_pll_0_audio_pll*|altera_pll:altera_pll_i*|*                             ; OFF           ; ./qsys_prj/system_soc/synthesis/submodules/system_soc_audio_pll_0_audio_pll.qip ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment                                                                  ;
; Global Signal               ; system_soc                                  ;              ; hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment                                                                  ;
+-----------------------------+---------------------------------------------+--------------+-------------------------------------------------------------------------------------------+---------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2536 ) ; 0.00 % ( 0 / 2536 )        ; 0.00 % ( 0 / 2536 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2536 ) ; 0.00 % ( 0 / 2536 )        ; 0.00 % ( 0 / 2536 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                 ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                    ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                             ;
; system_soc_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                              ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 1704 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; system_soc_hps_0_hps_io_border:border ; 0.00 % ( 0 / 816 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/system.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 425 / 32,070          ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 425                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 516 / 32,070          ; 2 %   ;
;         [a] ALMs used for LUT logic and registers           ; 215                   ;       ;
;         [b] ALMs used for LUT logic                         ; 136                   ;       ;
;         [c] ALMs used for registers                         ; 165                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 94 / 32,070           ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 32,070            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 3                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 71 / 3,207            ; 2 %   ;
;     -- Logic LABs                                           ; 71                    ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 678                   ;       ;
;     -- 7 input functions                                    ; 1                     ;       ;
;     -- 6 input functions                                    ; 82                    ;       ;
;     -- 5 input functions                                    ; 110                   ;       ;
;     -- 4 input functions                                    ; 248                   ;       ;
;     -- <=3 input functions                                  ; 237                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 142                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 800                   ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 758 / 64,140          ; 1 %   ;
;         -- Secondary logic registers                        ; 42 / 64,140           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 767                   ;       ;
;         -- Routing optimization registers                   ; 33                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 132 / 457             ; 29 %  ;
;     -- Clock pins                                           ; 0 / 8                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 2 / 2 ( 100 % )       ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 2 / 397               ; < 1 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 704 / 4,065,280       ; < 1 % ;
; Total block memory implementation bits                      ; 20,480 / 4,065,280    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 8 / 87                ; 9 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 0.7% / 0.7% / 0.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 11.0% / 11.1% / 10.5% ;       ;
; Maximum fan-out                                             ; 815                   ;       ;
; Highest non-global fan-out                                  ; 469                   ;       ;
; Total fan-out                                               ; 8504                  ;       ;
; Average fan-out                                             ; 3.28                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                 ;
+-------------------------------------------------------------+----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                  ; system_soc_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 425 / 32070 ( 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 425                  ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 516 / 32070 ( 2 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 215                  ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 136                  ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 165                  ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 94 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 3 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                    ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 3                    ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                                     ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                                   ; Low                            ;
;                                                             ;                      ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 71 / 3207 ( 2 % )    ; 0 / 3207 ( 0 % )                      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 71                   ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                                     ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 678                  ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 1                    ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 82                   ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 110                  ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 248                  ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 237                  ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 142                  ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                                     ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                                     ; 0                              ;
;     -- By type:                                             ;                      ;                                       ;                                ;
;         -- Primary logic registers                          ; 758 / 64140 ( 1 % )  ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 42 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                      ;                                       ;                                ;
;         -- Design implementation registers                  ; 767                  ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 33                   ; 0                                     ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
;                                                             ;                      ;                                       ;                                ;
; Virtual pins                                                ; 0                    ; 0                                     ; 0                              ;
; I/O pins                                                    ; 64                   ; 68                                    ; 0                              ;
; I/O registers                                               ; 50                   ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 704                  ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 20480                ; 0                                     ; 0                              ;
; M10K block                                                  ; 2 / 397 ( < 1 % )    ; 0 / 397 ( 0 % )                       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 8 / 87 ( 9 % )       ; 0 / 87 ( 0 % )                        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                       ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )       ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                       ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                        ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                      ;                                       ;                                ;
; Connections                                                 ;                      ;                                       ;                                ;
;     -- Input Connections                                    ; 968                  ; 73                                    ; 62                             ;
;     -- Registered Input Connections                         ; 850                  ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 75                   ; 101                                   ; 927                            ;
;     -- Registered Output Connections                        ; 60                   ; 0                                     ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; Internal Connections                                        ;                      ;                                       ;                                ;
;     -- Total Connections                                    ; 6861                 ; 5193                                  ; 1026                           ;
;     -- Registered Connections                               ; 3328                 ; 100                                   ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; External Connections                                        ;                      ;                                       ;                                ;
;     -- Top                                                  ; 0                    ; 54                                    ; 989                            ;
;     -- system_soc_hps_0_hps_io_border:border                ; 54                   ; 120                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 989                  ; 0                                     ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; Partition Interface                                         ;                      ;                                       ;                                ;
;     -- Input Ports                                          ; 23                   ; 13                                    ; 62                             ;
;     -- Output Ports                                         ; 49                   ; 49                                    ; 99                             ;
;     -- Bidir Ports                                          ; 60                   ; 60                                    ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; Registered Ports                                            ;                      ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 0                                     ; 0                              ;
;                                                             ;                      ;                                       ;                                ;
; Port Connectivity                                           ;                      ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 0                                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 0                                     ; 0                              ;
+-------------------------------------------------------------+----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Subsystem_ip_0_SW_pin[0]              ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 91                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[1]              ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[2]              ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[3]              ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[4]              ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[5]              ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[6]              ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[7]              ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[8]              ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; Subsystem_ip_0_SW_pin[9]              ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; B23   ; 7A       ; 77           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_spim1_inst_MISO   ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin                      ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                  ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; A23   ; 7A       ; 77           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; C22   ; 7A       ; 77           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; H20   ; 7A       ; 76           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim1_inst_CLK    ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim1_inst_MOSI   ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_spim1_inst_SS0    ; D24   ; 7A       ; 74           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]                       ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[10]                      ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[11]                      ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[12]                      ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[13]                      ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[14]                      ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[1]                       ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[2]                       ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[3]                       ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[4]                       ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[5]                       ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[6]                       ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[7]                       ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[8]                       ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_a[9]                       ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[0]                      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[1]                      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ba[2]                      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cas_n                      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck                         ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ck_n                       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cke                        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_cs_n                       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[0]                      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[1]                      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[2]                      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_dm[3]                      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_odt                        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_ras_n                      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_reset_n                    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; memory_mem_we_n                       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                         ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+---------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                  ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_0_hps_io_hps_io_emac1_inst_MDIO ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_i2c1_inst_SCL   ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; hps_0_hps_io_hps_io_i2c1_inst_SDA   ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; hps_0_hps_io_hps_io_qspi_inst_IO0   ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_qspi_inst_IO1   ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_qspi_inst_IO2   ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_qspi_inst_IO3   ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; hps_0_hps_io_hps_io_sdio_inst_CMD   ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D0    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D1    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D2    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_sdio_inst_D3    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D0    ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D1    ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D2    ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D3    ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D4    ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D5    ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D6    ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; hps_0_hps_io_hps_io_usb1_inst_D7    ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                         ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]                    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]                   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]                   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]                   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]                   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]                   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]                   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]                   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]                   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]                   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]                   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]                    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]                   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]                   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]                   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]                   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]                   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]                   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]                   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]                   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]                   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]                   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]                    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]                   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]                   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]                    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]                    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]                    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]                    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]                    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]                    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]                    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]                   ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]                   ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]                   ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]                   ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0]                 ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1]                 ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2]                 ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3]                 ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
+-------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 12 / 19 ( 63 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 20 / 22 ( 91 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                           ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                        ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_NXT     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D4      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_CLK     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_SS0     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO2     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_CLK    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; hps_0_hps_io_hps_io_i2c1_inst_SDA     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                                  ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; Subsystem_ip_0_SW_pin[0]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; Subsystem_ip_0_SW_pin[7]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; Subsystem_ip_0_SW_pin[1]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; Subsystem_ip_0_SW_pin[8]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; Subsystem_ip_0_SW_pin[4]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; Subsystem_ip_0_SW_pin[5]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                      ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; Subsystem_ip_0_SW_pin[6]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; Subsystem_ip_0_SW_pin[9]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; Subsystem_ip_0_SW_pin[2]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; Subsystem_ip_0_SW_pin[3]              ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                               ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_MDC    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_MISO   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; hps_0_hps_io_hps_io_uart0_inst_RX     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; memory_mem_a[12]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D5      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_STP     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO0     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C23      ; 401        ; 7A             ; hps_0_hps_io_hps_io_spim1_inst_CLK    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; hps_0_hps_io_hps_io_uart0_inst_TX     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; memory_mem_we_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; memory_mem_a[13]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; memory_mem_a[11]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D3      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D6      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D2      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_CLK     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; hps_0_hps_io_hps_io_spim1_inst_MOSI   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; hps_0_hps_io_hps_io_spim1_inst_SS0    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; memory_oct_rzqin                      ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; memory_mem_a[10]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; memory_mem_ras_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_DIR     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO3     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS                   ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; hps_0_hps_io_hps_io_spim1_inst_MISO   ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; memory_mem_cas_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; memory_mem_a[7]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; memory_mem_ba[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_CMD     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                           ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; memory_mem_a[0]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; memory_mem_a[2]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; memory_mem_a[6]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; memory_mem_a[3]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; RREF                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D1      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; hps_0_hps_io_hps_io_sdio_inst_D0      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; memory_mem_a[9]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                         ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; memory_mem_dq[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; memory_mem_a[1]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                                ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; hps_0_hps_io_hps_io_qspi_inst_IO1     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; hps_0_hps_io_hps_io_spim0_inst_SS0    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; hps_0_hps_io_hps_io_i2c1_inst_SCL     ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; memory_mem_cs_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; memory_mem_a[14]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; memory_mem_a[8]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; memory_mem_odt                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; memory_mem_dq[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                                ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                         ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                        ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; memory_mem_ba[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; memory_mem_ba[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; memory_mem_a[4]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; memory_mem_a[5]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; memory_mem_dq[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; memory_mem_dq[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                           ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; memory_mem_dq[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; memory_mem_dq[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; memory_mem_dq[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; memory_mem_dq[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; memory_mem_dm[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; memory_mem_dq[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                                ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                            ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; memory_mem_ck_n                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; memory_mem_dq[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; memory_mem_dq[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; memory_mem_dq[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; memory_mem_dq[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; memory_mem_cke                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_D7      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; memory_mem_dqs_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; memory_mem_ck                         ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; memory_mem_dq[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; memory_mem_dq[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; memory_mem_dm[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; memory_mem_dq[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; hps_0_hps_io_hps_io_usb1_inst_CLK     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; memory_mem_dqs[0]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; memory_mem_dqs_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; memory_mem_dqs[1]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; memory_mem_dq[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; memory_mem_dq[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; memory_mem_dq[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; memory_mem_dq[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; memory_mem_dq[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; memory_mem_dq[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; memory_mem_dq[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; memory_mem_reset_n                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; memory_mem_dqs_n[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; memory_mem_dqs[2]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; memory_mem_dqs_n[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; memory_mem_dqs[3]                     ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; memory_mem_dq[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; memory_mem_dq[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; memory_mem_dm[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; memory_mem_dq[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; memory_mem_dq[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; memory_mem_dq[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; memory_mem_dq[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                                 ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                               ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; memory_mem_dq[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                         ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                                  ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                           ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; memory_mem_dq[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                               ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; memory_mem_dq[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; memory_mem_dm[3]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                                   ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                                   ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                             ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP       ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                                   ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                           ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------------------------+
; I/O Assignment Warnings                                               ;
+---------------------------------------+-------------------------------+
; Pin Name                              ; Reason                        ;
+---------------------------------------+-------------------------------+
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim1_inst_CLK    ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim1_inst_MOSI   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim1_inst_SS0    ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Incomplete set of assignments ;
; memory_mem_a[0]                       ; Missing slew rate             ;
; memory_mem_a[1]                       ; Missing slew rate             ;
; memory_mem_a[2]                       ; Missing slew rate             ;
; memory_mem_a[3]                       ; Missing slew rate             ;
; memory_mem_a[4]                       ; Missing slew rate             ;
; memory_mem_a[5]                       ; Missing slew rate             ;
; memory_mem_a[6]                       ; Missing slew rate             ;
; memory_mem_a[7]                       ; Missing slew rate             ;
; memory_mem_a[8]                       ; Missing slew rate             ;
; memory_mem_a[9]                       ; Missing slew rate             ;
; memory_mem_a[10]                      ; Missing slew rate             ;
; memory_mem_a[11]                      ; Missing slew rate             ;
; memory_mem_a[12]                      ; Missing slew rate             ;
; memory_mem_a[13]                      ; Missing slew rate             ;
; memory_mem_a[14]                      ; Missing slew rate             ;
; memory_mem_ba[0]                      ; Missing slew rate             ;
; memory_mem_ba[1]                      ; Missing slew rate             ;
; memory_mem_ba[2]                      ; Missing slew rate             ;
; memory_mem_cke                        ; Missing slew rate             ;
; memory_mem_cs_n                       ; Missing slew rate             ;
; memory_mem_ras_n                      ; Missing slew rate             ;
; memory_mem_cas_n                      ; Missing slew rate             ;
; memory_mem_we_n                       ; Missing slew rate             ;
; memory_mem_reset_n                    ; Missing slew rate             ;
; memory_mem_odt                        ; Missing slew rate             ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_qspi_inst_IO0     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_qspi_inst_IO1     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_qspi_inst_IO2     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_qspi_inst_IO3     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_i2c1_inst_SDA     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_i2c1_inst_SCL     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_spim1_inst_MISO   ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Incomplete set of assignments ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Incomplete set of assignments ;
; memory_mem_a[0]                       ; Missing location assignment   ;
; memory_mem_a[1]                       ; Missing location assignment   ;
; memory_mem_a[2]                       ; Missing location assignment   ;
; memory_mem_a[3]                       ; Missing location assignment   ;
; memory_mem_a[4]                       ; Missing location assignment   ;
; memory_mem_a[5]                       ; Missing location assignment   ;
; memory_mem_a[6]                       ; Missing location assignment   ;
; memory_mem_a[7]                       ; Missing location assignment   ;
; memory_mem_a[8]                       ; Missing location assignment   ;
; memory_mem_a[9]                       ; Missing location assignment   ;
; memory_mem_a[10]                      ; Missing location assignment   ;
; memory_mem_a[11]                      ; Missing location assignment   ;
; memory_mem_a[12]                      ; Missing location assignment   ;
; memory_mem_a[13]                      ; Missing location assignment   ;
; memory_mem_a[14]                      ; Missing location assignment   ;
; memory_mem_ba[0]                      ; Missing location assignment   ;
; memory_mem_ba[1]                      ; Missing location assignment   ;
; memory_mem_ba[2]                      ; Missing location assignment   ;
; memory_mem_ck                         ; Missing location assignment   ;
; memory_mem_ck_n                       ; Missing location assignment   ;
; memory_mem_cke                        ; Missing location assignment   ;
; memory_mem_cs_n                       ; Missing location assignment   ;
; memory_mem_ras_n                      ; Missing location assignment   ;
; memory_mem_cas_n                      ; Missing location assignment   ;
; memory_mem_we_n                       ; Missing location assignment   ;
; memory_mem_reset_n                    ; Missing location assignment   ;
; memory_mem_odt                        ; Missing location assignment   ;
; memory_mem_dm[0]                      ; Missing location assignment   ;
; memory_mem_dm[1]                      ; Missing location assignment   ;
; memory_mem_dm[2]                      ; Missing location assignment   ;
; memory_mem_dm[3]                      ; Missing location assignment   ;
; memory_mem_dq[0]                      ; Missing location assignment   ;
; memory_mem_dq[1]                      ; Missing location assignment   ;
; memory_mem_dq[2]                      ; Missing location assignment   ;
; memory_mem_dq[3]                      ; Missing location assignment   ;
; memory_mem_dq[4]                      ; Missing location assignment   ;
; memory_mem_dq[5]                      ; Missing location assignment   ;
; memory_mem_dq[6]                      ; Missing location assignment   ;
; memory_mem_dq[7]                      ; Missing location assignment   ;
; memory_mem_dq[8]                      ; Missing location assignment   ;
; memory_mem_dq[9]                      ; Missing location assignment   ;
; memory_mem_dq[10]                     ; Missing location assignment   ;
; memory_mem_dq[11]                     ; Missing location assignment   ;
; memory_mem_dq[12]                     ; Missing location assignment   ;
; memory_mem_dq[13]                     ; Missing location assignment   ;
; memory_mem_dq[14]                     ; Missing location assignment   ;
; memory_mem_dq[15]                     ; Missing location assignment   ;
; memory_mem_dq[16]                     ; Missing location assignment   ;
; memory_mem_dq[17]                     ; Missing location assignment   ;
; memory_mem_dq[18]                     ; Missing location assignment   ;
; memory_mem_dq[19]                     ; Missing location assignment   ;
; memory_mem_dq[20]                     ; Missing location assignment   ;
; memory_mem_dq[21]                     ; Missing location assignment   ;
; memory_mem_dq[22]                     ; Missing location assignment   ;
; memory_mem_dq[23]                     ; Missing location assignment   ;
; memory_mem_dq[24]                     ; Missing location assignment   ;
; memory_mem_dq[25]                     ; Missing location assignment   ;
; memory_mem_dq[26]                     ; Missing location assignment   ;
; memory_mem_dq[27]                     ; Missing location assignment   ;
; memory_mem_dq[28]                     ; Missing location assignment   ;
; memory_mem_dq[29]                     ; Missing location assignment   ;
; memory_mem_dq[30]                     ; Missing location assignment   ;
; memory_mem_dq[31]                     ; Missing location assignment   ;
; memory_mem_dqs[0]                     ; Missing location assignment   ;
; memory_mem_dqs[1]                     ; Missing location assignment   ;
; memory_mem_dqs[2]                     ; Missing location assignment   ;
; memory_mem_dqs[3]                     ; Missing location assignment   ;
; memory_mem_dqs_n[0]                   ; Missing location assignment   ;
; memory_mem_dqs_n[1]                   ; Missing location assignment   ;
; memory_mem_dqs_n[2]                   ; Missing location assignment   ;
; memory_mem_dqs_n[3]                   ; Missing location assignment   ;
; memory_oct_rzqin                      ; Missing location assignment   ;
+---------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
;                                                                                              ;                                                                                                  ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                                                                                                  ;
;     -- PLL Type                                                                              ; Integer PLL                                                                                      ;
;     -- PLL Location                                                                          ; FRACTIONALPLL_X0_Y15_N0                                                                          ;
;     -- PLL Feedback clock type                                                               ; none                                                                                             ;
;     -- PLL Bandwidth                                                                         ; Auto                                                                                             ;
;         -- PLL Bandwidth Range                                                               ; 2000000 to 1500000 Hz                                                                            ;
;     -- Reference Clock Frequency                                                             ; 100.0 MHz                                                                                        ;
;     -- Reference Clock Sourced by                                                            ; Dedicated Pin                                                                                    ;
;     -- PLL VCO Frequency                                                                     ; 300.0 MHz                                                                                        ;
;     -- PLL Operation Mode                                                                    ; Direct                                                                                           ;
;     -- PLL Freq Min Lock                                                                     ; 100.000000 MHz                                                                                   ;
;     -- PLL Freq Max Lock                                                                     ; 266.666666 MHz                                                                                   ;
;     -- PLL Enable                                                                            ; On                                                                                               ;
;     -- PLL Fractional Division                                                               ; N/A                                                                                              ;
;     -- M Counter                                                                             ; 6                                                                                                ;
;     -- N Counter                                                                             ; 2                                                                                                ;
;     -- PLL Refclk Select                                                                     ;                                                                                                  ;
;             -- PLL Refclk Select Location                                                    ; PLLREFCLKSELECT_X0_Y21_N0                                                                        ;
;             -- PLL Reference Clock Input 0 source                                            ; core_ref_clk                                                                                     ;
;             -- PLL Reference Clock Input 1 source                                            ; ref_clk1                                                                                         ;
;             -- ADJPLLIN source                                                               ; N/A                                                                                              ;
;             -- CORECLKIN source                                                              ; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                            ; N/A                                                                                              ;
;             -- PLLIQCLKIN source                                                             ; N/A                                                                                              ;
;             -- RXIQCLKIN source                                                              ; N/A                                                                                              ;
;             -- CLKIN(0) source                                                               ; N/A                                                                                              ;
;             -- CLKIN(1) source                                                               ; N/A                                                                                              ;
;             -- CLKIN(2) source                                                               ; N/A                                                                                              ;
;             -- CLKIN(3) source                                                               ; N/A                                                                                              ;
;     -- PLL Output Counter                                                                    ;                                                                                                  ;
;         -- system_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                                                                                                  ;
;             -- Output Clock Frequency                                                        ; 50.0 MHz                                                                                         ;
;             -- Output Clock Location                                                         ; PLLOUTPUTCOUNTER_X0_Y19_N1                                                                       ;
;             -- C Counter Odd Divider Even Duty Enable                                        ; Off                                                                                              ;
;             -- Duty Cycle                                                                    ; 50.0000                                                                                          ;
;             -- Phase Shift                                                                   ; 0.000000 degrees                                                                                 ;
;             -- C Counter                                                                     ; 6                                                                                                ;
;             -- C Counter PH Mux PRST                                                         ; 0                                                                                                ;
;             -- C Counter PRST                                                                ; 1                                                                                                ;
;                                                                                              ;                                                                                                  ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |system_soc                                                                                                   ; 424.5 (3.4)          ; 514.5 (3.4)                      ; 93.0 (0.1)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 678 (9)             ; 800 (0)                   ; 226 (226)     ; 704               ; 2     ; 8          ; 132  ; 0            ; |system_soc                                                                                                                                                                                                                                                                                                                                                                                                             ; system_soc                                        ; system_soc   ;
;    |Subsystem_ip:subsystem_ip_0|                                                                              ; 420.8 (0.3)          ; 509.6 (0.5)                      ; 91.8 (0.2)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 668 (1)             ; 797 (0)                   ; 0 (0)         ; 704               ; 2     ; 8          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0                                                                                                                                                                                                                                                                                                                                                                                 ; Subsystem_ip                                      ; system_soc   ;
;       |Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|                                                            ; 193.9 (0.0)          ; 270.0 (0.0)                      ; 78.1 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 211 (0)             ; 553 (0)                   ; 0 (0)         ; 704               ; 2     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst                                                                                                                                                                                                                                                                                                                                      ; Subsystem_ip_axi4                                 ; system_soc   ;
;          |Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|                                         ; 68.2 (68.2)          ; 93.5 (93.5)                      ; 25.8 (25.8)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 53 (53)             ; 219 (219)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst                                                                                                                                                                                                                                                                           ; Subsystem_ip_addr_decoder                         ; system_soc   ;
;          |Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|                                           ; 125.7 (44.9)         ; 176.5 (84.9)                     ; 52.3 (40.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 158 (69)            ; 334 (160)                 ; 0 (0)         ; 704               ; 2     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst                                                                                                                                                                                                                                                                             ; Subsystem_ip_axi4_module                          ; system_soc   ;
;             |Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|                                        ; 53.9 (27.5)          ; 58.3 (26.2)                      ; 5.8 (0.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 52 (5)              ; 118 (67)                  ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst                                                                                                                                                                                                                    ; Subsystem_ip_rdfifo_data                          ; system_soc   ;
;                |Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|                     ; 26.2 (26.2)          ; 32.1 (32.1)                      ; 5.9 (5.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 47 (47)             ; 51 (51)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst                                                                                                                                           ; Subsystem_ip_rdfifo_data_classic                  ; system_soc   ;
;                   |Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_data_classic_ram_generic|     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_data_classic_ram_generic                                                     ; Subsystem_ip_SimpleDualPortRAM_generic            ; system_soc   ;
;                      |altsyncram:ram_rtl_0|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_data_classic_ram_generic|altsyncram:ram_rtl_0                                ; altsyncram                                        ; work         ;
;                         |altsyncram_0qu1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_data_classic_ram_generic|altsyncram:ram_rtl_0|altsyncram_0qu1:auto_generated ; altsyncram_0qu1                                   ; work         ;
;             |Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|                                        ; 14.1 (1.3)           ; 14.3 (1.3)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (1)              ; 20 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst                                                                                                                                                                                                                    ; Subsystem_ip_rdfifo_last                          ; system_soc   ;
;                |Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|                     ; 12.8 (0.5)           ; 13.1 (0.8)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (1)              ; 18 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst                                                                                                                                           ; Subsystem_ip_rdfifo_last_classic                  ; system_soc   ;
;                   |Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit| ; 12.3 (12.3)          ; 12.3 (12.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit                                                 ; Subsystem_ip_SimpleDualPortRAM_singlebit          ; system_soc   ;
;             |Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst|                                          ; 12.8 (9.0)           ; 19.0 (9.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 36 (24)                   ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst                                                                                                                                                                                                                      ; Subsystem_ip_rdfifo_rid                           ; system_soc   ;
;                |Subsystem_ip_rdfifo_rid_classic:u_Subsystem_ip_rdfifo_rid_classic_inst|                       ; 3.8 (3.8)            ; 10.0 (10.0)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst|Subsystem_ip_rdfifo_rid_classic:u_Subsystem_ip_rdfifo_rid_classic_inst                                                                                                                                               ; Subsystem_ip_rdfifo_rid_classic                   ; system_soc   ;
;                   |Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_rid_classic_ram|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst|Subsystem_ip_rdfifo_rid_classic:u_Subsystem_ip_rdfifo_rid_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_rid_classic_ram                                                                  ; Subsystem_ip_SimpleDualPortRAM_generic            ; system_soc   ;
;                      |altsyncram:ram_rtl_0|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst|Subsystem_ip_rdfifo_rid_classic:u_Subsystem_ip_rdfifo_rid_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_rid_classic_ram|altsyncram:ram_rtl_0                                             ; altsyncram                                        ; work         ;
;                         |altsyncram_jsu1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst|Subsystem_ip_rdfifo_rid_classic:u_Subsystem_ip_rdfifo_rid_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_rid_classic_ram|altsyncram:ram_rtl_0|altsyncram_jsu1:auto_generated              ; altsyncram_jsu1                                   ; work         ;
;       |Subsystem_ip_dut:u_Subsystem_ip_dut_inst|                                                              ; 226.6 (0.0)          ; 239.1 (0.0)                      ; 13.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 456 (0)             ; 244 (0)                   ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst                                                                                                                                                                                                                                                                                                                                        ; Subsystem_ip_dut                                  ; system_soc   ;
;          |Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|                                            ; 226.6 (0.3)          ; 239.1 (0.5)                      ; 13.5 (0.2)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 456 (1)             ; 244 (0)                   ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem                                                                                                                                                                                                                                                                                ; Subsystem_ip_src_Subsystem                        ; system_soc   ;
;             |Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|                                    ; 226.2 (111.7)        ; 238.6 (116.3)                    ; 13.4 (5.1)                                        ; 1.0 (0.4)                        ; 0.0 (0.0)            ; 455 (191)           ; 244 (163)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3                                                                                                                                                                                                                   ; Subsystem_ip_src_Triggered_Subsystem3             ; system_soc   ;
;                |Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|                                   ; 37.5 (37.5)          ; 38.5 (38.5)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (88)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem                                                                                                                                                        ; Subsystem_ip_src_Triggered_Subsystem              ; system_soc   ;
;                |Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|                                  ; 39.5 (39.5)          ; 43.2 (43.2)                      ; 4.1 (4.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 88 (88)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1                                                                                                                                                       ; Subsystem_ip_src_Triggered_Subsystem              ; system_soc   ;
;                |Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|                                  ; 37.5 (37.5)          ; 40.5 (40.5)                      ; 3.1 (3.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 88 (88)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2                                                                                                                                                       ; Subsystem_ip_src_Triggered_Subsystem              ; system_soc   ;
;    |altera_reset_controller:rst_controller|                                                                   ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; system_soc   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; system_soc   ;
;    |system_soc_hps_0:hps_0|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                      ; system_soc_hps_0                                  ; system_soc   ;
;       |system_soc_hps_0_fpga_interfaces:fpga_interfaces|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                     ; system_soc_hps_0_fpga_interfaces                  ; system_soc   ;
;       |system_soc_hps_0_hps_io:hps_io|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                       ; system_soc_hps_0_hps_io                           ; system_soc   ;
;          |system_soc_hps_0_hps_io_border:border|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                 ; system_soc_hps_0_hps_io_border                    ; system_soc   ;
;             |hps_sdram:hps_sdram_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                        ; hps_sdram                                         ; system_soc   ;
;                |altera_mem_if_dll_cyclonev:dll|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                         ; altera_mem_if_dll_cyclonev                        ; system_soc   ;
;                |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                   ; altera_mem_if_hard_memory_controller_top_cyclonev ; system_soc   ;
;                |altera_mem_if_oct_cyclonev:oct|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                         ; altera_mem_if_oct_cyclonev                        ; system_soc   ;
;                |hps_sdram_p0:p0|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                        ; hps_sdram_p0                                      ; system_soc   ;
;                   |hps_sdram_p0_acv_hard_memphy:umemphy|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                   ; hps_sdram_p0_acv_hard_memphy                      ; system_soc   ;
;                      |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                            ; hps_sdram_p0_acv_hard_io_pads                     ; system_soc   ;
;                         |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                         ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; system_soc   ;
;                            |altddio_out:clock_gen[0].umem_ck_pad|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                    ; altddio_out                                       ; work         ;
;                               |ddio_out_uqe:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                        ; ddio_out_uqe                                      ; work         ;
;                            |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                          ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                         ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                         ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                         ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                          ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                           ; hps_sdram_p0_clock_pair_generator                 ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:uaddress_pad|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                  ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ubank_pad|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                     ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ucmd_pad|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                      ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ureset_n_pad|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                  ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                             ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                             ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                             ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                             ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                 ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                      |hps_sdram_p0_acv_ldc:memphy_ldc|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                   ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                |hps_sdram_pll:pll|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                      ; hps_sdram_pll                                     ; system_soc   ;
;    |system_soc_pll_0:pll_0|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                      ; system_soc_pll_0                                  ; system_soc   ;
;       |altera_pll:altera_pll_i|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |system_soc|system_soc_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                              ; altera_pll                                        ; work         ;
+---------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                        ;
+---------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                                  ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Subsystem_ip_0_SW_pin[1]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[2]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[3]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[4]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[5]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[6]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[7]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[8]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[9]              ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim1_inst_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim1_inst_MOSI   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim1_inst_SS0    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]                       ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]                       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]                       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]                       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]                       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]                       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]                       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]                       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]                       ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]                       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]                      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]                      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]                      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck                         ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n                       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke                        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n                       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n                       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n                    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt                        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]                      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]                      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]                      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO0     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO1     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO2     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_qspi_inst_IO3     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_i2c1_inst_SDA     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_i2c1_inst_SCL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]                      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]                      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]                      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]                      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]                      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]                      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]                      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]                      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]                      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]                     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]                     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]                     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]                     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]                     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]                     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]                     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]                     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]                     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]                     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]                     ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3]                   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_spim1_inst_MISO   ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin                      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; Subsystem_ip_0_SW_pin[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Subsystem_ip_0_SW_pin[1]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[2]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[3]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[4]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[5]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[6]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[7]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[8]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; Subsystem_ip_0_SW_pin[9]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO0                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO1                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO2                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_qspi_inst_IO3                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_CMD                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D0                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D1                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D2                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_sdio_inst_D3                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D0                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D1                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D2                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D3                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D4                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D5                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D6                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_D7                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_0_hps_io_hps_io_i2c1_inst_SDA                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_i2c1_inst_SCL                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_0_hps_io_hps_io_spim0_inst_MISO                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_spim1_inst_MISO                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_0_hps_io_hps_io_uart0_inst_RX                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_CLK                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_DIR                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_0_hps_io_hps_io_usb1_inst_NXT                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; Subsystem_ip_0_SW_pin[0]                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Add0~25                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Add0~29                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Add0~5                                                                                       ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Add0~25                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Add0~29                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Add0~5                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Add0~25                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Add0~29                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Add0~5                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Logical_Operator_out1                                                                                                                                                                                                ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|y[26]~0                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|y[21]~1                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|y[20]~2                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|y[22]~3                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|y[23]~4                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|y[24]~5                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|y[25]~6                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~0                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~1                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~2                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~3                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~4                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~5                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~7                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~8                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~9                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|LessThan0~10                                                                                ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|y[26]~0                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|y[21]~1                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|y[20]~2                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|y[22]~3                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|y[23]~4                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|y[24]~5                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|y[25]~6                                                                                      ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~0                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~1                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~2                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~3                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~4                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~5                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~7                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~8                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~9                                                                                  ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|LessThan0~10                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|y[26]~0                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|y[21]~1                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|y[20]~2                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|y[22]~3                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|y[23]~4                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|y[24]~5                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|y[25]~6                                                                                     ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~0                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~1                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~2                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~3                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~4                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~5                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~7                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~8                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~9                                                                                 ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|LessThan0~10                                                                                ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[21]~0                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[20]~1                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[22]~2                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[23]~3                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[11]~4                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[9]~5                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[7]~6                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[5]~7                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[1]~8                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[3]~9                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[19]~10                                                                         ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[17]~11                                                                         ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[13]~12                                                                         ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Switch1_out1[15]~13                                                                         ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Switch1_out1[1]~8                                                                            ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Switch1_out1[3]~9                                                                            ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[21]~0                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[20]~1                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[22]~2                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[23]~3                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[11]~4                                                                          ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[9]~5                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[7]~6                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[5]~7                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[1]~8                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[3]~9                                                                           ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[19]~10                                                                         ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[17]~11                                                                         ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[13]~12                                                                         ; 0                 ; 0       ;
;      - Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Switch1_out1[15]~13                                                                         ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Location                              ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|reg_enb_beta                                                                                                                                                                                                                ; LABCELL_X33_Y49_N48                   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|reg_enb_dt                                                                                                                                                                                                                  ; LABCELL_X33_Y49_N24                   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|reg_enb_rho                                                                                                                                                                                                                 ; LABCELL_X33_Y49_N30                   ; 27      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|reg_enb_sigma                                                                                                                                                                                                               ; LABCELL_X33_Y49_N27                   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|reg_enb_x0                                                                                                                                                                                                                  ; LABCELL_X33_Y49_N21                   ; 37      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|reg_enb_y0                                                                                                                                                                                                                  ; LABCELL_X33_Y49_N18                   ; 34      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|reg_enb_z0                                                                                                                                                                                                                  ; LABCELL_X33_Y49_N45                   ; 36      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Selector46~1                                                                                                                                                                                                                  ; LABCELL_X43_Y50_N39                   ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|w_d1                                                                                        ; FF_X45_Y48_N56                        ; 90      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|cache_valid                                                                                                                                                          ; FF_X46_Y48_N47                        ; 51      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|cache_wr_en                                                                                                                                                          ; LABCELL_X46_Y48_N51                   ; 45      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|out_wr_en~0                                                                                                                                                          ; LABCELL_X46_Y48_N3                    ; 46      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst|Subsystem_ip_rdfifo_rid_classic:u_Subsystem_ip_rdfifo_rid_classic_inst|w_we~0                                                                                          ; LABCELL_X45_Y48_N57                   ; 18      ; Write enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_awtransfer                                                                                                                                                                                                               ; FF_X43_Y50_N5                         ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_raddr[5]~0                                                                                                                                                                                                               ; LABCELL_X48_Y48_N39                   ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rlen[0]~0                                                                                                                                                                                                                ; LABCELL_X45_Y48_N30                   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rstate.00000001                                                                                                                                                                                                          ; FF_X47_Y51_N5                         ; 29      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_waddr[5]~0                                                                                                                                                                                                               ; LABCELL_X43_Y50_N51                   ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wstate.00000000                                                                                                                                                                                                          ; FF_X43_Y50_N32                        ; 17      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wstate.00000001                                                                                                                                                                                                          ; FF_X43_Y50_N20                        ; 20      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wtransfer                                                                                                                                                                                                                ; FF_X40_Y50_N41                        ; 28      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|enb_gated                                                                                                                                                           ; LABCELL_X30_Y51_N9                    ; 247     ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; Subsystem_ip:subsystem_ip_0|reset                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y50_N21                   ; 469     ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X40_Y50_N8                         ; 318     ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Async. clear  ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock         ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y55_N111   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y19_N1            ; 811     ; Clock         ; yes    ; Global Clock         ; GCLK6            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]     ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK13           ; --                        ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 1       ; Global Clock         ; GCLK14           ; --                        ;
; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                            ; PLLOUTPUTCOUNTER_X0_Y19_N1            ; 811     ; Global Clock         ; GCLK6            ; --                        ;
+------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                                    ; Location                         ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_data_classic_ram_generic|altsyncram:ram_rtl_0|altsyncram_0qu1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1           ; 0          ; db/system.ram0_Subsystem_ip_SimpleDualPortRAM_generic_170e2259.hdl.mif ; M10K_X41_Y49_N0                  ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_rid:u_Subsystem_ip_rdfifo_rid_inst|Subsystem_ip_rdfifo_rid_classic:u_Subsystem_ip_rdfifo_rid_classic_inst|Subsystem_ip_SimpleDualPortRAM_generic:u_Subsystem_ip_rdfifo_rid_classic_ram|altsyncram:ram_rtl_0|altsyncram_jsu1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 12           ; 16           ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 192  ; 16                          ; 12                          ; 16                          ; 12                          ; 192                 ; 2           ; 0          ; db/system.ram0_Subsystem_ip_SimpleDualPortRAM_generic_170e2a4b.hdl.mif ; M10K_X41_Y49_N0, M10K_X49_Y49_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------------------------------------------------------+----------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------+
; Fitter DSP Block Usage Summary              ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Independent 27x27             ; 8           ;
; Total number of DSP blocks    ; 8           ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 8           ;
+-------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                              ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult7~8 ; Independent 27x27 ; DSP_X32_Y47_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult2~8 ; Independent 27x27 ; DSP_X32_Y53_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult6~8 ; Independent 27x27 ; DSP_X32_Y51_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult0~8 ; Independent 27x27 ; DSP_X32_Y45_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult3~8 ; Independent 27x27 ; DSP_X20_Y47_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult4~8 ; Independent 27x27 ; DSP_X20_Y49_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult5~8 ; Independent 27x27 ; DSP_X32_Y49_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Mult1~8 ; Independent 27x27 ; DSP_X20_Y45_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 2,134 / 289,320 ( < 1 % ) ;
; C12 interconnects                           ; 13 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 815 / 119,108 ( < 1 % )   ;
; C4 interconnects                            ; 325 / 56,300 ( < 1 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 126 / 289,320 ( < 1 % )   ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 63 / 165 ( 38 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 1 / 67 ( 1 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 97 / 282 ( 34 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 427 / 84,580 ( < 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 60 / 12,676 ( < 1 % )     ;
; R14/C12 interconnect drivers                ; 55 / 20,720 ( < 1 % )     ;
; R3 interconnects                            ; 993 / 130,992 ( < 1 % )   ;
; R6 interconnects                            ; 1,687 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 5 / 360 ( 1 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                             ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                            ; 60           ; 0            ; 60           ; 0            ; 32           ; 132       ; 60           ; 0            ; 132       ; 132       ; 25           ; 84           ; 0            ; 0            ; 0            ; 25           ; 84           ; 0            ; 0            ; 0            ; 2            ; 84           ; 109          ; 0            ; 0            ; 0            ; 0            ; 48           ;
; Total Unchecked                       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                    ; 72           ; 132          ; 72           ; 132          ; 100          ; 0         ; 72           ; 132          ; 0         ; 0         ; 107          ; 48           ; 132          ; 132          ; 132          ; 107          ; 48           ; 132          ; 132          ; 132          ; 130          ; 48           ; 23           ; 132          ; 132          ; 132          ; 132          ; 84           ;
; Total Fail                            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Subsystem_ip_0_SW_pin[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_MDC    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_TX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_SS0     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_STP     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim0_inst_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim0_inst_MOSI   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim0_inst_SS0    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim1_inst_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim1_inst_MOSI   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_spim1_inst_SS0    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_uart0_inst_TX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_a[0]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[1]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[2]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[3]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[4]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[5]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[6]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[7]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[8]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[9]                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[10]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[11]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[12]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[13]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_a[14]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ba[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ck                         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_ck_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_cke                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cs_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_ras_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_cas_n                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_we_n                       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_reset_n                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_odt                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dm[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_MDIO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO0     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO1     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO2     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_qspi_inst_IO3     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_CMD     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_sdio_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D0      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D1      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D2      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D3      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D4      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D5      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D6      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_usb1_inst_D7      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_i2c1_inst_SDA     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_i2c1_inst_SCL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dq[0]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[1]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[2]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[3]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[4]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[5]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[6]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[7]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[8]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[9]                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[10]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[11]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[12]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[13]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[14]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[15]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[16]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[17]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[18]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[19]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[20]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[21]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[22]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[23]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[24]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[25]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[26]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[27]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[28]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[29]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[30]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dq[31]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_mem_dqs[0]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[1]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[2]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs[3]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[0]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[1]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[2]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; memory_mem_dqs_n[3]                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_0_hps_io_hps_io_emac1_inst_RXD0   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD1   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD2   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RXD3   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CLK ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_emac1_inst_RX_CTL ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_spim0_inst_MISO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_spim1_inst_MISO   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_uart0_inst_RX     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_DIR     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_0_hps_io_hps_io_usb1_inst_NXT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memory_oct_rzqin                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Subsystem_ip_0_SW_pin[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                 ;
+-------------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                       ; Destination Clock(s)                              ; Delay Added in ns ;
+-------------------------------------------------------+---------------------------------------------------+-------------------+
; hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk     ; hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk ; 64.3              ;
; hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk,I/O ; hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk ; 3.6               ;
+-------------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[23]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.629             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[4]                                                                             ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[3]                                                                               ; 0.549             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|fifo_valid                                                                                                                                                                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[3]                                                                               ; 0.516             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[25]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.513             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[23]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[23]                                                                                           ; 0.478             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_raddr[2]                                                                                                                                                                                                                      ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_raddr[15]                                                                                                                                                                                                                       ; 0.471             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_waddr[2]                                                                                                                                                                                                                      ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_waddr[15]                                                                                                                                                                                                                       ; 0.470             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[26]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                                           ; 0.468             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[10]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                                           ; 0.440             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[10]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                                           ; 0.440             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[11]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                                           ; 0.440             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[11]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                                           ; 0.440             ;
; Subsystem_ip_0_SW_pin[0]                                                                                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                                           ; 0.440             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_RST                                                                                                                                                                                                                    ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[12]~_Duplicate_1                                                                                                                                           ; 0.440             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_back_indx[2]                                                                                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_back_indx[0]                                                                                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_back_indx[1]                                                                                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[3]                                                                             ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[2]                                                                             ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[1]                                                                             ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_ar_transfer                                                                                                                                                                                                                   ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[0]                                                                             ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~7    ; 0.438             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[25]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[26]                                                                                           ; 0.431             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2495                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_waddr_inc[2]                                                                                                                                                                                                                    ; 0.429             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[26]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[26]                                                                                           ; 0.428             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[25]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[26]                                                                                           ; 0.428             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[22]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[23]                                                                                           ; 0.419             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[26]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[26]                                                                                           ; 0.419             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|out_valid                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[3]                                                                               ; 0.406             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|cache_valid                                                                                                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_sample_count[3]                                                                               ; 0.406             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[23]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]                                                                                                                                                        ; 0.398             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2489                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wid[0]                                                                                                                                                                                                                          ; 0.398             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2478                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wid[11]                                                                                                                                                                                                                         ; 0.394             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[22]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[5]                                                                                                                                                        ; 0.386             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[15]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[18]                                                                                           ; 0.369             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_y0[19]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem1|Unit_Delay2_out1[19]                                                                                           ; 0.368             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[1]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[21]                                                                                           ; 0.362             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2488                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wid[1]                                                                                                                                                                                                                          ; 0.361             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2486                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wid[3]                                                                                                                                                                                                                          ; 0.361             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rlast_1                                                                                                                                                                                                                       ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rlast_1                                                                                                                                                                                                                         ; 0.357             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rstate.00000000                                                                                                                                                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_raddr_inc[2]                                                                                                                                                                                                                    ; 0.357             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2479                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wid[10]                                                                                                                                                                                                                         ; 0.354             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2487                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wid[2]                                                                                                                                                                                                                          ; 0.354             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[9]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[21]                                                                                           ; 0.353             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[17]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem2|Unit_Delay2_out1[21]                                                                                           ; 0.352             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~1  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.347             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~9  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.347             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~5  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.347             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~13 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.347             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[3]                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.347             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[2]                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.347             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_z0[15]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1[15]~_Duplicate_1                                                                                                                                          ; 0.345             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[0]                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[2]                                                                                 ; 0.345             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2494                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_waddr_inc[2]                                                                                                                                                                                                                    ; 0.344             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wstate.00000001                                                                                                                                                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_awtransfer                                                                                                                                                                                                                      ; 0.343             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|w_d2[22]                                                                                         ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|cache_data[22]                                                                                                                                                              ; 0.342             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[1]                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_front_indx[2]                                                                                 ; 0.342             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[10]~_Duplicate_2                                                                                                                                        ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1_last_value[10]                                                                                                                                            ; 0.338             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1[11]~_Duplicate_2                                                                                                                                        ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay1_out1_last_value[11]                                                                                                                                            ; 0.338             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Trigger_delayed                                                                                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay2_out1_last_value[13]                                                                                                                                            ; 0.338             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_wstate.00000000                                                                                                                                                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rstate.00000000                                                                                                                                                                                                                 ; 0.331             ;
; system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2430                                                                                                                                                                                                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rid_1[5]                                                                                                                                                                                                                        ; 0.317             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~0  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.315             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~8  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.315             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~4  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.315             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~12 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|data_int ; 0.315             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_data:u_Subsystem_ip_rdfifo_data_inst|Subsystem_ip_rdfifo_data_classic:u_Subsystem_ip_rdfifo_data_classic_inst|fifo_back_indx[3]                                                                                ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|Subsystem_ip_rdfifo_last:u_Subsystem_ip_rdfifo_last_inst|Subsystem_ip_rdfifo_last_classic:u_Subsystem_ip_rdfifo_last_classic_inst|Subsystem_ip_SimpleDualPortRAM_singlebit:u_Subsystem_ip_rdfifo_last_classic_ram_singlebit|ram~6    ; 0.310             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rstate.00000001                                                                                                                                                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rd_active                                                                                                                                                                                                                       ; 0.309             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rstate.00000010                                                                                                                                                                                                               ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_axi4_module:u_Subsystem_ip_axi4_module_inst|axi4_rlen[7]                                                                                                                                                                                                                         ; 0.308             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[18]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[18]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[19]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[19]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[16]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[16]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[17]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[17]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[12]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[12]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[13]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[13]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[14]                                                                                                                                                                                                                 ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[14]                                                                                          ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[8]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[8]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[9]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[9]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[6]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[6]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[7]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[7]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[4]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[4]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[5]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[5]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[0]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[0]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Subsystem_ip_src_Triggered_Subsystem:u_Triggered_Subsystem|Unit_Delay2_out1[1]                                                                                           ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[1]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
; Subsystem_ip:subsystem_ip_0|Subsystem_ip_axi4:u_Subsystem_ip_axi4_inst|Subsystem_ip_addr_decoder:u_Subsystem_ip_addr_decoder_inst|write_reg_x0[2]                                                                                                                                                                                                                  ; Subsystem_ip:subsystem_ip_0|Subsystem_ip_dut:u_Subsystem_ip_dut_inst|Subsystem_ip_src_Subsystem:u_Subsystem_ip_src_Subsystem|Subsystem_ip_src_Triggered_Subsystem3:u_Triggered_Subsystem3|Unit_Delay_out1[22]~_Duplicate_1                                                                                                                                           ; 0.305             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system_soc_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 74
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G13
    Info (11162): system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G14
    Info (11162): system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 895 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'qsys_prj/system_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_CLK] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_MOSI] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim0_inst_MISO] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim0_inst_SS0] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 63
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 64
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 65
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 66
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at system_soc_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at system_soc_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_hps_io_border.sdc Line: 70
Info (332104): Reading SDC File: 'qsys_prj/system_soc/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sdc'
Warning (332060): Node: hps_0_hps_io_hps_io_usb1_inst_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by hps_0_hps_io_hps_io_usb1_inst_CLK
Warning (332060): Node: hps_0_hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by hps_0_hps_io_hps_io_i2c1_inst_SCL
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: hps_0|fpga_interfaces|hps2fpga|clk  to: system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3457
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 hps_0|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332111):    2.500 hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 270 registers into blocks of type DSP block
    Extra Info (176220): Created 189 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 4.45 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:15
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 69
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 69
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 69
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 69
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 70
    Info (169185): Following pins have the same dynamic on-chip termination control: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/qsys_prj/system_soc/synthesis/system_soc.v Line: 70
Info (144001): Generated suppressed messages file C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 135 warnings
    Info: Peak virtual memory: 3435 megabytes
    Info: Processing ended: Wed May 08 13:07:32 2019
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:02:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/labuser/Desktop/pr/3dscope/hdl_prj/quartus_prj/system.fit.smsg.


