// Seed: 2268551351
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    output logic id_5
);
  wor id_6;
  assign id_2 = id_6[1];
endmodule
