Fitter report for cycloneIII_3c25_niosII_standard
Mon Jun 23 00:37:07 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. I/O Assignment Warnings
  5. Fitter Netlist Optimizations
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. Bidir Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. PLL Summary
 14. PLL Usage
 15. Output Pin Default Load For Reported TCO
 16. altmemphy Summary
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Mon Jun 23 00:37:03 2008    ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                      ; cycloneIII_3c25_niosII_standard          ;
; Top-level Entity Name              ; cycloneIII_3c25_niosII_standard          ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C25F324C8                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 9,416 / 24,624 ( 38 % )                  ;
;     Total combinational functions  ; 7,831 / 24,624 ( 32 % )                  ;
;     Dedicated logic registers      ; 5,363 / 24,624 ( 22 % )                  ;
; Total registers                    ; 5597                                     ;
; Total pins                         ; 122 / 216 ( 56 % )                       ;
; Total virtual pins                 ; 1                                        ;
; Total memory bits                  ; 72,456 / 608,256 ( 12 % )                ;
; Embedded Multiplier 9-bit elements ; 4 / 132 ( 3 % )                          ;
; Total PLLs                         ; 2 / 4 ( 50 % )                           ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP3C25F324C8                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ; 1                                     ;
; Use TimeQuest Timing Analyzer                                      ; On                                    ; Off                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Optimize Hold Timing                                               ; All paths                             ; IO Paths and Minimum TPD Paths        ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Fast                                  ; Normal                                ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Fast-Corner Timing                                        ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                         ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Global Memory Control Signals                                 ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                               ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                  ; Off                                   ; Off                                   ;
; Maximum number of global clocks allowed                            ; -1                                    ; -1                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+-----------------------+-------------------------------+
; Pin Name              ; Reason                        ;
+-----------------------+-------------------------------+
; top_reset_n           ; Incomplete set of assignments ;
; top_clkin_50          ; Incomplete set of assignments ;
; altera_reserved_tms   ; Incomplete set of assignments ;
; altera_reserved_tck   ; Incomplete set of assignments ;
; altera_reserved_tdi   ; Incomplete set of assignments ;
; top_button[3]         ; Incomplete set of assignments ;
; top_button[2]         ; Incomplete set of assignments ;
; top_button[1]         ; Incomplete set of assignments ;
; top_button[0]         ; Incomplete set of assignments ;
; top_flash_cs_n        ; Incomplete set of assignments ;
; top_flash_oe_n        ; Incomplete set of assignments ;
; top_flash_reset_n     ; Incomplete set of assignments ;
; top_flash_ssram_a[1]  ; Incomplete set of assignments ;
; top_flash_ssram_a[2]  ; Incomplete set of assignments ;
; top_flash_ssram_a[3]  ; Incomplete set of assignments ;
; top_flash_ssram_a[4]  ; Incomplete set of assignments ;
; top_flash_ssram_a[5]  ; Incomplete set of assignments ;
; top_flash_ssram_a[6]  ; Incomplete set of assignments ;
; top_flash_ssram_a[7]  ; Incomplete set of assignments ;
; top_flash_ssram_a[8]  ; Incomplete set of assignments ;
; top_flash_ssram_a[9]  ; Incomplete set of assignments ;
; top_flash_ssram_a[10] ; Incomplete set of assignments ;
; top_flash_ssram_a[11] ; Incomplete set of assignments ;
; top_flash_ssram_a[12] ; Incomplete set of assignments ;
; top_flash_ssram_a[13] ; Incomplete set of assignments ;
; top_flash_ssram_a[14] ; Incomplete set of assignments ;
; top_flash_ssram_a[15] ; Incomplete set of assignments ;
; top_flash_ssram_a[16] ; Incomplete set of assignments ;
; top_flash_ssram_a[17] ; Incomplete set of assignments ;
; top_flash_ssram_a[18] ; Incomplete set of assignments ;
; top_flash_ssram_a[19] ; Incomplete set of assignments ;
; top_flash_ssram_a[20] ; Incomplete set of assignments ;
; top_flash_ssram_a[21] ; Incomplete set of assignments ;
; top_flash_ssram_a[22] ; Incomplete set of assignments ;
; top_flash_ssram_a[23] ; Incomplete set of assignments ;
; top_flash_wr_n        ; Incomplete set of assignments ;
; top_led[0]            ; Incomplete set of assignments ;
; top_led[1]            ; Incomplete set of assignments ;
; top_mem_addr[0]       ; Missing slew rate             ;
; top_mem_addr[1]       ; Missing slew rate             ;
; top_mem_addr[2]       ; Missing slew rate             ;
; top_mem_addr[3]       ; Missing slew rate             ;
; top_mem_addr[4]       ; Missing slew rate             ;
; top_mem_addr[5]       ; Missing slew rate             ;
; top_mem_addr[6]       ; Missing slew rate             ;
; top_mem_addr[7]       ; Missing slew rate             ;
; top_mem_addr[8]       ; Missing slew rate             ;
; top_mem_addr[9]       ; Missing slew rate             ;
; top_mem_addr[10]      ; Missing slew rate             ;
; top_mem_addr[11]      ; Missing slew rate             ;
; top_mem_addr[12]      ; Missing slew rate             ;
; top_mem_ba[0]         ; Missing slew rate             ;
; top_mem_ba[1]         ; Missing slew rate             ;
; top_mem_cas_n         ; Missing slew rate             ;
; top_mem_cke           ; Missing slew rate             ;
; top_mem_cs_n          ; Missing slew rate             ;
; top_mem_dm[0]         ; Missing slew rate             ;
; top_mem_dm[1]         ; Missing slew rate             ;
; top_mem_ras_n         ; Missing slew rate             ;
; top_mem_we_n          ; Missing slew rate             ;
; top_ssram_adsc_n      ; Missing slew rate             ;
; top_ssram_bw_n[0]     ; Missing slew rate             ;
; top_ssram_bw_n[1]     ; Missing slew rate             ;
; top_ssram_bw_n[2]     ; Missing slew rate             ;
; top_ssram_bw_n[3]     ; Missing slew rate             ;
; top_ssram_bwe_n       ; Missing slew rate             ;
; top_ssram_ce_n        ; Missing slew rate             ;
; top_ssram_clk         ; Missing slew rate             ;
; top_ssram_oe_n        ; Missing slew rate             ;
; altera_reserved_tdo   ; Incomplete set of assignments ;
; top_flash_ssram_d[0]  ; Incomplete set of assignments ;
; top_flash_ssram_d[1]  ; Incomplete set of assignments ;
; top_flash_ssram_d[2]  ; Incomplete set of assignments ;
; top_flash_ssram_d[3]  ; Incomplete set of assignments ;
; top_flash_ssram_d[4]  ; Incomplete set of assignments ;
; top_flash_ssram_d[5]  ; Incomplete set of assignments ;
; top_flash_ssram_d[6]  ; Incomplete set of assignments ;
; top_flash_ssram_d[7]  ; Incomplete set of assignments ;
; top_flash_ssram_d[8]  ; Incomplete set of assignments ;
; top_flash_ssram_d[9]  ; Incomplete set of assignments ;
; top_flash_ssram_d[10] ; Incomplete set of assignments ;
; top_flash_ssram_d[11] ; Incomplete set of assignments ;
; top_flash_ssram_d[12] ; Incomplete set of assignments ;
; top_flash_ssram_d[13] ; Incomplete set of assignments ;
; top_flash_ssram_d[14] ; Incomplete set of assignments ;
; top_flash_ssram_d[15] ; Incomplete set of assignments ;
; top_flash_ssram_d[16] ; Incomplete set of assignments ;
; top_flash_ssram_d[17] ; Incomplete set of assignments ;
; top_flash_ssram_d[18] ; Incomplete set of assignments ;
; top_flash_ssram_d[19] ; Incomplete set of assignments ;
; top_flash_ssram_d[20] ; Incomplete set of assignments ;
; top_flash_ssram_d[21] ; Incomplete set of assignments ;
; top_flash_ssram_d[22] ; Incomplete set of assignments ;
; top_flash_ssram_d[23] ; Incomplete set of assignments ;
; top_flash_ssram_d[24] ; Incomplete set of assignments ;
; top_flash_ssram_d[25] ; Incomplete set of assignments ;
; top_flash_ssram_d[26] ; Incomplete set of assignments ;
; top_flash_ssram_d[27] ; Incomplete set of assignments ;
; top_flash_ssram_d[28] ; Incomplete set of assignments ;
; top_flash_ssram_d[29] ; Incomplete set of assignments ;
; top_flash_ssram_d[30] ; Incomplete set of assignments ;
; top_flash_ssram_d[31] ; Incomplete set of assignments ;
; top_mem_clk           ; Missing slew rate             ;
; top_mem_clk_n         ; Missing slew rate             ;
; top_mem_dq[0]         ; Missing slew rate             ;
; top_mem_dq[1]         ; Missing slew rate             ;
; top_mem_dq[2]         ; Missing slew rate             ;
; top_mem_dq[3]         ; Missing slew rate             ;
; top_mem_dq[4]         ; Missing slew rate             ;
; top_mem_dq[5]         ; Missing slew rate             ;
; top_mem_dq[6]         ; Missing slew rate             ;
; top_mem_dq[7]         ; Missing slew rate             ;
; top_mem_dq[8]         ; Missing slew rate             ;
; top_mem_dq[9]         ; Missing slew rate             ;
; top_mem_dq[10]        ; Missing slew rate             ;
; top_mem_dq[11]        ; Missing slew rate             ;
; top_mem_dq[12]        ; Missing slew rate             ;
; top_mem_dq[13]        ; Missing slew rate             ;
; top_mem_dq[14]        ; Missing slew rate             ;
; top_mem_dq[15]        ; Missing slew rate             ;
; top_mem_dqs[0]        ; Missing slew rate             ;
; top_mem_dqs[1]        ; Missing slew rate             ;
+-----------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action           ; Operation          ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAA            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated       ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                               ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2                                                                                                         ; DATAB            ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|q_b[0]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Timing optimization                    ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|q_b[1]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[0].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[1].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[2].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[3].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[4].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[5].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[6].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[7].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[0].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[1].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[2].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[3].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[4].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[5].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[6].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[7].dq_obuf ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                                                                                                                                                                         ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|adsc_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_adsc_n~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|adsc_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[0]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[1]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[2]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bw_n[3]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bw_n_to_the_ssram[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bwe_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_bwe_n~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|bwe_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|chipenable1_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_ce_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|chipenable1_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[31]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[30]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[29]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[28]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[27]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[26]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[25]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[24]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                     ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[23]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[22]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[21]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[20]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[19]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[18]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[17]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[16]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[15]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[14]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[13]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[12]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[11]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[10]~output                                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[9]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[8]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[7]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[6]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[5]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[4]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[3]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[2]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                    ; Q                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[1]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ; top_flash_ssram_d[0]~output                                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Inverted         ; Register Packing   ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[0]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[1]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[2]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[3]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[4]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[5]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[6]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[7]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[8]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[9]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[10]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[11]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[12]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[13]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[14]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[15]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[16]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[17]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[18]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[19]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[20]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[21]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[22]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[23]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[24]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[25]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[26]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[27]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[28]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[29]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[30]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_outgoing_flash_ssram_tristate_bridge_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_d[31]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[1]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[2]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[3]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[4]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[5]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[6]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[7]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[8]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[9]~output                                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[10]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[11]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[12]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[13]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[14]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[15]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[16]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[17]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[18]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[19]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[20]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[21]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[22]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|flash_ssram_tristate_bridge_address[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_ssram_a[23]~output                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[0]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[1]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[2]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[3]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[4]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[5]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[6]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[7]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[8]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[9]~input                                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[10]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[11]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[12]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[13]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[14]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[15]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[16]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[17]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[18]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[19]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[20]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[21]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[22]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[23]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[24]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[25]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[26]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[27]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[28]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[29]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[30]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|incoming_flash_ssram_tristate_bridge_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Fast Input Register assignment         ; Q         ;                ; top_flash_ssram_d[31]~input                                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|outputenable_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_ssram_oe_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|outputenable_n_to_the_ssram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_oe_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_cs_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register  ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ; top_flash_wr_n~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Inverted         ; Register Packing   ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed_OTERM1254                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_data_ram_ld_align_sign_bit_OTERM1252                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]_OTERM723                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]_OTERM1038                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[0]_OTERM1040                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]_OTERM721                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]_OTERM719                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]_OTERM1042                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]_OTERM1044                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset_nxt[0]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_rd_addr_offset_nxt[1]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_wr_active_RTM01263                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_wr_active_RTM01263                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]_OTERM961                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]_OTERM963                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]_OTERM965                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[0]_OTERM967                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM715                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM1031                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[1]_OTERM1033                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM717                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1017                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1019                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1021_OTERM1258                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1021_OTERM1260                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[2]_OTERM1021_OTERM1262                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM1009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM1011                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt[3]_OTERM1013                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt_nxt[2]~210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt_nxt[2]~210_RTM01264                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt_nxt[3]~206                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt_nxt[3]~206_RTM01015                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[0]_OTERM447                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[1]_OTERM1226                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[2]_OTERM1222                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[3]_OTERM1218                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[4]_OTERM1214                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[5]_OTERM1210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[6]_OTERM1206                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[7]_OTERM1202                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[8]_OTERM465                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[8]_OTERM1248                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[9]_OTERM1224                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[10]_OTERM471                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[10]_OTERM1220                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[11]_OTERM1216                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[12]_OTERM477                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[12]_OTERM1212                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[13]_OTERM1208                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[14]_OTERM1204                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[15]_OTERM1200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[20]_OTERM487                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[24]_OTERM1246                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[25]_OTERM1244                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[26]_OTERM1242                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[27]_OTERM1240                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[28]_OTERM1238                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[29]_OTERM1236                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[30]_OTERM1234                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_inst_result[31]_OTERM1228                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_byte1_fill_OTERM1232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_byte2_byte3_fill_OTERM1256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_sh8_OTERM1250                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ld_align_sh16_OTERM1230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM97                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_OTERM99                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_nxt~203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_nxt~203_RESYN1507_BDD1508                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mem_stall_nxt~204_OTERM1314                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[16]_OTERM1198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[17]_OTERM1196                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[18]_OTERM1194                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[19]_OTERM1192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[20]_OTERM1190                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[21]_OTERM1188                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[22]_OTERM1186                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[23]_OTERM1184                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[24]_OTERM1182                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[25]_OTERM1180                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[26]_OTERM1178                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[27]_OTERM1176                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[28]_OTERM1174                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[29]_OTERM1172                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[30]_OTERM1170                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_result[31]_OTERM1168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_regnum_a_cmp_D_OTERM489                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_regnum_b_cmp_D_OTERM493                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[0]_OTERM449                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[1]_OTERM451                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[2]_OTERM453                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[3]_OTERM455                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[4]_OTERM457                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[5]_OTERM459                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[6]_OTERM461                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[7]_OTERM463                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[8]_OTERM467                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[9]_OTERM469                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[10]_OTERM473                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[11]_OTERM475                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[12]_OTERM479                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[13]_OTERM481                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[14]_OTERM483                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result[15]_OTERM485                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~23554_OTERM987                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~23556                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~23556_RESYN1651_BDD1652                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~23556_RESYN1653_BDD1654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[1]~23548_OTERM1280                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[1]~23550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[1]~23550_RESYN1647_BDD1648                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[1]~23550_RESYN1649_BDD1650                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[2]~23542_OTERM1278                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[2]~23544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[2]~23544_RESYN1643_BDD1644                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[2]~23544_RESYN1645_BDD1646                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[3]~23536_OTERM1276                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[3]~23538                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[3]~23538_RESYN1639_BDD1640                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[3]~23538_RESYN1641_BDD1642                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[4]~23530_OTERM1274                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[4]~23532                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[4]~23532_RESYN1635_BDD1636                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[4]~23532_RESYN1637_BDD1638                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~23524_OTERM1272                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~23526                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~23526_RESYN1631_BDD1632                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~23526_RESYN1633_BDD1634                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~23518_OTERM1270                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~23520                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~23520_RESYN1627_BDD1628                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~23520_RESYN1629_BDD1630                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[7]~23512_OTERM1268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[7]~23514                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[7]~23514_RESYN1623_BDD1624                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[7]~23514_RESYN1625_BDD1626                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[8]~23508                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[8]~23508_RESYN1619_BDD1620                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[8]~23508_RESYN1621_BDD1622                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[9]~23503                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[9]~23503_RESYN1615_BDD1616                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[9]~23503_RESYN1617_BDD1618                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~23498                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~23498_RESYN1611_BDD1612                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~23498_RESYN1613_BDD1614                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[11]~23493                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[11]~23493_RESYN1607_BDD1608                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[11]~23493_RESYN1609_BDD1610                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[12]~23488                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[12]~23488_RESYN1603_BDD1604                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[12]~23488_RESYN1605_BDD1606                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~23483                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~23483_RESYN1599_BDD1600                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~23483_RESYN1601_BDD1602                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[14]~23478                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[14]~23478_RESYN1595_BDD1596                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[14]~23478_RESYN1597_BDD1598                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[15]~23473                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[15]~23473_RESYN1591_BDD1592                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[15]~23473_RESYN1593_BDD1594                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add5~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add19~94                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add19~95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Add19~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_starting~63                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_starting~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1023                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1025                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1027                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_inst_ram_hit_OTERM1029                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_issue                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_imm[0]~2488                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_imm[31]~2457                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20592                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20593                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20594                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20595                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20596                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20597                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20598                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20599                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20600                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20601                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20602                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20603                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20604                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20605                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20606                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20610                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20611                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20612                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20634                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20635                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_src2_reg~20636                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[8]~10291                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[8]~10292                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[8]~10292_RESYN1585_BDD1586                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[8]~10292_RESYN1587_BDD1588                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[9]~10283                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[9]~10284                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[9]~10284_RESYN1573_BDD1574                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[9]~10284_RESYN1575_BDD1576                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[10]~10287                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[10]~10288                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[10]~10288_RESYN1581_BDD1582                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[10]~10288_RESYN1583_BDD1584                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[11]~10285                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[11]~10286                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[11]~10286_RESYN1577_BDD1578                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[11]~10286_RESYN1579_BDD1580                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[12]~10276                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[12]~10277                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[12]~10277_RESYN1565_BDD1566                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[12]~10277_RESYN1567_BDD1568                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[13]~10274                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[13]~10275                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[13]~10275_RESYN1561_BDD1562                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[13]~10275_RESYN1563_BDD1564                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[14]~10272                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[14]~10273                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[14]~10273_RESYN1557_BDD1558                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[14]~10273_RESYN1559_BDD1560                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[15]~10270                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[15]~10271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[15]~10271_RESYN1553_BDD1554                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[15]~10271_RESYN1555_BDD1556                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[16]~10268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[16]~10269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[16]~10269_RESYN1549_BDD1550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[16]~10269_RESYN1551_BDD1552                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[17]~10266                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[17]~10267                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[17]~10267_RESYN1545_BDD1546                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[17]~10267_RESYN1547_BDD1548                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[18]~10264                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[18]~10265                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[18]~10265_RESYN1541_BDD1542                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[18]~10265_RESYN1543_BDD1544                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[19]~10262                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[19]~10263                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[19]~10263_RESYN1537_BDD1538                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[19]~10263_RESYN1539_BDD1540                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[20]~10260                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[20]~10261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[20]~10261_RESYN1533_BDD1534                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[20]~10261_RESYN1535_BDD1536                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[21]~10258                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[21]~10259                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[21]~10259_RESYN1529_BDD1530                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[21]~10259_RESYN1531_BDD1532                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[22]~10256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[22]~10257                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[22]~10257_RESYN1525_BDD1526                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[22]~10257_RESYN1527_BDD1528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[23]~10254                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[23]~10255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[23]~10255_RESYN1521_BDD1522                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[23]~10255_RESYN1523_BDD1524                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[24]~10252                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[24]~10253                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[24]~10253_RESYN1517_BDD1518                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[24]~10253_RESYN1519_BDD1520                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[25]~10281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[25]~10282                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[25]~10282_RESYN1569_BDD1570                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[25]~10282_RESYN1571_BDD1572                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[26]~10250                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[26]~10251                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[26]~10251_RESYN1513_BDD1514                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_alu_result[26]~10251_RESYN1515_BDD1516                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_hbreak_req_RTM0230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_hbreak_req_RTM0230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_rot_left_mask~90                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[0]_OTERM531                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[1]_OTERM535                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[2]_OTERM539                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[3]_OTERM543                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[4]_OTERM547                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[5]_OTERM551                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[6]_OTERM555                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[7]_OTERM559                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[8]_OTERM563                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[9]_OTERM567                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[10]_OTERM571                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[11]_OTERM575                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[12]_OTERM579                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[13]_OTERM583                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[14]_OTERM587                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[15]_OTERM591                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[16]_OTERM595                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[17]_OTERM599                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[18]_OTERM603                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[19]_OTERM607                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[20]_OTERM611                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[21]_OTERM615                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[22]_OTERM619                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[23]_OTERM623                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[24]_OTERM627                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[25]_OTERM631                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[26]_OTERM635                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[27]_OTERM639                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[28]_OTERM643                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[29]_OTERM647                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[30]_OTERM651                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src1[31]_OTERM655                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[0]_NEW532_RESYN1655_BDD1656                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[0]_NEW532_RESYN1657_BDD1658                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[0]_OTERM533                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]_OTERM537                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]~257                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]~257_RESYN1951_BDD1952                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]~257_RESYN1953_BDD1954                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]~257_RESYN1957_BDD1958                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]~257_RESYN1959_BDD1960                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]~257_RESYN1961_BDD1962                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[1]~257_RESYN1963_BDD1964                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[2]_OTERM541                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[3]_OTERM545                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[4]_OTERM549                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[5]_OTERM553                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[6]_OTERM557                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[7]_OTERM561                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[8]_OTERM565                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]_OTERM569                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265_RESYN1937_BDD1938                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265_RESYN1939_BDD1940                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265_RESYN1941_BDD1942                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265_RESYN1943_BDD1944                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265_RESYN1945_BDD1946                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265_RESYN1947_BDD1948                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[9]~265_RESYN1949_BDD1950                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[10]_OTERM573                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]_OTERM577                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267_RESYN1923_BDD1924                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267_RESYN1925_BDD1926                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267_RESYN1927_BDD1928                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267_RESYN1929_BDD1930                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267_RESYN1931_BDD1932                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267_RESYN1933_BDD1934                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[11]~267_RESYN1935_BDD1936                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]_OTERM581                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268_RESYN1909_BDD1910                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268_RESYN1911_BDD1912                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268_RESYN1913_BDD1914                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268_RESYN1915_BDD1916                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268_RESYN1917_BDD1918                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268_RESYN1919_BDD1920                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[12]~268_RESYN1921_BDD1922                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]_OTERM585                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269_RESYN1895_BDD1896                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269_RESYN1897_BDD1898                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269_RESYN1899_BDD1900                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269_RESYN1901_BDD1902                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269_RESYN1903_BDD1904                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269_RESYN1905_BDD1906                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[13]~269_RESYN1907_BDD1908                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]_OTERM589                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270_RESYN1881_BDD1882                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270_RESYN1883_BDD1884                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270_RESYN1885_BDD1886                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270_RESYN1887_BDD1888                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270_RESYN1889_BDD1890                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270_RESYN1891_BDD1892                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[14]~270_RESYN1893_BDD1894                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]_OTERM593                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271_RESYN1867_BDD1868                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271_RESYN1869_BDD1870                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271_RESYN1871_BDD1872                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271_RESYN1873_BDD1874                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271_RESYN1875_BDD1876                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271_RESYN1877_BDD1878                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[15]~271_RESYN1879_BDD1880                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[16]_OTERM597                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[17]_OTERM601                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[18]_OTERM605                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[19]_OTERM609                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[20]_OTERM613                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[21]_OTERM617                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[22]_OTERM621                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[23]_OTERM625                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[24]_OTERM629                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[25]_OTERM633                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[26]_OTERM637                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[27]_OTERM641                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[28]_OTERM645                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[29]_OTERM649                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[30]_OTERM653                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]_OTERM657                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]_OTERM1052                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]_OTERM1054                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_src2[31]_OTERM1056                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_valid~29_RTM0226                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_valid~29_RTM0226                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_ic_data_rd_addr_nxt[0]~3143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[10]_OTERM515                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[11]_OTERM511                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[12]_OTERM529                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[13]_OTERM521                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[14]_OTERM507                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[15]_OTERM501                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[16]_OTERM523                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[17]_OTERM527                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[18]_OTERM517                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[19]_OTERM519                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[20]_OTERM509                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[21]_OTERM525                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[22]_OTERM513                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[23]_OTERM505                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc[24]_OTERM503                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_pc_plus_one[0]~50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_dc_potential_hazard_after_st~102                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_dc_potential_hazard_after_st~107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_dc_potential_hazard_after_st~107_RESYN1509_BDD1510                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_dc_potential_hazard_after_st~107_RESYN1511_BDD1512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_OTERM223                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_OTERM225                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_OTERM229                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_nxt~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_nxt~36_RTM0227                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_nxt~36_RTM0231                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_pipe_flush_waddr[24]~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_regnum_a_cmp_D_OTERM499                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_regnum_b_cmp_D_OTERM497                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_mask[1]~64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[0]_OTERM323                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[0]~416                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[1]_OTERM339                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[1]~424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[2]_OTERM355                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[2]~432                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[3]_OTERM371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[3]~440                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[4]_OTERM325                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[4]~423                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[5]_OTERM341                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[5]~431                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[6]_OTERM357                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[6]~439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[7]_OTERM373                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[7]~447                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[8]_OTERM327                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[8]~422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[9]_OTERM343                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[9]~430                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[10]_OTERM359                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[10]~438                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[11]_OTERM375                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[11]~446                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[12]_OTERM329                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[12]~421                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[13]_OTERM345                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[13]~429                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[14]_OTERM361                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[14]~437                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[15]_OTERM377                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[15]~445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[16]_OTERM315                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[16]~420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[17]_OTERM331                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[17]~428                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[18]_OTERM347                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[18]~436                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[19]_OTERM363                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[19]~444                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[20]_OTERM317                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[20]~419                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[21]_OTERM333                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[21]~427                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[22]_OTERM349                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[22]~435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[23]_OTERM365                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[23]~443                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[24]_OTERM319                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[24]~418                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[25]_OTERM335                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[25]~426                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[26]_OTERM351                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[26]~434                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[27]_OTERM367                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[27]~442                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[28]_OTERM321                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[28]~417                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[29]_OTERM337                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[29]~425                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[30]_OTERM353                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[30]~433                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[31]_OTERM369                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_rot_step1[31]~441                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[0]_OTERM727                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[1]_OTERM731                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[2]_OTERM735                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[3]_OTERM739                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[4]_OTERM743                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[5]_OTERM747                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[6]_OTERM751                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[7]_OTERM755                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[8]_OTERM759                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[9]_OTERM763                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[10]_OTERM767                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[11]_OTERM771                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[12]_OTERM775                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[13]_OTERM779                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[14]_OTERM783                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[15]_OTERM787                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[16]_OTERM725                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[17]_OTERM729                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[18]_OTERM733                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[19]_OTERM737                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[20]_OTERM741                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[21]_OTERM745                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[22]_OTERM749                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[23]_OTERM753                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[24]_OTERM757                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[25]_OTERM761                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[26]_OTERM765                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[27]_OTERM769                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[28]_OTERM773                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[29]_OTERM777                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[30]_OTERM781                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Mn_rot_step2[31]_OTERM785                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|W_regnum_a_cmp_D_OTERM491                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|W_regnum_b_cmp_D_OTERM495                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|av_wr_data_transfer~23_RTM01014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|av_wr_data_transfer~23_RTM01014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]_NEW1069_RESYN1675_BDD1676                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]_OTERM1070                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]_NEW1067_RESYN1673_BDD1674                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]_OTERM1068                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]~37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]_NEW1065_RESYN1671_BDD1672                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]_OTERM1066                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]_NEW1063_RESYN1669_BDD1670                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]_OTERM1064                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode_OTERM233                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode_OTERM235                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode_OTERM237                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|Add0~109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg~1081                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~19_RESYN1589_BDD1590                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~851                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~853                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~856                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~859                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~859_RESYN1475_BDD1476                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~859_RESYN1477_BDD1478                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench|Equal0~859_RESYN1479_BDD1480                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[0]_OTERM669                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[1]_OTERM667                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[2]_OTERM671                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[3]_OTERM673                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[4]_OTERM681                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_line_field[5]_OTERM677                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM979                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM981                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM983                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[0]_OTERM985                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2]_OTERM989                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_offset_field[2]_OTERM991                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[0]_OTERM679                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[1]_OTERM687                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[2]_OTERM689                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[3]_OTERM691                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[4]_OTERM693                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[5]_OTERM695                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[6]_OTERM697                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[7]_OTERM699                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[8]_OTERM701                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[9]_OTERM703                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[10]_OTERM705                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[11]_OTERM707                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[12]_OTERM709                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[13]_OTERM711                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[14]_OTERM683                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[15]_OTERM713                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_address_tag_field[16]_OTERM685                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]_OTERM31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[0]_OTERM33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[1]_OTERM35                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[1]_OTERM37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]_OTERM7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]_OTERM9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[2]_OTERM11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[3]_OTERM39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[3]_OTERM41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[4]_OTERM195                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[4]_OTERM197                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[5]_OTERM199                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[5]_OTERM201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[6]_OTERM203                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[6]_OTERM205                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[7]_OTERM293                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]_OTERM45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]_OTERM47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[8]_OTERM49_OTERM817                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[9]_OTERM207                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[9]_OTERM209                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]_OTERM51                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]_OTERM53                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[10]_OTERM55_OTERM815                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[11]_OTERM211                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[11]_OTERM213                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]_OTERM57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]_OTERM59                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[12]_OTERM61_OTERM813                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[13]_OTERM215                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[13]_OTERM217                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[14]_OTERM219                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[14]_OTERM221                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]_OTERM191                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[15]_OTERM193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[16]_OTERM135                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[16]_OTERM137                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[17]_OTERM139                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[17]_OTERM141                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[18]_OTERM143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[18]_OTERM145                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[19]_OTERM147                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[19]_OTERM149                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM77                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM79_OTERM809                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[20]_OTERM79_OTERM811                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[21]_OTERM151                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[21]_OTERM153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[22]_OTERM155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[22]_OTERM157                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[23]_OTERM291                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[24]_OTERM159                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[24]_OTERM161                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[25]_OTERM163                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[25]_OTERM165                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[26]_OTERM167                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[26]_OTERM169                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[27]_OTERM171                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[27]_OTERM173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[28]_OTERM175                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[28]_OTERM177                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[29]_OTERM179                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[29]_OTERM181                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM183                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[31]_OTERM187                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_readdata_d1[31]_OTERM189                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]_OTERM675                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]_OTERM945                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[0]_OTERM947                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]_OTERM665                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]_OTERM941                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[1]_OTERM943                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]_OTERM439                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]_OTERM925                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[2]_OTERM927                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]_OTERM435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]_OTERM917                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[3]_OTERM919                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]_OTERM431                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]_OTERM909                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[4]_OTERM911                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]_OTERM427                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]_OTERM901                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[5]_OTERM903                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]_OTERM423                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]_OTERM893                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[6]_OTERM895                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]_OTERM419                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]_OTERM885                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[7]_OTERM887                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]_OTERM415                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]_OTERM877                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[8]_OTERM879                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]_OTERM411                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]_OTERM869                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[9]_OTERM871                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]_OTERM407                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]_OTERM861                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[10]_OTERM863                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]_OTERM403                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]_OTERM853                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[11]_OTERM855                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]_OTERM399                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]_OTERM845                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[12]_OTERM847                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]_OTERM395                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]_OTERM837                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[13]_OTERM839                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]_OTERM391                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]_OTERM829                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[14]_OTERM831                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]_OTERM387                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]_OTERM819                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]_OTERM821                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[15]_OTERM823                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]_OTERM445                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]_OTERM937                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[16]_OTERM939                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]_OTERM443                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]_OTERM933                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[17]_OTERM935                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]_OTERM441                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]_OTERM929                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[18]_OTERM931                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]_OTERM437                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]_OTERM921                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[19]_OTERM923                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]_OTERM433                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]_OTERM913                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[20]_OTERM915                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]_OTERM429                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]_OTERM905                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[21]_OTERM907                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]_OTERM425                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]_OTERM897                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[22]_OTERM899                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]_OTERM421                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]_OTERM889                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[23]_OTERM891                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]_OTERM417                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]_OTERM881                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[24]_OTERM883                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]_OTERM413                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]_OTERM873                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[25]_OTERM875                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]_OTERM409                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]_OTERM865                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[26]_OTERM867                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]_OTERM405                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]_OTERM857                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[27]_OTERM859                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]_OTERM401                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]_OTERM849                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[28]_OTERM851                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]_OTERM397                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]_OTERM841                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[29]_OTERM843                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]_OTERM393                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]_OTERM833                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[30]_OTERM835                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]_OTERM389                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]_OTERM825                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_writedata[31]_OTERM827                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_read_nxt~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_read_nxt~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_read_nxt~16_RESYN1471_BDD1472                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]_OTERM19_OTERM975                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]_OTERM19_OTERM977                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[0]_OTERM21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]_OTERM23_OTERM971                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]_OTERM23_OTERM973                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[1]_OTERM25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM3_OTERM955                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM3_OTERM957                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM3_OTERM959                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[2]_OTERM5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]_OTERM27_OTERM969                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[3]_OTERM29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[4]_OTERM265                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[5]_OTERM267                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[6]_OTERM239                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]_OTERM241                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[7]_OTERM243                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM109                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM111                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM113                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM115                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[9]_OTERM245                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]_OTERM117                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]_OTERM119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[10]_OTERM121                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[11]_OTERM261                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]_OTERM129                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]_OTERM131                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[12]_OTERM133                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[13]_OTERM259                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[14]_OTERM257                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[15]_OTERM263                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[16]_OTERM255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[17]_OTERM247                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[18]_OTERM249                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[19]_OTERM251                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]_OTERM123                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]_OTERM125                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[20]_OTERM127                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[21]_OTERM253                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[22]_OTERM279                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]_OTERM273                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[23]_OTERM275                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[24]_OTERM269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[25]_OTERM271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[26]_OTERM277                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[27]_OTERM289                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[28]_OTERM285                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[29]_OTERM281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[30]_OTERM283                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[31]_OTERM287                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]_OTERM663                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[0]~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]_OTERM661                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[1]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]_OTERM659                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_offset[2]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[0]_OTERM789                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[1]_OTERM791                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[2]_OTERM793                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[12]_OTERM801                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[13]_OTERM799                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_tag[14]_OTERM795                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[1]_OTERM1298                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[1]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[2]_OTERM1300                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[2]~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[3]_OTERM1302                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[3]~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[4]_OTERM1304                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[4]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[5]_OTERM1306                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wraddress[5]~25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~88                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|r_0~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|LessThan0~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|countera0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|op_1~107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|comb~34                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|comb~34_RESYN1503_BDD1504                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|comb~34_RESYN1505_BDD1506                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_data_master_qualified_request_cpu_ddr_clock_bridge_s1~111_OTERM1282_OTERM1316                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_data_master_requests_cpu_ddr_clock_bridge_s1~37_OTERM1046                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]_OTERM295                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]_OTERM297                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[0]_OTERM299                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]_OTERM303                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_addend[1]_OTERM305                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_instruction_master_requests_cpu_ddr_clock_bridge_s1~33_OTERM1060                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|Add0~869                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|Add0~870                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|Add1~126                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|WideOr0~45                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|WideOr0~47                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|WideOr0~48                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|WideOr0~49                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|WideOr0~50                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW802_RESYN1965_BDD1966                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW802_RESYN1967_BDD1968                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW802_RESYN1969_BDD1970                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW802_RESYN1973_BDD1974                                                                                                                                                                                                                                                                                                                                                                                                                      ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_OTERM803                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|one_count_plus_one[0]~14                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p0_full_0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p2_full_2~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p3_full_3~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p4_full_4~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p5_full_5~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p6_full_6~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p7_full_7~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p8_full_8~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p9_full_9~7                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p10_full_10~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p11_full_11~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p12_full_12~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p13_full_13~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p14_full_14~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p15_full_15~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p16_full_16~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p17_full_17~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p18_full_18~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p19_full_19~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p20_full_20~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p21_full_21~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p22_full_22~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p23_full_23~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p24_full_24~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p25_full_25~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p26_full_26~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p27_full_27~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p28_full_28~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p29_full_29~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p30_full_30~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p31_full_31~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p32_full_32~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p33_full_33~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p34_full_34~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p35_full_35~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p36_full_36~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p37_full_37~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p38_full_38~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p39_full_39~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p40_full_40~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p41_full_41~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p42_full_42~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p43_full_43~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p44_full_44~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p45_full_45~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|p46_full_46~7                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~897                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add0~898                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|Add1~126                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|WideOr0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|WideOr0~68                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|WideOr0~70                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|WideOr0~71                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|WideOr0~73                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|WideOr0~74                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW796_RESYN1481_BDD1482                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW796_RESYN1483_BDD1484                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW796_RESYN1485_BDD1486                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW796_RESYN1487_BDD1488                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_NEW796_RESYN1489_BDD1490                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|fifo_contains_ones_n_OTERM797                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0_OTERM1074                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_1_OTERM1072                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2_NEW1075_RESYN1677_BDD1678                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2_NEW1075_RESYN1679_BDD1680                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_2_OTERM1076                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3_NEW1077_RESYN1681_BDD1682                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3_NEW1077_RESYN1683_BDD1684                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_3_OTERM1078                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4_NEW1079_RESYN1685_BDD1686                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4_NEW1079_RESYN1687_BDD1688                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_4_OTERM1080                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5_NEW1081_RESYN1689_BDD1690                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5_NEW1081_RESYN1691_BDD1692                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_5_OTERM1082                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6_NEW1083_RESYN1693_BDD1694                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6_NEW1083_RESYN1695_BDD1696                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_6_OTERM1084                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7_NEW1085_RESYN1697_BDD1698                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7_NEW1085_RESYN1699_BDD1700                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_7_OTERM1086                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8_NEW1087_RESYN1701_BDD1702                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8_NEW1087_RESYN1703_BDD1704                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_8_OTERM1088                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9_NEW1089_RESYN1705_BDD1706                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9_NEW1089_RESYN1707_BDD1708                                                                                                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_9_OTERM1090                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10_NEW1091_RESYN1709_BDD1710                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10_NEW1091_RESYN1711_BDD1712                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_10_OTERM1092                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11_NEW1093_RESYN1713_BDD1714                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11_NEW1093_RESYN1715_BDD1716                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_11_OTERM1094                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12_NEW1095_RESYN1717_BDD1718                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12_NEW1095_RESYN1719_BDD1720                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_12_OTERM1096                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13_NEW1097_RESYN1721_BDD1722                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13_NEW1097_RESYN1723_BDD1724                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_13_OTERM1098                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14_NEW1099_RESYN1725_BDD1726                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14_NEW1099_RESYN1727_BDD1728                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_14_OTERM1100                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15_NEW1101_RESYN1729_BDD1730                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15_NEW1101_RESYN1731_BDD1732                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_15_OTERM1102                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16_NEW1103_RESYN1733_BDD1734                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16_NEW1103_RESYN1735_BDD1736                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_16_OTERM1104                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17_NEW1105_RESYN1737_BDD1738                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17_NEW1105_RESYN1739_BDD1740                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_17_OTERM1106                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18_NEW1107_RESYN1741_BDD1742                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18_NEW1107_RESYN1743_BDD1744                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_18_OTERM1108                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19_NEW1109_RESYN1745_BDD1746                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19_NEW1109_RESYN1747_BDD1748                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_19_OTERM1110                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20_NEW1111_RESYN1749_BDD1750                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20_NEW1111_RESYN1751_BDD1752                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_20_OTERM1112                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21_NEW1113_RESYN1753_BDD1754                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21_NEW1113_RESYN1755_BDD1756                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_21_OTERM1114                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22_NEW1115_RESYN1757_BDD1758                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22_NEW1115_RESYN1759_BDD1760                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_22_OTERM1116                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23_NEW1117_RESYN1761_BDD1762                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23_NEW1117_RESYN1763_BDD1764                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_23_OTERM1118                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24_NEW1119_RESYN1765_BDD1766                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24_NEW1119_RESYN1767_BDD1768                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_24_OTERM1120                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25_NEW1121_RESYN1769_BDD1770                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25_NEW1121_RESYN1771_BDD1772                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_25_OTERM1122                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26_NEW1123_RESYN1773_BDD1774                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26_NEW1123_RESYN1775_BDD1776                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_26_OTERM1124                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27_NEW1125_RESYN1777_BDD1778                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27_NEW1125_RESYN1779_BDD1780                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_27_OTERM1126                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28_NEW1127_RESYN1781_BDD1782                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28_NEW1127_RESYN1783_BDD1784                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_28_OTERM1128                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29_NEW1129_RESYN1785_BDD1786                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29_NEW1129_RESYN1787_BDD1788                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_29_OTERM1130                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30_NEW1131_RESYN1789_BDD1790                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30_NEW1131_RESYN1791_BDD1792                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_30_OTERM1132                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31_NEW1133_RESYN1793_BDD1794                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31_NEW1133_RESYN1795_BDD1796                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_31_OTERM1134                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32_NEW1135_RESYN1797_BDD1798                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32_NEW1135_RESYN1799_BDD1800                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_32_OTERM1136                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33_NEW1137_RESYN1801_BDD1802                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33_NEW1137_RESYN1803_BDD1804                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_33_OTERM1138                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34_NEW1139_RESYN1805_BDD1806                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34_NEW1139_RESYN1807_BDD1808                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_34_OTERM1140                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35_NEW1141_RESYN1809_BDD1810                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35_NEW1141_RESYN1811_BDD1812                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_35_OTERM1142                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36_NEW1143_RESYN1813_BDD1814                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36_NEW1143_RESYN1815_BDD1816                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_36_OTERM1144                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37_NEW1145_RESYN1817_BDD1818                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37_NEW1145_RESYN1819_BDD1820                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_37_OTERM1146                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38_NEW1147_RESYN1821_BDD1822                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38_NEW1147_RESYN1823_BDD1824                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_38_OTERM1148                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39_NEW1149_RESYN1825_BDD1826                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39_NEW1149_RESYN1827_BDD1828                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_39_OTERM1150                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40_NEW1151_RESYN1829_BDD1830                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40_NEW1151_RESYN1831_BDD1832                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_40_OTERM1152                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41_NEW1153_RESYN1833_BDD1834                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41_NEW1153_RESYN1835_BDD1836                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_41_OTERM1154                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42_NEW1155_RESYN1837_BDD1838                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42_NEW1155_RESYN1839_BDD1840                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_42_OTERM1156                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43_NEW1157_RESYN1841_BDD1842                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43_NEW1157_RESYN1843_BDD1844                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_43_OTERM1158                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44_NEW1159_RESYN1845_BDD1846                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44_NEW1159_RESYN1847_BDD1848                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_44_OTERM1160                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45_NEW1161_RESYN1849_BDD1850                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45_NEW1161_RESYN1851_BDD1852                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_45_OTERM1162                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46_NEW1163_RESYN1853_BDD1854                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46_NEW1163_RESYN1855_BDD1856                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_46_OTERM1164                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1166                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1292                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1294                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_47_OTERM1296                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|one_count_plus_one[0]~14                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~144_OTERM1062                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145_OTERM101                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145_RTM0103                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~145_RTM0103                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~146                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147_OTERM105                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147_RTM0107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~147_RTM0107                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~148                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~148_RESYN1859_BDD1860                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~148_RTM0102                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_requests_cpu_jtag_debug_module~148_RTM0106                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Add3~123                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Add3~123_RTM089                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1|Add0~246 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1|Add0~247 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[0]_OTERM385                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[1]_OTERM383                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[4]_OTERM381                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|count_internal[5]_OTERM379                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[0]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[0]_OTERM309                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[0]_OTERM311                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[0]_OTERM313                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[1]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[1]_OTERM1005                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[1]_OTERM1007                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]_OTERM1001                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[2]_OTERM1003                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[3]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[3]_OTERM1035                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM81                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM83                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM85                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|read_latency[4]_OTERM87                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|tdcu_latency_value_at_codvw[3]~315                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|tdcu_latency_value_at_codvw[3]~315_RTM01036                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[3]_RTM088                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[3]_RTM088                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1|Add0~232                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|modulo_count_internal[1]~277                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|comb~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|comb~27_RESYN1857_BDD1858                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|cpu_data_master_qualified_request_flash_ssram_pipeline_bridge_s1~70_OTERM1048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|cpu_data_master_requests_flash_ssram_pipeline_bridge_s1~0_OTERM301                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|cpu_instruction_master_qualified_request_flash_ssram_pipeline_bridge_s1~33_OTERM1318                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~632                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~633                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~634                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~634_RESYN1499_BDD1500                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~634_RESYN1499_RESYN1975_BDD1976                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~634_RESYN1501_BDD1502                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~635                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~636                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~637                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~637_RESYN1459_BDD1460                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~637_RESYN1461_BDD1462                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~642                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~643                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~644                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~644_RESYN1463_BDD1464                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~644_RESYN1465_BDD1466                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|Add0~646_OTERM1322                                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|WideOr0~21                                                                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|WideOr0~22                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|WideOr0~22_RESYN1467_BDD1468                                                                                                                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|fifo_contains_ones_n_OTERM807                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|how_many_ones[0]_OTERM1344                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|how_many_ones[3]_OTERM1310                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|how_many_ones[4]_OTERM1338                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[0]~11                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[1]~12_OTERM1290                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[2]~14_OTERM1288                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[3]~16_NEW_REG1285_OTERM1312                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[3]~16_OTERM1286                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[4]~18_NEW_REG1283_OTERM1340                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[4]~18_OTERM1284                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|stage_0_OTERM1308                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|updated_one_count~4                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|updated_one_count~447_OTERM1320                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~621                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~630                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~631                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~632                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~632_RESYN1861_BDD1862                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~632_RESYN1863_BDD1864                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|Add0~632_RESYN1865_BDD1866                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|WideOr0~25                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|WideOr0~25_OTERM1266                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|WideOr0~25_RESYN1473_BDD1474                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|WideOr0~26                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|fifo_contains_ones_n                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|one_count_plus_one[0]~11                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|stage_0_OTERM1342                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~331_OTERM949                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~332_OTERM63                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333_OTERM69                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333_RTM071                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|param_decoder_select~333_RTM071                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~893_OTERM13                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~895                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~896                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|start_bit_decoder_out~898                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w74w[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w74w[1]_RTM0952                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w634w[2]~60_OTERM73                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out[0]~1082_OTERM65                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out[2]~1085_OTERM67                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out[4]~1089_OTERM43                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1081_OTERM15                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1083_OTERM91                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_OTERM951                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_RTM070                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_RTM0953                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_decoder_out~1086_RTM0953                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|int_wrfull_OTERM1324                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|countera0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity_ff~3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p|parity~COUT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty~_wirecell                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|Add0~1088                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|Add0~1089                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|Add0~1090                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|Add0~1090_RESYN1469_BDD1470                                                                                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|Add1~126                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|fifo_contains_ones_n_OTERM805                                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[0]~15                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[1]~16_OTERM1336                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[2]~18_OTERM1334                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[3]~20_OTERM1332                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[4]~22_OTERM1330                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[5]~24_OTERM1328                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|one_count_plus_one[6]~26_OTERM1326                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|updated_one_count~662                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|Add0~61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter~406                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /ace/job/20080622/2200/3416053/build/verilog/cycloneIII_3c25/standard/cycloneIII_3c25_niosII_standard.pin.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 9,416 / 24,624 ( 38 % )                                                                                                                                                            ;
;     -- Combinational with no register       ; 4053                                                                                                                                                                               ;
;     -- Register only                        ; 1585                                                                                                                                                                               ;
;     -- Combinational with a register        ; 3778                                                                                                                                                                               ;
;                                             ;                                                                                                                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                                    ;
;     -- 4 input functions                    ; 3915                                                                                                                                                                               ;
;     -- 3 input functions                    ; 2575                                                                                                                                                                               ;
;     -- <=2 input functions                  ; 1341                                                                                                                                                                               ;
;     -- Register only                        ; 1585                                                                                                                                                                               ;
;                                             ;                                                                                                                                                                                    ;
; Logic elements by mode                      ;                                                                                                                                                                                    ;
;     -- normal mode                          ; 7126                                                                                                                                                                               ;
;     -- arithmetic mode                      ; 705                                                                                                                                                                                ;
;                                             ;                                                                                                                                                                                    ;
; Total registers*                            ; 5,597 / 25,865 ( 22 % )                                                                                                                                                            ;
;     -- Dedicated logic registers            ; 5,363 / 24,860 ( 22 % )                                                                                                                                                            ;
;     -- I/O registers                        ; 234 / 1,005 ( 23 % )                                                                                                                                                               ;
;                                             ;                                                                                                                                                                                    ;
; Total LABs:  partially or completely used   ; 730 / 1,539 ( 47 % )                                                                                                                                                               ;
; User inserted logic elements                ; 0                                                                                                                                                                                  ;
; Virtual pins                                ; 1                                                                                                                                                                                  ;
; I/O pins                                    ; 122 / 216 ( 56 % )                                                                                                                                                                 ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )                                                                                                                                                                     ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                                                                                                                     ;
; Global signals                              ; 20                                                                                                                                                                                 ;
; M9Ks                                        ; 24 / 66 ( 36 % )                                                                                                                                                                   ;
; Total memory bits                           ; 72,456 / 608,256 ( 12 % )                                                                                                                                                          ;
; Total RAM block bits                        ; 221,184 / 608,256 ( 36 % )                                                                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 4 / 132 ( 3 % )                                                                                                                                                                    ;
; PLLs                                        ; 2 / 4 ( 50 % )                                                                                                                                                                     ;
; Global clocks                               ; 20 / 20 ( 100 % )                                                                                                                                                                  ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                                                                                                    ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                                                                                      ;
; Average interconnect usage (total/H/V)      ; 11% / 10% / 12%                                                                                                                                                                    ;
; Peak interconnect usage (total/H/V)         ; 34% / 31% / 38%                                                                                                                                                                    ;
; Maximum fan-out node                        ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]~clkctrl ;
; Maximum fan-out                             ; 2634                                                                                                                                                                               ;
; Highest non-global fan-out signal           ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_stall~26                                                                          ;
; Highest non-global fan-out                  ; 747                                                                                                                                                                                ;
; Total fan-out                               ; 47433                                                                                                                                                                              ;
; Average fan-out                             ; 3.18                                                                                                                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; top_button[0] ; F1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_button[1] ; F2    ; 1        ; 0            ; 16           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_button[2] ; A10   ; 7        ; 25           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_button[3] ; B10   ; 7        ; 25           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_clkin_50  ; V9    ; 3        ; 27           ; 0            ; 14           ; 76                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; top_reset_n   ; N2    ; 2        ; 0            ; 16           ; 14           ; 5                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+
; top_flash_cs_n        ; E2    ; 1        ; 0            ; 25           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_oe_n        ; D17   ; 6        ; 53           ; 23           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_reset_n     ; C3    ; 1        ; 0            ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[10] ; A12   ; 7        ; 31           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[11] ; B12   ; 7        ; 29           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[12] ; A11   ; 7        ; 29           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[13] ; B11   ; 7        ; 29           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[14] ; C10   ; 7        ; 27           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[15] ; D10   ; 7        ; 27           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[16] ; E10   ; 8        ; 23           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[17] ; C9    ; 8        ; 23           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[18] ; D9    ; 8        ; 23           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[19] ; A7    ; 8        ; 20           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[1]  ; E12   ; 7        ; 40           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[20] ; A6    ; 8        ; 18           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[21] ; B18   ; 6        ; 53           ; 30           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[22] ; C17   ; 6        ; 53           ; 28           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[23] ; C18   ; 6        ; 53           ; 26           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[2]  ; A16   ; 7        ; 38           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[3]  ; B16   ; 7        ; 38           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[4]  ; A15   ; 7        ; 36           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[5]  ; B15   ; 7        ; 34           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[6]  ; A14   ; 7        ; 34           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[7]  ; B14   ; 7        ; 34           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[8]  ; A13   ; 7        ; 31           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_ssram_a[9]  ; B13   ; 7        ; 31           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_flash_wr_n        ; D18   ; 6        ; 53           ; 23           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_led[0]            ; P13   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_led[1]            ; T1    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[0]       ; U1    ; 3        ; 1            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[10]      ; U17   ; 4        ; 43           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[11]      ; V17   ; 4        ; 43           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[12]      ; U16   ; 4        ; 40           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[1]       ; U5    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[2]       ; U7    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[3]       ; U8    ; 3        ; 23           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[4]       ; P8    ; 3        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[5]       ; P7    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[6]       ; P6    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[7]       ; T14   ; 4        ; 43           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[8]       ; T13   ; 4        ; 43           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_addr[9]       ; V13   ; 4        ; 34           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_ba[0]         ; V11   ; 4        ; 29           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_ba[1]         ; V12   ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_cas_n         ; T4    ; 3        ; 3            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_cke           ; R13   ; 4        ; 45           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_cs_n          ; V1    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_dm[0]         ; V3    ; 3        ; 11           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_dm[1]         ; V8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_ras_n         ; V16   ; 4        ; 40           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_mem_we_n          ; U15   ; 4        ; 36           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_adsc_n      ; F7    ; 8        ; 7            ; 34           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[0]     ; F10   ; 7        ; 36           ; 34           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[1]     ; F11   ; 7        ; 36           ; 34           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[2]     ; F12   ; 7        ; 43           ; 34           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bw_n[3]     ; F13   ; 7        ; 51           ; 34           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_bwe_n       ; G13   ; 7        ; 51           ; 34           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_ce_n        ; F9    ; 8        ; 14           ; 34           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_clk         ; A2    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
; top_ssram_oe_n        ; E9    ; 8        ; 23           ; 34           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V          ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------+------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------+------+
; top_flash_ssram_d[0]  ; H3    ; 1        ; 0            ; 22           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[10] ; A3    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[11] ; B3    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[12] ; D5    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[13] ; B5    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[14] ; A5    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[15] ; B6    ; 8        ; 18           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[16] ; C16   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[17] ; D12   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[18] ; E11   ; 7        ; 29           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[19] ; D2    ; 1        ; 0            ; 27           ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[1]  ; D1    ; 1        ; 0            ; 27           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[20] ; E13   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[21] ; E14   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[22] ; A17   ; 7        ; 49           ; 34           ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[23] ; D16   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[24] ; C12   ; 7        ; 36           ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[25] ; A18   ; 7        ; 49           ; 34           ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[26] ; F8    ; 8        ; 9            ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[27] ; D7    ; 8        ; 16           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[28] ; F6    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[29] ; E6    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[2]  ; A8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[30] ; G6    ; 8        ; 1            ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[31] ; C7    ; 8        ; 18           ; 34           ; 21           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V          ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[3]  ; B8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[4]  ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[5]  ; C5    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[6]  ; E8    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[7]  ; A4    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[8]  ; B4    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_flash_ssram_d[9]  ; E7    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; On           ; 2.5 V          ; Default          ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_clk           ; U2    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_clk_n         ; V2    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[0]         ; U4    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[10]        ; U11   ; 4        ; 29           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[11]        ; V15   ; 4        ; 38           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[12]        ; U14   ; 4        ; 36           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[13]        ; R11   ; 4        ; 38           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[14]        ; P10   ; 4        ; 34           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[15]        ; V14   ; 4        ; 36           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[1]         ; V4    ; 3        ; 14           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[2]         ; R8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[3]         ; V5    ; 3        ; 14           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[4]         ; P9    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[5]         ; U6    ; 3        ; 18           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[6]         ; V6    ; 3        ; 20           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[7]         ; V7    ; 3        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[8]         ; U13   ; 4        ; 34           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dq[9]         ; U12   ; 4        ; 29           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dqs[0]        ; U3    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
; top_mem_dqs[1]        ; T8    ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+----------------+------------------+-----------------------------------+---------------------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 20 ( 40 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 25 ( 8 % )   ; 2.5V          ; --           ;
; 3        ; 24 / 31 ( 77 % ) ; 2.5V          ; 1.25V        ;
; 4        ; 20 / 32 ( 63 % ) ; 2.5V          ; 1.25V        ;
; 5        ; 0 / 23 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 5 / 20 ( 25 % )  ; 2.5V          ; --           ;
; 7        ; 31 / 33 ( 94 % ) ; 2.5V          ; --           ;
; 8        ; 29 / 32 ( 91 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                ;
+----------+------------+----------+---------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard   ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; A1       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; A2       ; 246        ; 8        ; top_ssram_clk                   ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 236        ; 8        ; top_flash_ssram_d[10]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A4       ; 232        ; 8        ; top_flash_ssram_d[7]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A5       ; 225        ; 8        ; top_flash_ssram_d[14]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A6       ; 222        ; 8        ; top_flash_ssram_a[20]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A7       ; 220        ; 8        ; top_flash_ssram_a[19]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A8       ; 218        ; 8        ; top_flash_ssram_d[2]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A9       ; 211        ; 8        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 209        ; 7        ; top_button[2]                   ; input  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 204        ; 7        ; top_flash_ssram_a[12]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A12      ; 202        ; 7        ; top_flash_ssram_a[10]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A13      ; 200        ; 7        ; top_flash_ssram_a[8]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A14      ; 198        ; 7        ; top_flash_ssram_a[6]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A15      ; 196        ; 7        ; top_flash_ssram_a[4]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A16      ; 191        ; 7        ; top_flash_ssram_a[2]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; A17      ; 180        ; 7        ; top_flash_ssram_d[22]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 179        ; 7        ; top_flash_ssram_d[25]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B1       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 237        ; 8        ; top_flash_ssram_d[11]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B4       ; 233        ; 8        ; top_flash_ssram_d[8]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B5       ; 226        ; 8        ; top_flash_ssram_d[13]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B6       ; 223        ; 8        ; top_flash_ssram_d[15]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B7       ; 221        ; 8        ; top_flash_ssram_d[4]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B8       ; 219        ; 8        ; top_flash_ssram_d[3]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B9       ; 212        ; 8        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 210        ; 7        ; top_button[3]                   ; input  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 205        ; 7        ; top_flash_ssram_a[13]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B12      ; 203        ; 7        ; top_flash_ssram_a[11]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B13      ; 201        ; 7        ; top_flash_ssram_a[9]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B14      ; 199        ; 7        ; top_flash_ssram_a[7]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B15      ; 197        ; 7        ; top_flash_ssram_a[5]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B16      ; 192        ; 7        ; top_flash_ssram_a[3]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; B17      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; B18      ; 173        ; 6        ; top_flash_ssram_a[21]           ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; C1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 4          ; 1        ; top_flash_reset_n               ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; C4       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C5       ; 227        ; 8        ; top_flash_ssram_d[5]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C7       ; 224        ; 8        ; top_flash_ssram_d[31]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C9       ; 214        ; 8        ; top_flash_ssram_a[17]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; C10      ; 207        ; 7        ; top_flash_ssram_a[14]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C12      ; 195        ; 7        ; top_flash_ssram_d[24]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C16      ; 177        ; 7        ; top_flash_ssram_d[16]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 172        ; 6        ; top_flash_ssram_a[22]           ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; C18      ; 171        ; 6        ; top_flash_ssram_a[23]           ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; D1       ; 7          ; 1        ; top_flash_ssram_d[1]            ; bidir  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; D2       ; 6          ; 1        ; top_flash_ssram_d[19]           ; bidir  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ; 8        ; VCCIO8                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 242        ; 8        ; top_flash_ssram_d[12]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; D6       ;            ; 8        ; VCCIO8                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D7       ; 228        ; 8        ; top_flash_ssram_d[27]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ;            ; 8        ; VCCIO8                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D9       ; 215        ; 8        ; top_flash_ssram_a[18]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; D10      ; 208        ; 7        ; top_flash_ssram_a[15]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; D11      ;            ; 7        ; VCCIO7                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ; 190        ; 7        ; top_flash_ssram_d[17]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ; 7        ; VCCIO7                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ;            ; 7        ; VCCIO7                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D16      ; 178        ; 7        ; top_flash_ssram_d[23]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; D17      ; 166        ; 6        ; top_flash_oe_n                  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; D18      ; 165        ; 6        ; top_flash_wr_n                  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; E1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 9          ; 1        ; top_flash_cs_n                  ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ; --       ; VCCA3                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E6       ; 238        ; 8        ; top_flash_ssram_d[29]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 234        ; 8        ; top_flash_ssram_d[9]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E8       ; 231        ; 8        ; top_flash_ssram_d[6]            ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E9       ; 216        ; 8        ; top_ssram_oe_n                  ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 213        ; 8        ; top_flash_ssram_a[16]           ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E11      ; 206        ; 7        ; top_flash_ssram_d[18]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 189        ; 7        ; top_flash_ssram_a[1]            ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; On           ;
; E13      ; 184        ; 7        ; top_flash_ssram_d[20]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 183        ; 7        ; top_flash_ssram_d[21]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ;            ;          ; VCCD_PLL2                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; E16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E17      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 26         ; 1        ; top_button[0]                   ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 25         ; 1        ; top_button[1]                   ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ;            ; 1        ; VCCIO1                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCD_PLL3                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ; 241        ; 8        ; top_flash_ssram_d[28]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 239        ; 8        ; top_ssram_adsc_n                ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 235        ; 8        ; top_flash_ssram_d[26]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 230        ; 8        ; top_ssram_ce_n                  ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 194        ; 7        ; top_ssram_bw_n[0]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 193        ; 7        ; top_ssram_bw_n[1]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 187        ; 7        ; top_ssram_bw_n[2]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 175        ; 7        ; top_ssram_bw_n[3]               ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ;            ; --       ; VCCA2                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ; 6        ; VCCIO6                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; F17      ; 151        ; 6        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; F18      ; 150        ; 6        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G4       ;            ; 1        ; VCCIO1                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 11         ; 1        ; ^nSTATUS                        ;        ;                ;         ; --         ;                 ; --       ; --           ;
; G6       ; 247        ; 8        ; top_flash_ssram_d[30]           ; bidir  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; G7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 176        ; 7        ; top_ssram_bwe_n                 ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G15      ;            ; 6        ; VCCIO6                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G17      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 18         ; 1        ; top_flash_ssram_d[0]            ; bidir  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; On           ;
; H4       ; 17         ; 1        ; ~ALTERA_DCLK~                   ; output ; 2.5 V          ;         ; Row I/O    ; N               ; no       ; On           ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;                ;         ; --         ;                 ; --       ; --           ;
; H6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H13      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H14      ; 168        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H15      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 157        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J2       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J4       ;            ; 1        ; VCCIO1                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; J5       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V          ;         ; --         ; N               ; no       ; Off          ;
; J7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 156        ; 6        ; ^MSEL3                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J17      ; 155        ; 6        ; ^MSEL2                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; J18      ; 154        ; 6        ; ^MSEL1                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 2        ; VCCIO2                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 24         ; 1        ; ^nCE                            ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ; 153        ; 6        ; ^MSEL0                          ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ; 5        ; VCCIO5                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K17      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L6       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; L18      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ;            ; 2        ; VCCIO2                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; M5       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                          ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 121        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; M14      ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ;            ; 5        ; VCCIO5                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M17      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; M18      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 28         ; 2        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 27         ; 2        ; top_reset_n                     ; input  ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCA1                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 109        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 122        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; N14      ;            ; --       ; VCCA4                           ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 125        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 149        ; 5        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N18      ; 148        ; 5        ; GND+                            ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P4       ;            ;          ; VCCD_PLL1                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P6       ; 59         ; 3        ; top_mem_addr[6]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ; 66         ; 3        ; top_mem_addr[5]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3        ; top_mem_addr[4]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 79         ; 3        ; top_mem_dq[4]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 98         ; 4        ; top_mem_dq[14]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 117        ; 4        ; top_led[0]                      ; output ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ;            ;          ; GNDA                            ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCD_PLL4                       ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P17      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 3        ; VCCIO3                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ;            ; 3        ; VCCIO3                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R8       ; 76         ; 3        ; top_mem_dq[2]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ;            ; 3        ; VCCIO3                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R10      ;            ; 4        ; VCCIO4                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R11      ; 104        ; 4        ; top_mem_dq[13]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ;            ; 4        ; VCCIO4                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R13      ; 116        ; 4        ; top_mem_cke                     ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ;            ; 4        ; VCCIO4                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R15      ;            ; 5        ; VCCIO5                          ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; R16      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 131        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 130        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 46         ; 2        ; top_led[1]                      ; output ; 2.5 V          ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 56         ; 3        ; top_mem_cas_n                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T6       ; 67         ; 3        ; VREFB3N0                        ;        ;                ; 1.25V   ; Column I/O ;                 ; no       ; On           ;
; T7       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T8       ; 77         ; 3        ; top_mem_dqs[1]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T11      ; 106        ; 4        ; VREFB4N0                        ;        ;                ; 1.25V   ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T13      ; 111        ; 4        ; top_mem_addr[8]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 112        ; 4        ; top_mem_addr[7]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ;            ;          ; GND                             ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T16      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T17      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ; 52         ; 3        ; top_mem_addr[0]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U2       ; 60         ; 3        ; top_mem_clk                     ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U3       ; 68         ; 3        ; top_mem_dqs[0]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U4       ; 71         ; 3        ; top_mem_dq[0]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U5       ; 73         ; 3        ; top_mem_addr[1]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U6       ; 80         ; 3        ; top_mem_dq[5]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U7       ; 82         ; 3        ; top_mem_addr[2]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 84         ; 3        ; top_mem_addr[3]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 86         ; 3        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U10      ; 88         ; 4        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U11      ; 90         ; 4        ; top_mem_dq[10]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 92         ; 4        ; top_mem_dq[9]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 96         ; 4        ; top_mem_dq[8]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 100        ; 4        ; top_mem_dq[12]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 102        ; 4        ; top_mem_we_n                    ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ; 107        ; 4        ; top_mem_addr[12]                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U17      ; 113        ; 4        ; top_mem_addr[10]                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ; 53         ; 3        ; top_mem_cs_n                    ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V2       ; 61         ; 3        ; top_mem_clk_n                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V3       ; 69         ; 3        ; top_mem_dm[0]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V4       ; 72         ; 3        ; top_mem_dq[1]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V5       ; 74         ; 3        ; top_mem_dq[3]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 81         ; 3        ; top_mem_dq[6]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 83         ; 3        ; top_mem_dq[7]                   ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 85         ; 3        ; top_mem_dm[1]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 87         ; 3        ; top_clkin_50                    ; input  ; 2.5 V          ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 89         ; 4        ; GND+                            ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; V11      ; 91         ; 4        ; top_mem_ba[0]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 93         ; 4        ; top_mem_ba[1]                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 97         ; 4        ; top_mem_addr[9]                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 101        ; 4        ; top_mem_dq[15]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 103        ; 4        ; top_mem_dq[11]                  ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 108        ; 4        ; top_mem_ras_n                   ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 114        ; 4        ; top_mem_addr[11]                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 ; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL mode                 ; No compensation                                                                                                                                                          ; Normal                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Compensate clock         ; --                                                                                                                                                                       ; clock1                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Switchover type          ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Input frequency 0        ; 50.0 MHz                                                                                                                                                                 ; 50.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Input frequency 1        ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Nominal PFD frequency    ; 50.0 MHz                                                                                                                                                                 ; 7.1 MHz                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Nominal VCO frequency    ; 599.9 MHz                                                                                                                                                                ; 1063.8 MHz                                                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO post scale           ; 2                                                                                                                                                                        ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; VCO frequency control    ; Auto                                                                                                                                                                     ; Manual Phase                                                                                                                                                                                                                                                                                                                                                                                                    ;
; VCO phase shift step     ; 208 ps                                                                                                                                                                   ; 117 ps                                                                                                                                                                                                                                                                                                                                                                                                          ;
; VCO multiply             ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; VCO divide               ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Freq min lock            ; 25.0 MHz                                                                                                                                                                 ; 37.8 MHz                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Freq max lock            ; 54.18 MHz                                                                                                                                                                ; 61.09 MHz                                                                                                                                                                                                                                                                                                                                                                                                       ;
; M VCO Tap                ; 2                                                                                                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                               ;
; M Initial                ; 2                                                                                                                                                                        ; 3                                                                                                                                                                                                                                                                                                                                                                                                               ;
; M value                  ; 12                                                                                                                                                                       ; 149                                                                                                                                                                                                                                                                                                                                                                                                             ;
; N value                  ; 1                                                                                                                                                                        ; 7                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Charge pump current      ; setting 1                                                                                                                                                                ; setting 1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Loop filter resistance   ; setting 27                                                                                                                                                               ; setting 16                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Loop filter capacitance  ; setting 0                                                                                                                                                                ; setting 0                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Bandwidth                ; 680 kHz to 980 kHz                                                                                                                                                       ; 340 kHz to 540 kHz                                                                                                                                                                                                                                                                                                                                                                                              ;
; Real time reconfigurable ; Off                                                                                                                                                                      ; On                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Scan chain MIF file      ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Preserve counter order   ; Off                                                                                                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PLL location             ; PLL_1                                                                                                                                                                    ; PLL_4                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Inclk0 signal            ; top_clkin_50                                                                                                                                                             ; top_clkin_50                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Inclk1 signal            ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Inclk0 signal type       ; Dedicated Pin                                                                                                                                                            ; Dedicated Pin                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Inclk1 signal type       ; --                                                                                                                                                                       ; --                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]                                                                                                                                                                                                                                        ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1]                                                                                                                                                                                                                                        ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2]                                                                                                                                                                                                                                        ; clock2       ; 6    ; 5   ; 60.0 MHz         ; 0 (0 ps)       ; 4.50 (208 ps)    ; 50/50      ; C4      ; 10            ; 5/5 Even   ; --            ; 2       ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3]                                                                                                                                                                                                                                        ; clock3       ; 4    ; 5   ; 40.0 MHz         ; 0 (0 ps)       ; 3.00 (208 ps)    ; 50/50      ; C2      ; 15            ; 8/7 Odd    ; --            ; 2       ; 2       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] ; clock0       ; 149  ; 112 ; 66.52 MHz        ; 0 (0 ps)       ; 2.81 (117 ps)    ; 50/50      ; C1      ; 16            ; 8/8 Even   ; --            ; 3       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] ; clock1       ; 149  ; 56  ; 133.04 MHz       ; 0 (0 ps)       ; 5.62 (117 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even   ; --            ; 3       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] ; clock2       ; 149  ; 56  ; 133.04 MHz       ; -90 (-1879 ps) ; 5.62 (117 ps)    ; 50/50      ; C4      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] ; clock3       ; 149  ; 56  ; 133.04 MHz       ; 0 (0 ps)       ; 5.62 (117 ps)    ; 50/50      ; C3      ; 8             ; 4/4 Even   ; --            ; 3       ; 0       ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] ; clock4       ; 149  ; 56  ; 133.04 MHz       ; 0 (0 ps)       ; 5.62 (117 ps)    ; 50/50      ; C2      ; 8             ; 4/4 Even   ; --            ; 3       ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.0-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; Input DQS Frequency ; Max DQS Frequency ; I/O Standard   ; Current Strength ; Output Termination ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 27         ; 0          ; 29         ;               ;          ;          ; 133.0 MHz           ;                   ;                ;                  ;                    ;                                    ;                     ;
;      top_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; DQS   ; Bidir     ; U3           ; 11         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dm[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Output    ; V3           ; 11         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U6           ; 18         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V6           ; 20         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; P9           ; 18         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V7           ; 23         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; R8           ; 16         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V4           ; 14         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U4           ; 14         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; V5           ; 14         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;      top_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; DQS   ; Bidir     ; T8           ; 18         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dm[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Output    ; V8           ; 25         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; U11          ; 29         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U12          ; 29         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                   ; DQ    ; Bidir     ; U13          ; 34         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; V15          ; 38         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; R11          ; 38         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; P10          ; 34         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; U14          ; 36         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           top_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                                  ; DQ    ; Bidir     ; V14          ; 36         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 133.0 MHz           ; 133.0 MHz         ; SSTL-2 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+----------------+------------------+--------------------+------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cycloneIII_3c25_niosII_standard                                                                                                                                           ; 9416 (1)    ; 5363 (0)                  ; 234 (234)     ; 72456       ; 24   ; 4            ; 0       ; 2         ; 122  ; 1            ; 4053 (1)     ; 1585 (0)          ; 3778 (0)         ; |cycloneIII_3c25_niosII_standard                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|                                                                                    ; 9308 (1)    ; 5295 (0)                  ; 0 (0)         ; 72456       ; 24   ; 4            ; 0       ; 2         ; 0    ; 0            ; 4013 (1)     ; 1570 (0)          ; 3725 (0)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |button_pio:the_button_pio|                                                                                                                                          ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (8)             ; 13 (13)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio:the_button_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                                                         ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cpu:the_cpu|                                                                                                                                                        ; 3132 (2736) ; 1719 (1534)               ; 0 (0)         ; 64320       ; 14   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1413 (1246)  ; 367 (325)         ; 1352 (1165)      ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_2of1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_bcf1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_2df1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1216        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_i2d1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_3id1:auto_generated|                                                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_b4g1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_add_dfr2:auto_generated|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_add_ffr2:auto_generated|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                                 ; 318 (34)    ; 184 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (1)      ; 42 (0)            ; 175 (33)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                              ; 145 (0)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 41 (0)            ; 53 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                             ; 54 (54)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 39 (39)           ; 10 (10)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                                   ; 87 (87)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 2 (2)             ; 43 (43)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|                                                                                                       ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                                ; 17 (17)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                                  ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                                  ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                                        ; 84 (84)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 49 (49)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |altsyncram_6472:auto_generated|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_26f1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_36f1:auto_generated|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_add_sub:Add8|                                                                                                                                                ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 11 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |add_sub_2ng:auto_generated|                                                                                                                                   ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 11 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|lpm_add_sub:Add8|add_sub_2ng:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                                     ; 147 (139)   ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (92)      ; 4 (0)             ; 51 (47)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:high_res_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master|            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|                                                                                                                      ; 185 (10)    ; 137 (5)                   ; 0 (0)         ; 2536        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (5)       ; 63 (2)            ; 74 (3)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|                                                                                                        ; 65 (0)      ; 43 (0)                    ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 23 (0)            ; 20 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                                       ; 65 (0)      ; 43 (0)                    ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 23 (0)            ; 20 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |dcfifo_tsf1:auto_generated|                                                                                                                                ; 65 (19)     ; 43 (12)                   ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (7)       ; 23 (7)            ; 20 (1)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_graycounter_aic:wrptr_gp|                                                                                                                             ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_aic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_bic:wrptr_g1p|                                                                                                                            ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_bic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_f47:rdptr_g1p|                                                                                                                            ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|a_graycounter_f47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_synch_pipe_ic8:rs_dgwp|                                                                                                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_cd9:dffpipe6|                                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_jc8:ws_dgrp|                                                                                                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_dd9:dffpipe9|                                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_ji31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 488         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|                                                                                                            ; 110 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 38 (0)            ; 51 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                                         ; 110 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 38 (0)            ; 51 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                                                                ; 110 (34)    ; 89 (25)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (9)       ; 38 (16)           ; 51 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                                                            ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                                                            ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_lc8:rs_dgwp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 5 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_fd9:dffpipe6|                                                                                                                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_mc8:ws_dgrp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_gd9:dffpipe10|                                                                                                                               ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|                                                                                                     ; 162 (35)    ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (34)      ; 0 (0)             ; 65 (1)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo|                                        ; 127 (127)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 64 (64)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|                                                                                                     ; 455 (80)    ; 181 (19)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 271 (59)     ; 2 (0)             ; 182 (21)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|                                          ; 142 (142)   ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 1 (1)             ; 59 (59)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|                            ; 236 (236)   ; 106 (106)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 1 (1)             ; 105 (105)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                                       ; 80 (80)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 40 (40)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                                         ; 39 (39)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 11 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|                                                                      ; 98 (77)     ; 92 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 44 (43)           ; 49 (34)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM|                                                                                              ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM|                                                                                                ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|cycloneIII_3c25_niosII_standard_sopc_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|                                                                      ; 168 (149)   ; 163 (148)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 116 (115)         ; 47 (33)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM|                                                                                              ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM|                                                                                                ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|cycloneIII_3c25_niosII_standard_sopc_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in|                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_in_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out|                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1_out_arbitrator:the_cycloneIII_3c25_niosII_standard_sopc_clock_1_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch| ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |ddr_sdram:the_ddr_sdram|                                                                                                                                            ; 2613 (0)    ; 1375 (0)                  ; 0 (0)         ; 2816        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1237 (0)     ; 548 (0)           ; 828 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|                                                                                                          ; 2613 (0)    ; 1375 (0)                  ; 0 (0)         ; 2816        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1237 (0)     ; 548 (0)           ; 828 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|                                                                                                     ; 642 (0)     ; 386 (0)                   ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 256 (0)      ; 101 (0)           ; 285 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |auk_ddr_hp_controller:auk_ddr_hp_controller_inst|                                                                                                          ; 642 (349)   ; 386 (151)                 ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 256 (198)    ; 101 (59)          ; 285 (91)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|                                                                                                          ; 24 (0)      ; 17 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 17 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |scfifo:wfifo|                                                                                                                                        ; 24 (0)      ; 17 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 17 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |scfifo_l2f1:auto_generated|                                                                                                                       ; 24 (0)      ; 17 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 17 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                            |a_dpfifo_ij71:dpfifo|                                                                                                                          ; 24 (1)      ; 17 (0)                    ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 17 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                               |a_fefifo_66e:fifo_state|                                                                                                                    ; 13 (8)      ; 7 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 7 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state                                                                                                                                                                                                                                                                                                                     ; work         ;
;                                  |cntr_3n7:count_usedw|                                                                                                                    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|cntr_3n7:count_usedw                                                                                                                                                                                                                                                                                                ; work         ;
;                               |cntr_nmb:rd_ptr_count|                                                                                                                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:rd_ptr_count                                                                                                                                                                                                                                                                                                                       ; work         ;
;                               |cntr_nmb:wr_ptr|                                                                                                                            ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|cntr_nmb:wr_ptr                                                                                                                                                                                                                                                                                                                             ; work         ;
;                               |dpram_2561:FIFOram|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram                                                                                                                                                                                                                                                                                                                          ; work         ;
;                                  |altsyncram_24m1:altsyncram1|                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1                                                                                                                                                                                                                                                                                              ; work         ;
;                   |auk_ddr_hp_bank_details:bank_man|                                                                                                                       ; 82 (82)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 18 (18)           ; 41 (41)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |auk_ddr_hp_init:\g_ddr_init:init_block|                                                                                                                 ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 25 (25)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |auk_ddr_hp_input_buf:in_buf|                                                                                                                            ; 137 (18)    ; 123 (15)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (3)       ; 20 (0)            ; 103 (15)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                      |auk_ddr_hp_custom_fifo:my_fifo|                                                                                                                      ; 119 (119)   ; 108 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 20 (20)           ; 88 (88)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:0:bank_timer|                                                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:1:bank_timer|                                                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:2:bank_timer|                                                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |auk_ddr_hp_timers:\g_timers:3:bank_timer|                                                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |ddr_sdram_phy:alt_mem_phy_inst|                                                                                                                               ; 1982 (0)    ; 989 (0)                   ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 981 (0)      ; 447 (0)           ; 554 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|                                                                                        ; 1982 (0)    ; 989 (0)                   ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 981 (0)      ; 447 (0)           ; 554 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|                                                                                                            ; 124 (4)     ; 124 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 75 (2)            ; 49 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                              ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|                                                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                            |ddio_out_1jd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                               ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|                                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                         |altddio_out:half_rate.addr_pin|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                            |ddio_out_egd:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd_ciii:adc|ddr_sdram_phy_alt_mem_phy_ac_ciii:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated                                                                                                                                                                                                                                                                                                           ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|                                                                                                           ; 51 (35)     ; 45 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (3)        ; 22 (13)           ; 24 (19)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                         |ddio_bidir_gve:auto_generated|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|                                                                                                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                         |ddio_bidir_cmg:auto_generated|                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|                                                                                                              ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                         |altpll:altpll_component|                                                                                                                          ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |altpll_hpf2:auto_generated|                                                                                                                    ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated                                                                                                                                                                                                                                                                                                                         ; work         ;
;                               |altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2|                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_9ii:altpll_dyn_phase_le2                                                                                                                                                                                                                                                                            ; work         ;
;                               |altpll_dyn_phase_le_aii:altpll_dyn_phase_le3|                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_aii:altpll_dyn_phase_le3                                                                                                                                                                                                                                                                            ; work         ;
;                               |altpll_dyn_phase_le_bii:altpll_dyn_phase_le4|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|altpll_dyn_phase_le_bii:altpll_dyn_phase_le4                                                                                                                                                                                                                                                                            ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|                                                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|                                                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|                                                                                                              ; 112 (64)    ; 112 (64)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 112 (64)          ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                      |altddio_in:dqs_group[0].dq[0].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[1].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[2].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[3].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[4].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[5].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[6].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[0].dq[7].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[0].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[1].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[2].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[3].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[4].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[5].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[6].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                      |altddio_in:dqs_group[1].dq[7].dqi|                                                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                         |ddio_in_0fd:auto_generated|                                                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_mimic:mmc|                                                                                                                    ; 33 (33)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 6 (6)             ; 18 (18)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_mux:mux|                                                                                                                      ; 93 (93)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 11 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|                                                                                                         ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |altsyncram:half_rate_ram_gen.altsyncram_component|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                         |altsyncram_7ch1:auto_generated|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated                                                                                                                                                                                                                                                                                                                                ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|                                                                                                        ; 1342 (0)    ; 457 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 881 (0)      ; 61 (0)            ; 400 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                      |alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|                                                                                                    ; 1342 (13)   ; 457 (4)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 881 (5)      ; 61 (0)            ; 400 (8)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                         |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                ; work         ;
;                         |alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1|                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                          ; work         ;
;                         |alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                                                   ; work         ;
;                         |alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|                                                                                                        ; 40 (0)      ; 31 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 19 (0)            ; 12 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1                                                                                                                                                                                                                                                                                                                     ; work         ;
;                            |alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1|                                                                                     ; 40 (40)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 19 (19)           ; 12 (12)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1                                                                                                                                                                                                                                                           ; work         ;
;                         |alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|             ; 32 (14)     ; 17 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (8)       ; 2 (2)             ; 15 (4)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1                                                                                                                                                                                                                          ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 8 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                             ; 10 (7)      ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                    ; work         ;
;                         |alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|  ; 870 (810)   ; 209 (183)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 661 (627)    ; 21 (17)           ; 188 (166)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1                                                                                                                                                                                                               ; work         ;
;                            |alt_mem_phy_centre_of_data_valid_window:codvw|                                                                                                 ; 60 (26)     ; 26 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (7)       ; 4 (4)             ; 22 (10)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw                                                                                                                                                                 ; work         ;
;                               |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                            ; 39 (7)      ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (7)       ; 0 (0)             ; 12 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                 ; work         ;
;                                  |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                       ; 32 (18)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (7)       ; 0 (0)             ; 12 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                               ; work         ;
;                                     |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                        ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1 ; work         ;
;                         |alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|           ; 110 (59)    ; 50 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (46)      ; 5 (5)             ; 45 (8)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 7 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                  ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2|                                                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|                                               ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2|                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3|                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3                                                                                                                        ; work         ;
;                            |alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4|                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4                                                                                                                        ; work         ;
;                         |alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|           ; 14 (9)      ; 8 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (4)        ; 0 (0)             ; 8 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1                                                                                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 5 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                      ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                        ; work         ;
;                         |alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|                                                                                                      ; 24 (12)     ; 14 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (4)       ; 0 (0)             ; 14 (8)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1                                                                                                                                                                                                                                                                                                                   ; work         ;
;                            |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|                                                    ; 5 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1                                                                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|                                                    ; 7 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2                                                                                                                                                                                                                        ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                    ; work         ;
;                         |alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|                                                                                       ; 231 (26)    ; 116 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (15)     ; 6 (4)             ; 110 (7)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1                                                                                                                                                                                                                                                                                                    ; work         ;
;                            |alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|                                     ; 88 (62)     ; 47 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (27)      ; 2 (2)             ; 45 (33)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1                                                                                                                                                                                          ; work         ;
;                               |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                        ; work         ;
;                               |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                        ; work         ;
;                               |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|                                                                                ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1                                                                                                                              ; work         ;
;                                  |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                               |alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|                                                                                ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2                                                                                                                              ; work         ;
;                                  |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                      ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance1|                                                                                             ; 12 (9)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance2|                                                                                             ; 49 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (1)       ; 0 (0)             ; 25 (15)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 10 (10)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                                    ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_counter:alt_mem_phy_counter_instance3|                                                                                             ; 10 (7)      ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3                                                                                                                                                                                                                                                  ; work         ;
;                               |alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1                                                                                                                                                                                              ; work         ;
;                            |alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|                                                           ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1                                                                                                                                                                                                                ; work         ;
;                               |alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1|                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1                                                                                                                                                        ; work         ;
;                            |alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|                                                                               ; 13 (7)      ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1                                                                                                                                                                                                                                    ; work         ;
;                               |alt_mem_phy_adder:alt_mem_phy_adder_instance1|                                                                                              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1                                                                                                                                                                                      ; work         ;
;                            |alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|                                                             ; 26 (26)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 13 (13)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1                                                                                                                                                                                                                  ; work         ;
;                   |ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|                                                                                      ; 222 (222)   ; 220 (220)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 171 (171)         ; 49 (49)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|                                                                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|                                                                                                        ; 179 (0)     ; 159 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 109 (0)           ; 50 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter|                                                               ; 81 (81)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 19 (19)           ; 43 (43)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter|                                                                   ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|                                                             ; 104 (104)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 58 (58)           ; 45 (45)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|                                                                                       ; 137 (24)    ; 54 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (14)      ; 3 (0)             ; 55 (10)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|                            ; 70 (70)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 2 (2)             ; 30 (30)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1|              ; 53 (53)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 1 (1)             ; 25 (25)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_flash_ssram_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|                                                                   ; 78 (78)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 3 (3)             ; 11 (11)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |high_res_timer:the_high_res_timer|                                                                                                                                  ; 152 (152)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 34 (34)           ; 87 (87)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                                                                 ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                            ; 287 (28)    ; 234 (13)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (14)      ; 45 (5)            ; 190 (12)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                                   ; 75 (75)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 16 (16)           ; 39 (39)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                                       ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 8 (0)             ; 75 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |scfifo:rfifo|                                                                                                                                                 ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 8 (0)             ; 75 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                          ; 92 (19)     ; 83 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 8 (0)             ; 75 (72)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |lpm_counter:usedw_ptr|                                                                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_p9f:auto_generated|                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00006|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00008|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00010|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00012|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00012                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00014|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00016|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00020|                                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                                       ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 16 (0)            ; 67 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |scfifo:wfifo|                                                                                                                                                 ; 92 (0)      ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 16 (0)            ; 67 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                          ; 92 (19)     ; 83 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 16 (8)            ; 67 (64)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                   |lpm_counter:usedw_ptr|                                                                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_p9f:auto_generated|                                                                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_p9f:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00006|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00008|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00010|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00012|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00012                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00014|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00014                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00016|                                                                                                                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00016                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_ff:$00020|                                                                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |led_pio:the_led_pio|                                                                                                                                                ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio:the_led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |performance_counter:the_performance_counter|                                                                                                                        ; 340 (340)   ; 226 (226)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (114)    ; 0 (0)             ; 226 (226)        ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |performance_counter_control_slave_arbitrator:the_performance_counter_control_slave|                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|                                                                                  ; 165 (0)     ; 159 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 57 (0)            ; 102 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter|                                         ; 62 (62)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 62 (62)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|                                             ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 32 (32)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|                                       ; 127 (127)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 56 (56)           ; 65 (65)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|                                                                 ; 70 (70)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 16 (16)           ; 41 (41)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|                                                                 ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pll:the_pll|                                                                                                                                                        ; 42 (42)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 15 (15)           ; 26 (26)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altpllpll:the_pll|                                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altpll:altpll_component|                                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |altpll_mjm1:auto_generated|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |pll_s1_arbitrator:the_pll_s1|                                                                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |remote_update:the_remote_update|                                                                                                                                    ; 213 (0)     ; 147 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (0)       ; 39 (0)            ; 110 (0)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|                                                                               ; 213 (75)    ; 147 (65)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (8)       ; 39 (33)           ; 110 (34)         ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|                                                                                                ; 138 (125)   ; 82 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (54)      ; 6 (6)             ; 76 (65)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_counter:cntr5|                                                                                                                                         ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_eri:auto_generated|                                                                                                                                ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5|cntr_eri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_counter:cntr6|                                                                                                                                         ; 6 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |cntr_dri:auto_generated|                                                                                                                                ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6|cntr_dri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |remote_update_s1_arbitrator:the_remote_update_s1|                                                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update_s1_arbitrator:the_remote_update_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |slow_peripheral_bridge:the_slow_peripheral_bridge|                                                                                                                  ; 191 (8)     ; 147 (5)                   ; 0 (0)         ; 2784        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (3)       ; 62 (2)            ; 85 (3)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|                                                                                                      ; 73 (0)      ; 53 (0)                    ; 0 (0)         ; 736         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 26 (0)            ; 27 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                                       ; 73 (0)      ; 53 (0)                    ; 0 (0)         ; 736         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 26 (0)            ; 27 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |dcfifo_4uf1:auto_generated|                                                                                                                                ; 73 (22)     ; 53 (15)                   ; 0 (0)         ; 736         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (7)       ; 26 (9)            ; 27 (2)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_graycounter_cic:wrptr_g1p|                                                                                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |a_graycounter_fic:wrptr_gp|                                                                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_fic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |a_graycounter_g47:rdptr_g1p|                                                                                                                            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |alt_synch_pipe_kc8:rs_dgwp|                                                                                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_hd9:dffpipe6|                                                                                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_kc8:rs_dgwp|dffpipe_hd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_nc8:ws_dgrp|                                                                                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 3 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                      |dffpipe_id9:dffpipe9|                                                                                                                                ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 3 (3)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe9                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram_bi31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 736         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|                                                                                                          ; 110 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 34 (0)            ; 55 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                                         ; 110 (0)     ; 89 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 34 (0)            ; 55 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |dcfifo_u1g1:auto_generated|                                                                                                                                ; 110 (36)    ; 89 (25)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (9)       ; 34 (14)           ; 55 (5)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |a_graycounter_dic:wrptr_gp|                                                                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_dic:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                                                            ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                                                            ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_synch_pipe_lc8:rs_dgwp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 4 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_fd9:dffpipe6|                                                                                                                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_lc8:rs_dgwp|dffpipe_fd9:dffpipe6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |alt_synch_pipe_mc8:ws_dgrp|                                                                                                                             ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 4 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |dffpipe_gd9:dffpipe10|                                                                                                                               ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_di31:fifo_ram|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                   |dffpipe_ed9:ws_brp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |dffpipe_ed9:ws_bwp|                                                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                                                         ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1|                                                                                                 ; 160 (160)   ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (104)    ; 0 (0)             ; 56 (56)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|                                                                                                 ; 191 (6)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (6)      ; 0 (0)             ; 86 (0)           ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|                                      ; 185 (185)   ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (99)      ; 0 (0)             ; 86 (86)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                                                    ; 159 (159)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 27 (27)           ; 94 (94)          ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                                                   ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                             ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                                                                  ; 110 (28)    ; 68 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (20)      ; 15 (0)            ; 56 (13)          ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |lpm_decode:instruction_decoder|                                                                                                                                     ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |decode_jri:auto_generated|                                                                                                                                       ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                                                                                                      ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_dffex:BROADCAST|                                                                                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_dffex:IRF_ENA|                                                                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_dffex:IRSR|                                                                                                                                                     ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 7 (7)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_dffex:RESET|                                                                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                                                                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                                                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                                                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                                                                                                          ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                                                                                                            ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+
; top_reset_n           ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_clkin_50          ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_button[3]         ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_button[2]         ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_button[1]         ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_button[0]         ; Input    ; 0             ; 0             ; --                    ; --  ; --   ;
; top_flash_cs_n        ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_oe_n        ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_reset_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_flash_ssram_a[1]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[2]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[3]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[4]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[5]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[6]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[7]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[8]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[9]  ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[10] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[11] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[12] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[13] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[14] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[15] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[16] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[17] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[18] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[19] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[20] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[21] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[22] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_a[23] ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_wr_n        ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_led[0]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_led[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_mem_addr[0]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[1]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[2]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[3]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[4]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[5]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[6]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[7]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[8]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[9]       ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[10]      ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[11]      ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_addr[12]      ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_ba[0]         ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_ba[1]         ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_cas_n         ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_cke           ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_cs_n          ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_dm[0]         ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_mem_dm[1]         ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_mem_ras_n         ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_mem_we_n          ; Output   ; --            ; --            ; --                    ; 1   ; --   ;
; top_ssram_adsc_n      ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[0]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[1]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[2]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bw_n[3]     ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_bwe_n       ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_ce_n        ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_ssram_clk         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; top_ssram_oe_n        ; Output   ; --            ; --            ; --                    ; 0   ; --   ;
; top_flash_ssram_d[0]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[1]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[2]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[3]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[4]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[5]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[6]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[7]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[8]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[9]  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[10] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[11] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[12] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[13] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[14] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[15] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[16] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[17] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[18] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[19] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[20] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[21] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[22] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[23] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[24] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[25] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[26] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[27] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[28] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[29] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[30] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_flash_ssram_d[31] ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ;
; top_mem_clk           ; Bidir    ; 0             ; 0             ; --                    ; 0   ; --   ;
; top_mem_clk_n         ; Bidir    ; --            ; --            ; --                    ; 0   ; --   ;
; top_mem_dq[0]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[1]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[2]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[3]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[4]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[5]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[6]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[7]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[8]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[9]         ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[10]        ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[11]        ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[12]        ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[13]        ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[14]        ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dq[15]        ; Bidir    ; 0             ; 0             ; --                    ; 0   ; 0    ;
; top_mem_dqs[0]        ; Bidir    ; --            ; --            ; --                    ; 0   ; 0    ;
; top_mem_dqs[1]        ; Bidir    ; --            ; --            ; --                    ; 0   ; 0    ;
+-----------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; top_reset_n                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; top_clkin_50                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; top_button[3]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_button[2]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_button[1]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_button[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_flash_ssram_d[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[4]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[5]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[6]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[7]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[8]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[9]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; top_flash_ssram_d[10]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[11]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[12]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[13]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[14]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[15]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[16]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[17]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[18]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[19]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[20]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[21]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[22]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[23]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[24]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[25]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[26]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[27]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[28]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[29]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[30]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_flash_ssram_d[31]                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; top_mem_clk                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
; top_mem_clk_n                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; top_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 1                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 1                 ; 0       ;
; top_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]~feeder                ; 0                 ; 0       ;
;      - cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]~feeder                ; 0                 ; 0       ;
; top_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; top_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location               ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y17_N0         ; 149     ; Clock                                  ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y17_N0         ; 22      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|button_pio:the_button_pio|always1~41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y28_N24     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt_nxt[2]~242                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y21_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt_nxt[2]~373                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y24_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt_nxt[3]~372                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y22_N14     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_wb_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y22_N22     ; 3       ; Read enable                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X30_Y22_N7          ; 24      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X31_Y26_N21         ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ienable_reg[20]~112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y24_N24     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X44_Y18_N15         ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_result_en~132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y22_N2      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_stall~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y18_N18     ; 747     ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X35_Y17_N7          ; 4       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X32_Y14_N18     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y25_N9          ; 19      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_hbreak_req                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y18_N30     ; 26      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X36_Y22_N15         ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X36_Y22_N29         ; 33      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|Equal309~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y22_N18     ; 4       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y16_N12     ; 170     ; Clock enable, Read enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y15_N2      ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[0]~106                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y15_N12     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X35_Y24_N31         ; 32      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|always103~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y18_N6      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ram_block1a0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X35_Y16_N22     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y17_N5          ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|prejxdr                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X17_Y17_N19         ; 39      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y17_N18     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~2884                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y18_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|virtual_state_sdr~16                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y18_N0      ; 36      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|virtual_state_uir~18                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y19_N18     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]~3673                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X21_Y17_N28     ; 31      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]~3672                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y17_N10     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X21_Y17_N31         ; 3       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y18_N0      ; 2       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X34_Y23_N14     ; 2       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X34_Y23_N18     ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y17_N23         ; 7       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt_nxt[3]~133                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X31_Y16_N14     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_dp_offset_en~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y13_N8      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y13_N22     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y14_N12     ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|reset_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X31_Y14_N15         ; 9       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y11_N30     ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|valid_wrreq~21                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y12_N24     ; 7       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y10_N30     ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|valid_wrreq~30                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y10_N22     ; 10      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo|always1~3                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y10_N4      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_counter_enable~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y14_N16     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_ddr_clock_bridge_s1_arb_winner~84                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y14_N28     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always0~1                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y13_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always10~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y12_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always12~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y12_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always14~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y12_N12     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always16~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y12_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always18~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y12_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always20~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y12_N18     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always22~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y12_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always24~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y12_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always26~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y12_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always28~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y13_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always2~1                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y13_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always30~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y13_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always32~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y13_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always34~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y13_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always36~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y13_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always38~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y13_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always40~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y16_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always42~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y16_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always44~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X20_Y16_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always46~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X20_Y16_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always48~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y16_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always4~1                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y13_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always50~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y16_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always52~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y15_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always54~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y15_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always56~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y15_N12     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always58~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y15_N0      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always60~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y15_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always62~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y15_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always64~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X20_Y14_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always66~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X20_Y14_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always68~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y14_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always6~1                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y13_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always70~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y14_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always72~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X20_Y15_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always74~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X20_Y15_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always76~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y13_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always78~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y14_N8      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always80~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y14_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always82~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y14_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always84~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y14_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always86~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y14_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always88~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y14_N10     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always8~1                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y12_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always90~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y13_N2      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always92~1                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y13_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always94~3                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y14_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_cpu_ddr_clock_bridge_s1|always97~0                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y13_N18     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_0:the_cycloneIII_3c25_niosII_standard_sopc_clock_0|always8~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X27_Y3_N0       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_clock_1:the_cycloneIII_3c25_niosII_standard_sopc_clock_1|always8~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y26_N20     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y3_N15          ; 65      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X51_Y16_N9          ; 158     ; Async. clear                           ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X26_Y30_N5          ; 2152    ; Async. clear, Async. load              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X51_Y16_N13         ; 785     ; Async. clear                           ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X10_Y20_N17         ; 184     ; Async. clear                           ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|accepted                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X16_Y5_N3           ; 41      ; Clock enable, Sync. clear              ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|accepted_r                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y4_N1           ; 31      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|am_writing                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X17_Y5_N31          ; 30      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|_~28                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y7_N0       ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|a_fefifo_66e:fifo_state|valid_rreq                                                                                                                                                                                                                                               ; LCCOMB_X24_Y7_N10      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|valid_wreq~10                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y7_N6       ; 11      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1449                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y7_N4       ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1450                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y7_N22      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1451                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y7_N16      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|openrows~1452                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y7_N24      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_done                                                                                                                                                                                                                                                                                                                                            ; FF_X19_Y4_N29          ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|two_hundred_counter[7]~225                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y5_N4       ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[1]                                                                                                                                                                                                                                                                                                                      ; FF_X16_Y8_N19          ; 29      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process0~9                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y8_N24      ; 26      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process1~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y9_N24      ; 26      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process1~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y8_N24      ; 26      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process1~2                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y8_N6       ; 26      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|process4~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y8_N12      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|wr_en~24                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y8_N2       ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|doing_act                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X16_Y5_N1           ; 43      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|read_req_last~49                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y3_N0       ; 18      ; Clock enable, Sync. load               ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|rfsh_done                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X18_Y4_N1           ; 18      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|row_mux_sel_last[1]~50                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y6_N10      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|always3~0                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y8_N2       ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|clk_div_reset_ams_n_r                                                                                                                                                                                                                                                                                                                                  ; FF_X26_Y33_N15         ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0]                                                                                                                                                                                                                                                       ; PLL_4                  ; 1215    ; Clock                                  ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1]                                                                                                                                                                                                                                                       ; PLL_4                  ; 16      ; Clock                                  ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2]                                                                                                                                                                                                                                                       ; PLL_4                  ; 196     ; Clock                                  ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3]                                                                                                                                                                                                                                                       ; PLL_4                  ; 120     ; Clock                                  ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4]                                                                                                                                                                                                                                                       ; PLL_4                  ; 27      ; Clock                                  ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1~LOCKED                                                                                                                                                                                                                                                  ; PLL_4                  ; 3       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                                                                                      ; FF_X25_Y5_N31          ; 24      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]                                                                                                                                                                                                                                                                                          ; FF_X19_Y2_N21          ; 6       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                                                                                       ; FF_X21_Y5_N11          ; 52      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[1]                                                                                                                                                                                                                                                                                        ; FF_X24_Y2_N21          ; 3       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[3]                                                                                                                                                                                                                                                                                        ; FF_X24_Y2_N5           ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|global_pre_clear                                                                                                                                                                                                                                                                                                                                       ; FF_X24_Y3_N17          ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y17_N16     ; 2       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y17_N8      ; 4       ; Async. clear                           ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X43_Y5_N22      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                                                                                                             ; FF_X43_Y5_N15          ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                                                                                                     ; FF_X21_Y5_N17          ; 858     ; Async. clear                           ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                                                                                                                     ; FF_X21_Y5_N17          ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk                                                                                                                                                                                                                                                                                                                                               ; FF_X25_Y33_N1          ; 16      ; Clock                                  ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X14_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X29_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X38_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X36_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X38_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X34_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X36_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X14_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X16_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X14_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X18_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X18_Y0_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X20_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X23_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X29_Y0_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdqs_oe_2x_r[0]                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X11_Y0_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|wdp_wdqs_oe_2x_r[1]                                                                                                                                                                                                                                                                                                                                       ; DDIOOECELL_X18_Y0_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|Selector0~185                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y5_N12      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out~139                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y5_N16      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|data_index_counter_synchronous_reset                                                                                                                          ; LCCOMB_X21_Y11_N8      ; 5       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|phase_index_counter_synchronous_reset                                                                                                                         ; LCCOMB_X21_Y11_N4      ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector143~29                                                                                                                                     ; LCCOMB_X14_Y8_N10      ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector154~81                                                                                                                                     ; LCCOMB_X14_Y8_N28      ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector8~120                                                                                                                                      ; LCCOMB_X15_Y8_N26      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|modulo_counter_synchronous_reset~115 ; LCCOMB_X11_Y9_N10      ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|process1~2                                                                                                                                         ; LCCOMB_X14_Y8_N0       ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.pll_reconfig_req                                                                                                                             ; FF_X14_Y8_N13          ; 11      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result0[4]~86                                                                                                                            ; LCCOMB_X15_Y10_N22     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[4]~127                                                                                                                           ; LCCOMB_X15_Y10_N16     ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1|shifted_data_internal~175                                   ; LCCOMB_X18_Y11_N14     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|internal_ram_write_request_formation~2                                                                                                                      ; LCCOMB_X15_Y11_N4      ; 9       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|delay_counter[4]~132                                                                                                                                                                                                                                   ; LCCOMB_X20_Y11_N10     ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|centre_of_data_valid_window_counter_synchronous_reset                                                                         ; LCCOMB_X36_Y8_N0       ; 6       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|centre_of_largest_data_valid_window_formation~29                                                                              ; LCCOMB_X40_Y8_N2       ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_counter_synchronous_reset                                                                                                ; LCCOMB_X37_Y8_N4       ; 6       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_minus~70                                                                                                               ; LCCOMB_X39_Y8_N6       ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|size_w_plus~149                                                                                                               ; LCCOMB_X39_Y8_N0       ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|mimic_path_sample_request_internal~188                                                                                                                                                                                                  ; LCCOMB_X35_Y7_N28      ; 36      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|relative_adjusted_clock_position_modulo_counter_synchronous_reset                                                                                                                                                                       ; LCCOMB_X36_Y7_N24      ; 7       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|resynchronisation_setup_detected                                                                                                                                                                                                                                                                   ; FF_X17_Y8_N9           ; 275     ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y2_N4       ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_write_dp_sii_ciii:half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[1]                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y2_N22      ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y21_N2      ; 62      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|use_registered                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X28_Y21_N21         ; 63      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1|r_1~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y26_N8      ; 63      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always0~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y17_N4      ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always10~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y17_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always12~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y17_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always14~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y18_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always16~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y18_N22     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always1~3                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y17_N8      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always21~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X29_Y17_N2      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always2~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y17_N14     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always4~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y17_N12     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always6~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y21_N10     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_flash_ssram_pipeline_bridge_s1|always8~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y21_N24     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X18_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X1_Y34_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X45_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X45_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y27_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X29_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X38_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X51_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X16_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X16_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X3_Y34_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X7_Y34_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X7_Y34_N5   ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X9_Y34_N26  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X9_Y34_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X11_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X14_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X14_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X16_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X18_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X20_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X20_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X5_Y34_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y27_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y22_N12  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X16_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X9_Y34_N19  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X49_Y34_N5  ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X36_Y34_N19 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X51_Y34_N26 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X49_Y34_N12 ; 1       ; Output enable                          ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y26_N22     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y26_N22     ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|control_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y26_N2      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|period_h_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y27_N2      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|period_l_wr_strobe~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y27_N28     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|high_res_timer:the_high_res_timer|snap_strobe~39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y26_N20     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y33_N12     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]~2962                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y31_N2      ; 21      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]~149                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y31_N4      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]~150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y31_N30     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|fifo_rd~135                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y27_N2      ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|ien_AF~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y29_N30     ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y27_N30     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~146                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y27_N8      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y27_N18     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y27_N0      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y27_N16     ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y27_N24     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y27_N14     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~65                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y27_N4      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|_~92                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y27_N22     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y33_N14     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~146                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y33_N18     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~173                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y33_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y33_N16     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y33_N14     ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y33_N12     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y33_N8      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~65                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y33_N24     ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|_~92                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y33_N6      ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|jtag_uart:the_jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y33_N24     ; 22      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|led_pio:the_led_pio|always0~86                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y26_N30     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y30_N10     ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y30_N8      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always3~96                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y30_N0      ; 64      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always4~61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y30_N22     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|global_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y30_N26     ; 194     ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter|s1_readdatavalid                                                                                                                                                                                                                                                                                                                                                               ; FF_X27_Y25_N1          ; 35      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y29_N22     ; 62      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y25_N20     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|pipeline_bridge_before_tristate_bridge_m1_readdatavalid~14                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y25_N24     ; 33      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|r_0~493                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X30_Y29_N6      ; 63      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PLL_1                  ; 2634    ; Clock                                  ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PLL_1                  ; 908     ; Clock                                  ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; PLL_1                  ; 235     ; Clock                                  ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|control_reg_en~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y3_N26      ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|count_done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X27_Y1_N5           ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|not_areset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X27_Y1_N15          ; 7       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y22_N24     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|readdata~3134                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y22_N0      ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr5|cntr_eri:auto_generated|_~22                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y21_N8      ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|lpm_counter:cntr6|cntr_dri:auto_generated|_~32                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y21_N14     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|rublock_clock                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y20_N2      ; 1       ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|w889w                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y22_N16     ; 25      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|width_counter_clear                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y21_N6      ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe1a_ena[0]                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y20_N28     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe7a_clrn~0                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y20_N4      ; 29      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe7a_ena[0]                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y24_N20     ; 29      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|reset_n_sources~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y17_N20     ; 10      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                                                                                                                       ; M9K_X22_Y24_N0         ; 51      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y24_N4      ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|valid_wrreq~66                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y20_N16     ; 12      ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|int_rdempty                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y23_N4      ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|valid_wrreq~19                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y25_N24     ; 6       ; Clock enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|always1~3                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y20_N30     ; 34      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_slow_peripheral_bridge_s1|always69~0                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X29_Y20_N30     ; 14      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y31_N14     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y31_N0      ; 32      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|control_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X20_Y31_N22     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|period_h_wr_strobe~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y30_N12     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y30_N22     ; 16      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer|snap_strobe~45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y30_N20     ; 32      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X17_Y18_N27         ; 57      ; Async. clear                           ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:sld_hub_inst|GEN_SHADOW_IRF~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y19_N26     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|IRF_ENABLE[1]~128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y19_N16     ; 2       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y19_N2      ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|comb~95                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X15_Y19_N30     ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X12_Y18_N1          ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]~679                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y19_N0      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X15_Y18_N25         ; 13      ; Async. clear                           ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X15_Y18_N29         ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X15_Y18_N11         ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X15_Y18_N3          ; 47      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X14_Y18_N21         ; 11      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~410                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y19_N2      ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y19_N8      ; 10      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter~405                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y19_N0      ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; top_clkin_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_V9                 ; 76      ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; top_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_N2                 ; 2       ; Async. clear                           ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X1_Y17_N0    ; 149     ; Global Clock         ; GCLK8            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out                                                                                                                                                    ; FF_X51_Y16_N9     ; 158     ; Global Clock         ; GCLK5            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out                                                                                                                                                                          ; FF_X26_Y30_N5     ; 2152    ; Global Clock         ; GCLK10           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out                                                                                                                                                                          ; FF_X51_Y16_N13    ; 785     ; Global Clock         ; GCLK9            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out                                                                                                                                                                          ; FF_X10_Y20_N17    ; 184     ; Global Clock         ; GCLK13           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] ; PLL_4             ; 1215    ; Global Clock         ; GCLK19           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] ; PLL_4             ; 16      ; Global Clock         ; GCLK18           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] ; PLL_4             ; 196     ; Global Clock         ; GCLK17           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] ; PLL_4             ; 120     ; Global Clock         ; GCLK16           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] ; PLL_4             ; 27      ; Global Clock         ; GCLK15           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15                                                                          ; LCCOMB_X23_Y17_N8 ; 4       ; Global Clock         ; GCLK7            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n                                                                               ; FF_X21_Y5_N17     ; 858     ; Global Clock         ; GCLK6            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk                                                                                         ; FF_X25_Y33_N1     ; 16      ; Global Clock         ; GCLK14           ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0]                                                                                                                                                                                                                                        ; PLL_1             ; 2634    ; Global Clock         ; GCLK3            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1]                                                                                                                                                                                                                                        ; PLL_1             ; 1       ; Global Clock         ; GCLK1            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2]                                                                                                                                                                                                                                        ; PLL_1             ; 908     ; Global Clock         ; GCLK2            ; --                        ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3]                                                                                                                                                                                                                                        ; PLL_1             ; 235     ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X17_Y18_N27    ; 57      ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                                                                                                                                                           ; FF_X15_Y18_N25    ; 13      ; Global Clock         ; GCLK11           ; --                        ;
; top_reset_n                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_N2            ; 2       ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_stall~26                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 747     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|resynchronisation_setup_detected                                                                                                                                                            ; 275     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state.calculate_codvw                       ; 234     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|global_reset                                                                                                                                                                                                                                                                                                                                                                                                                      ; 194     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Selector105~943                             ; 192     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|slave_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                             ; 180     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 171     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[6]                        ; 143     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_ram_result1[4]~126                    ; 134     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|Equal1~307                                  ; 130     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|state~1010                                  ; 129     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slave_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                         ; 106     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|comb~34                                                                                                                                                                                                                                                                                                                                                                                                        ; 100     ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 87      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_data_master_granted_cpu_ddr_clock_bridge_s1~58                                                                                                                                                                                                                                                                                                                                                             ; 83      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 80      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 78      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|downstream_wrreq~34                                                                                                                                                                                                                                                                                                                                                                                                         ; 76      ;
; top_clkin_50~input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 76      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 74      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo|pipefull[3]                                                                                                                                                                                                               ; 72      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 67      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|E_ctrl_dst_data_sel_logic_result                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 66      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_mux:mux|local_rdata_valid~233                                                                                                                                                                                                                                      ; 65      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[5]                        ; 65      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                       ; 65      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always3~96                                                                                                                                                                                                                                                                                                                                                                                                                        ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|performance_counter:the_performance_counter|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                         ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_slow_inst_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 64      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1|r_1~4                                                                                                                                                                                                                                                                                                                                                                                            ; 63      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|use_registered                                                                                                                                                                                                                                                                                                ; 63      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1|r_0~493                                                                                                                                                                                                                                                                                                                                                                    ; 63      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|use_registered                                                                                                                                                                                                                                                    ; 63      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                                                                                                                                                            ; 62      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                                                                                                                ; 62      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[6]                                                                                                                                                                                                                                                                                ; 62      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 61      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|i_readdata_d1[8]_OTERM111                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 60      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|cpu_instruction_master_granted_cpu_ddr_clock_bridge_s1~52                                                                                                                                                                                                                                                                                                                                                      ; 60      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 59      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|cpu_data_master_granted_flash_ssram_pipeline_bridge_s1~58                                                                                                                                                                                                                                                                                                                                        ; 53      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]                                                                                                                                                                                ; 52      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|count_internal[1]                                    ; 52      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[4]                                                                                                                                                                                                                                                                                ; 51      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|valid_phase_index[4]                        ; 50      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_cpu_ddr_clock_bridge_s1|full_0                                                                                                                                                                                                                                                                    ; 49      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_grant_vector[1]~63                                                                                                                                                                                                                                                                                                                                                                           ; 49      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[5]                                                                                                                                                                                                                                                                                ; 48      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|input1_equal_to_input2~213 ; 47      ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1|input1_equal_to_input2~210 ; 47      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------------------------------------------------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; cpu_bht_ram.mif                 ; M9K_X33_Y13_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                            ; M9K_X33_Y24_N0, M9K_X33_Y25_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_2df1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216  ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1    ; cpu_dc_tag_ram.mif              ; M9K_X33_Y21_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                            ; M9K_X33_Y26_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                            ; M9K_X33_Y15_N0, M9K_X33_Y16_N0, M9K_X33_Y17_N0, M9K_X33_Y14_N0 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944  ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; cpu_ic_tag_ram.mif              ; M9K_X33_Y12_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_ociram_default_contents.mif ; M9K_X22_Y19_N0, M9K_X22_Y18_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_rf_ram_a.mif                ; M9K_X33_Y20_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_rf_ram_b.mif                ; M9K_X33_Y19_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 84           ; 8            ; 84           ; yes                    ; no                      ; yes                    ; yes                     ; 672   ; 8                           ; 61                          ; 8                           ; 61                          ; 488                 ; 2    ; None                            ; M9K_X33_Y11_N0, M9K_X22_Y11_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 33           ; 64           ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 2112  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                            ; M9K_X22_Y10_N0                                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_l2f1:auto_generated|a_dpfifo_ij71:dpfifo|dpram_2561:FIFOram|altsyncram_24m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 72           ; 32           ; 72           ; yes                    ; no                      ; yes                    ; no                      ; 2304  ; 32                          ; 72                          ; 32                          ; 72                          ; 2304                ; 2    ; None                            ; M9K_X33_Y8_N0, M9K_X33_Y7_N0                                   ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_read_dp_sii_ciii:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 8            ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 8                           ; 64                          ; 512                 ; 2    ; None                            ; M9K_X22_Y6_N0, M9K_X22_Y5_N0                                   ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 52           ; 16           ; 52           ; yes                    ; no                      ; yes                    ; yes                     ; 832   ; 16                          ; 46                          ; 16                          ; 46                          ; 736                 ; 2    ; None                            ; M9K_X22_Y24_N0, M9K_X22_Y21_N0                                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 33           ; 64           ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 2112  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                            ; M9K_X22_Y23_N0                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X42_Y19_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_out3     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|mac_mult2 ;                            ; DSPMULT_X42_Y20_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 12,562 / 71,559 ( 18 % ) ;
; C16 interconnects          ; 134 / 2,597 ( 5 % )      ;
; C4 interconnects           ; 5,951 / 46,848 ( 13 % )  ;
; Direct links               ; 2,389 / 71,559 ( 3 % )   ;
; Global clocks              ; 20 / 20 ( 100 % )        ;
; Local interconnects        ; 5,458 / 24,624 ( 22 % )  ;
; R24 interconnects          ; 161 / 2,496 ( 6 % )      ;
; R4 interconnects           ; 6,526 / 62,424 ( 10 % )  ;
+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.90) ; Number of LABs  (Total = 730) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 28                            ;
; 2                                           ; 23                            ;
; 3                                           ; 17                            ;
; 4                                           ; 13                            ;
; 5                                           ; 10                            ;
; 6                                           ; 26                            ;
; 7                                           ; 15                            ;
; 8                                           ; 16                            ;
; 9                                           ; 16                            ;
; 10                                          ; 10                            ;
; 11                                          ; 16                            ;
; 12                                          ; 26                            ;
; 13                                          ; 16                            ;
; 14                                          ; 36                            ;
; 15                                          ; 34                            ;
; 16                                          ; 428                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.33) ; Number of LABs  (Total = 730) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 564                           ;
; 1 Clock                            ; 645                           ;
; 1 Clock enable                     ; 261                           ;
; 1 Sync. clear                      ; 32                            ;
; 1 Sync. load                       ; 41                            ;
; 2 Async. clears                    ; 26                            ;
; 2 Clock enables                    ; 86                            ;
; 2 Clocks                           ; 47                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.60) ; Number of LABs  (Total = 730) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 20                            ;
; 3                                            ; 10                            ;
; 4                                            ; 19                            ;
; 5                                            ; 6                             ;
; 6                                            ; 13                            ;
; 7                                            ; 4                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 17                            ;
; 11                                           ; 14                            ;
; 12                                           ; 16                            ;
; 13                                           ; 10                            ;
; 14                                           ; 9                             ;
; 15                                           ; 12                            ;
; 16                                           ; 38                            ;
; 17                                           ; 27                            ;
; 18                                           ; 24                            ;
; 19                                           ; 44                            ;
; 20                                           ; 42                            ;
; 21                                           ; 46                            ;
; 22                                           ; 41                            ;
; 23                                           ; 37                            ;
; 24                                           ; 52                            ;
; 25                                           ; 34                            ;
; 26                                           ; 34                            ;
; 27                                           ; 31                            ;
; 28                                           ; 28                            ;
; 29                                           ; 18                            ;
; 30                                           ; 15                            ;
; 31                                           ; 15                            ;
; 32                                           ; 32                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.01) ; Number of LABs  (Total = 730) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 39                            ;
; 2                                               ; 49                            ;
; 3                                               ; 36                            ;
; 4                                               ; 63                            ;
; 5                                               ; 41                            ;
; 6                                               ; 56                            ;
; 7                                               ; 47                            ;
; 8                                               ; 78                            ;
; 9                                               ; 60                            ;
; 10                                              ; 63                            ;
; 11                                              ; 43                            ;
; 12                                              ; 35                            ;
; 13                                              ; 34                            ;
; 14                                              ; 17                            ;
; 15                                              ; 13                            ;
; 16                                              ; 45                            ;
; 17                                              ; 3                             ;
; 18                                              ; 3                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.08) ; Number of LABs  (Total = 730) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 23                            ;
; 3                                            ; 17                            ;
; 4                                            ; 27                            ;
; 5                                            ; 26                            ;
; 6                                            ; 16                            ;
; 7                                            ; 20                            ;
; 8                                            ; 24                            ;
; 9                                            ; 27                            ;
; 10                                           ; 15                            ;
; 11                                           ; 43                            ;
; 12                                           ; 40                            ;
; 13                                           ; 29                            ;
; 14                                           ; 25                            ;
; 15                                           ; 38                            ;
; 16                                           ; 36                            ;
; 17                                           ; 23                            ;
; 18                                           ; 24                            ;
; 19                                           ; 20                            ;
; 20                                           ; 27                            ;
; 21                                           ; 38                            ;
; 22                                           ; 18                            ;
; 23                                           ; 17                            ;
; 24                                           ; 15                            ;
; 25                                           ; 13                            ;
; 26                                           ; 17                            ;
; 27                                           ; 13                            ;
; 28                                           ; 11                            ;
; 29                                           ; 16                            ;
; 30                                           ; 16                            ;
; 31                                           ; 11                            ;
; 32                                           ; 12                            ;
; 33                                           ; 14                            ;
; 34                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Parallel          ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; Unreserved               ;
; Data[0]                                      ; Unreserved               ;
; Data[1]/ASDO                                 ; Unreserved               ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; Unreserved               ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Mon Jun 23 00:24:57 2008
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cycloneIII_3c25_niosII_standard -c cycloneIII_3c25_niosII_standard
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP3C25F324C8 for design "cycloneIII_3c25_niosII_standard"
Info: The high junction temperature operating condition is not set. Assuming a default value of '85'.
Info: The low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning: Implemented PLL "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1" as Cyclone III PLL type, but with warnings
    Warning: Can't achieve requested value -72.0 degrees for clock output cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1] of parameter phase shift -- achieved value of -75.0 degrees
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2] port
    Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3] port
Info: Implemented PLL "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 149, clock division of 112, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of -90 degrees (-1879 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] port
    Info: Implementing clock multiplication of 149, clock division of 56, and phase shift of 0 degrees (0 ps) for cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C40F324C8 is compatible
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~ALTERA_DCLK~ is reserved at location H4
Info: DATA[0] dual-purpose pin not reserved
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The input ports of the PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and the PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have mismatch preventing the PLLs to be merged
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port ARESET
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASEUPDOWN
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASESTEP
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port SCANCLK
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning: PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|pll1 and PLL cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
Info: Fitter is using the TimeQuest Timing Analyzer
Info: Reading SDC File: 'ddr_sdram_phy_ddr_timing.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -phase -90.00 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 112 -multiply_by 149 -duty_cycle 50.00 -name {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]} {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call.
Info: Reading SDC File: 'cycloneIII_3c25_niosII_standard.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: ssram_bw_n* could not be matched with a port.
    Warning: ssram_ce_n could not be matched with a port.
Warning: At least one of the filters had some problems and could not be matched.
    Warning: top_HC_TX_CLK could not be matched with a keeper.
Warning: Ignored assignment: create_clock -name {top_tx_clk_to_the_tse_mac} -period 8.000 -waveform { 0.000 4.000 } [get_keepers {top_HC_TX_CLK}]
    Warning: Argument <targets> is an empty collection
Warning: At least one of the filters had some problems and could not be matched.
    Warning: top_HC_RX_CLK could not be matched with a keeper.
Warning: Ignored assignment: create_clock -name {top_rx_clk_to_the_tse_mac} -period 8.000 -waveform { 0.000 4.000 } [get_keepers {top_HC_RX_CLK}]
    Warning: Argument <targets> is an empty collection
Warning: At least one of the filters had some problems and could not be matched.
    Warning: top_rx_clk_to_the_tse_mac could not be matched with a clock.
Warning: At least one of the filters had some problems and could not be matched.
    Warning: top_tx_clk_to_the_tse_mac could not be matched with a clock.
Warning: Ignored assignment: set_clock_groups -exclusive -group [get_clocks {top_rx_clk_to_the_tse_mac}] -group [get_clocks {top_tx_clk_to_the_tse_mac}]
    Warning: Argument -group with value top_rx_clk_to_the_tse_mac could not match any element of the following types: ( clk )
    Warning: Argument -group with value top_tx_clk_to_the_tse_mac could not match any element of the following types: ( clk )
Warning: Ignored assignment: set_clock_groups -exclusive -group [get_clocks {top_tx_clk_to_the_tse_mac}] -group [get_clocks {top_rx_clk_to_the_tse_mac}]
    Warning: Argument -group with value top_tx_clk_to_the_tse_mac could not match any element of the following types: ( clk )
    Warning: Argument -group with value top_rx_clk_to_the_tse_mac could not match any element of the following types: ( clk )
Warning: Ignored assignment: set_false_path -from [get_clocks {top_tx_clk_to_the_tse_mac}] -to [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]
    Warning: Argument -from with value [get_clocks {top_tx_clk_to_the_tse_mac}] contains zero elements
Warning: Ignored assignment: set_false_path -from [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {top_tx_clk_to_the_tse_mac}]
    Warning: Argument -to with value [get_clocks {top_tx_clk_to_the_tse_mac}] contains zero elements
Warning: Ignored assignment: set_false_path -from [get_clocks {top_rx_clk_to_the_tse_mac}] -to [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}]
    Warning: Argument -from with value [get_clocks {top_rx_clk_to_the_tse_mac}] contains zero elements
Warning: Ignored assignment: set_false_path -from [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {top_rx_clk_to_the_tse_mac}]
    Warning: Argument -to with value [get_clocks {top_rx_clk_to_the_tse_mac}] contains zero elements
Warning: Ignored assignment: set_false_path -from [get_clocks {top_tx_clk_to_the_tse_mac}] -to [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]
    Warning: Argument -from with value [get_clocks {top_tx_clk_to_the_tse_mac}] contains zero elements
Warning: Ignored assignment: set_false_path -from [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -to [get_clocks {top_tx_clk_to_the_tse_mac}]
    Warning: Argument -to with value [get_clocks {top_tx_clk_to_the_tse_mac}] contains zero elements
Warning: Ignored assignment: set_false_path -from [get_clocks {top_rx_clk_to_the_tse_mac}] -to [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}]
    Warning: Argument -from with value [get_clocks {top_rx_clk_to_the_tse_mac}] contains zero elements
Warning: Ignored assignment: set_false_path -from [get_clocks {*|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]}] -to [get_clocks {top_rx_clk_to_the_tse_mac}]
    Warning: Argument -to with value [get_clocks {top_rx_clk_to_the_tse_mac}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram* could not be matched with a keeper.
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|* could not be matched with a keeper.
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers *] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 4
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2 could not be matched with a keeper.
Warning: Ignored assignment: set_multicycle_path -setup -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers *] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] 4
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|*}] contains zero elements
Warning: Ignored assignment: set_multicycle_path -hold -end -from [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] -to [get_keepers *] 4
    Warning: Argument -from with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft* could not be matched with a register.
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|* could not be matched with a keeper.
Warning: Ignored assignment: set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
    Warning: Argument -from with value [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft*}] contains zero elements
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft* could not be matched with a register.
Warning: Ignored assignment: set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
    Warning: Argument -from with value [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft*}] contains zero elements
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg* could not be matched with a register.
Warning: Ignored assignment: set_max_delay -from [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg*}] -to [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] 7.000
    Warning: Argument -from with value [get_registers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg*}] contains zero elements
    Warning: Argument -to with value [get_keepers {*|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|*}] contains zero elements
Info: Reading SDC File: '/tools/altera/8.0/215/linux32/ip/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|unxmaster*donex*|*data* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_registers *] -to [get_pins -nocase -compatibility_mode {*the*clock*|unxmaster*donex*|*data*}]
    Warning: Argument -to with value [get_pins -nocase -compatibility_mode {*the*clock*|unxmaster*donex*|*data*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|unxslave*requestx*|*data* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_registers *] -to [get_pins -nocase -compatibility_mode {*the*clock*|unxslave*requestx*|*data*}]
    Warning: Argument -to with value [get_pins -nocase -compatibility_mode {*the*clock*|unxslave*requestx*|*data*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|slave_address*|* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_pins -nocase -compatibility_mode {*the*clock*|slave_address*|*}] -to [get_registers *]
    Warning: Argument -from with value [get_pins -nocase -compatibility_mode {*the*clock*|slave_address*|*}] contains zero elements
Warning: At least one of the filters had some problems and could not be matched.
    Warning: *the*clock*|slave_byteenable*|* could not be matched with a pin.
Warning: Ignored assignment: set_false_path -from [get_pins -nocase -compatibility_mode {*the*clock*|slave_byteenable*|*}] -to [get_registers *]
    Warning: Argument -from with value [get_pins -nocase -compatibility_mode {*the*clock*|slave_byteenable*|*}] contains zero elements
Info: Reading SDC File: 'cpu.sdc'
Info: Reading SDC File: 'pll.sdc'
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_4uf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_tsf1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_dd9:dffpipe9|dffe10a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_cd9:dffpipe6|dffe7a* 
    Info: Entity dcfifo_u1g1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe6|dffe7a* 
Warning: Node: altera_reserved_tck was determined to be a clock but was found without an associated clock assignment.
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_n|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info: Cell: cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Warning: Clock uncertainty characteristics of the Cyclone III device family are preliminary
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -rise_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {top_clkin_50}] -fall_to [get_clocks {top_clkin_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.110
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.130
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS}] -hold 0.100
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 54 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:   15.033 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]
    Info:   30.066 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii_inst|clk|scan_clk|q_clock
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_fall
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_ac_rise
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDQSS
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_n_top_mem_clk_n_tDSS
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_fall
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_ac_rise
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDQSS
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ck_p_top_mem_clk_tDSS
    Info:    7.518 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_capture
    Info:    7.518 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_ddr_mimic
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_1
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_2
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_3
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_4
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_5
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_6
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_7
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_8
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_9
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_10
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_11
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_12
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_13
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_14
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_15
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_16
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_17
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_18
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_19
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_20
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_21
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_22
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_23
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_24
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_25
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_26
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_27
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_28
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_29
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_30
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_31
    Info:    7.516 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_dq_32
    Info:    7.518 cycloneIII_3c25_niosII_standard_sopc_instance|the_ddr_sdram|ddr_sdram_controller_phy_inst|alt_mem_phy_inst|ddr_sdram_phy_top_mem_clk_mimic_launch_clock
    Info:   10.000 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[0]
    Info:   10.000 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[1]
    Info:   16.666 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[2]
    Info:   25.000 cycloneIII_3c25_niosII_standard_sopc_instance|the_pll|the_pll|altpll_component|auto_generated|pll1|clk[3]
    Info:   20.000 top_clkin_50
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[0] (placed in counter C1 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[1] (placed in counter C0 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[2] (placed in counter C4 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[3] (placed in counter C3 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_pll_ciii:pll|altpll:altpll_component|altpll_hpf2:auto_generated|clk[4] (placed in counter C2 of PLL_4)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[0] (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[1] (placed in counter C3 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[2] (placed in counter C4 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_mjm1:auto_generated|clk[3] (placed in counter C2 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|scan_clk~25
Info: Automatically promoted node top_reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node top_flash_reset_n~output
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~246
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~104
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[5]
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_addr[8]
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block|init_ba[0]
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[1]
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_hp_ctrl_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[0]
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe7a_clrn~0
Info: Automatically promoted node sld_hub:sld_hub_inst|CLR_SIGNAL 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~419
        Info: Destination node sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5
Info: Automatically promoted node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|reset_n_sources~5
Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated|input_cell_h[0]" is constrained to location LAB_X5_Y1_N0 to improve DDIO timing
    Info: Node "top_mem_clk~input" is constrained to location IOIBUF_X5_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_clk" is constrained to location PIN U2 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X29_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[10]" is constrained to location PIN U11 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X29_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X29_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[9]" is constrained to location PIN U12 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[8]" is constrained to location PIN U13 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[11]" is constrained to location PIN V15 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N1 to improve DDIO timing
    Info: Node "top_mem_dq[5]" is constrained to location PIN U6 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X20_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X20_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[6]" is constrained to location PIN V6 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[4]" is constrained to location PIN P9 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X23_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X23_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[7]" is constrained to location PIN V7 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[2]" is constrained to location PIN R8 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[1]" is constrained to location PIN V4 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N22 to improve DDIO timing
    Info: Node "top_mem_dq[0]" is constrained to location PIN U4 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N1 to improve DDIO timing
    Info: Node "top_mem_dq[3]" is constrained to location PIN V5 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[13]" is constrained to location PIN R11 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N1 to improve DDIO timing
    Info: Node "top_mem_dq[14]" is constrained to location PIN P10 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X36_Y0_N15 to improve DDIO timing
    Info: Node "top_mem_dq[12]" is constrained to location PIN U14 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X36_Y1_N0 to improve DDIO timing
    Info: Node "cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_dp_io_ciii:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X36_Y0_N8 to improve DDIO timing
    Info: Node "top_mem_dq[15]" is constrained to location PIN V14 to improve DDIO timing
Info: Starting register packing
Info: Ignoring invalid fast I/O register assignments
Info: Finished register packing
    Extra Info: Packed 2 registers into blocks of type EC
    Extra Info: Packed 64 registers into blocks of type Embedded multiplier block
    Extra Info: Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info: Packed 114 registers into blocks of type I/O Output Buffer
    Extra Info: Created 63 register duplicates
Info: altmemphy pin placement was successful
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Evaluation Phase
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c0_out_domain_synch|data_out~clkctrl
        Info: Signal is critical
        Info: Signal fans out to non asynchronous inputs at node |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~246. No action will be taken
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c2_out_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_pll_c3_out_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|remote_update:the_remote_update|altera_avalon_remote_update_cycloneiii:the_altera_avalon_remote_update_cycloneiii|remote_update_rmtupdt_e0l:remote_update_rmtupdt_e0l_component|wire_dffe7a_clrn~0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|reset_n_sources~5
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|global_pre_clear
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|pll:the_pll|not_areset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|top_reset_n~inputclkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|pll_reconfig_reset_ams_n_r
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|clk_div_reset_ams_n_r
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|CLR_SIGNAL~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|reset_phy_clk_1x_n~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|phy_internal_reset_n~15clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe|ams_pipe[3]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch_module:cycloneIII_3c25_niosII_standard_sopc_reset_clk_domain_synch|data_out
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|sld_hub:sld_hub_inst|jtag_debug_mode_usr1
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |cycloneIII_3c25_niosII_standard|cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_ciii:ddr_sdram_phy_alt_mem_phy_ciii_inst|ddr_sdram_phy_alt_mem_phy_clk_reset_ciii:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Found 23 asynchronous signals of which 0 will be pipelined
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 1788 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 237 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:03:45
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "rxd_to_the_uart1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_BUSY" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_DCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_DIN" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ADC_PENIRQ_N" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_DEN" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ETH_RESET_N" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_GREST" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_HD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ID_I2CDAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_ID_I2CSCL" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_MDC" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_MDIO" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_NCLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_COL" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_CRS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_DV" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_RX_ERR" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SCEN" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SDA" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_CMD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_SD_DAT3" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_27MHZ" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[4]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[5]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[6]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_D[7]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_HS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_RESET" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TD_VS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TX_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TX_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TX_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TX_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TX_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_TX_EN" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_UART_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VD" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_BLANK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[4]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[5]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[6]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[7]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[8]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_DATA[9]" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_HS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_SYNC" is assigned to location or region, but does not exist in design
    Warning: Node "top_HC_VGA_VS" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_n1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_n2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_p1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKIN_p2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_n1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_n2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_p1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_CLKOUT_p2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D0" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D1" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D17" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D18" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D19" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D2" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D3" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_D9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_n9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_RX_p9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_SCL" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_SDA" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_n9" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p10" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p11" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p12" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p13" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p14" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p15" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p16" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p4" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p5" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p6" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p7" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p8" is assigned to location or region, but does not exist in design
    Warning: Node "top_HSMC_TX_p9" is assigned to location or region, but does not exist in design
    Warning: Node "top_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_clk_to_offchip_video" is assigned to location or region, but does not exist in design
    Warning: Node "top_clk_to_ssram" is assigned to location or region, but does not exist in design
    Warning: Node "top_cpu_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_flash_ssram_a[24]" is assigned to location or region, but does not exist in design
    Warning: Node "top_flash_ssram_a[25]" is assigned to location or region, but does not exist in design
    Warning: Node "top_hsmc_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_led[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_led[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_osc_clk" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[0]" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[1]" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[2]" is assigned to location or region, but does not exist in design
    Warning: Node "top_out_port_from_the_led_pio[3]" is assigned to location or region, but does not exist in design
    Warning: Node "top_pll_c0_out" is assigned to location or region, but does not exist in design
    Warning: Node "top_pll_c1_out" is assigned to location or region, but does not exist in design
    Warning: Node "top_reconfig_request_pio" is assigned to location or region, but does not exist in design
    Warning: Node "txd_from_the_uart1" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:05:26
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:01:14
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Execution Phase
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:09
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:02:33
Info: Fitter routing operations beginning
Info: Average interconnect usage is 10% of the available device resources
    Info: Peak interconnect usage is 29% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info: Fitter routing operations ending: elapsed time is 00:01:11
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 16 pins must use external clamping diodes.
    Info: Pin top_flash_ssram_d[0] uses I/O standard 2.5 V at H3
    Info: Pin top_flash_ssram_d[1] uses I/O standard 2.5 V at D1
    Info: Pin top_flash_ssram_d[2] uses I/O standard 2.5 V at A8
    Info: Pin top_flash_ssram_d[3] uses I/O standard 2.5 V at B8
    Info: Pin top_flash_ssram_d[4] uses I/O standard 2.5 V at B7
    Info: Pin top_flash_ssram_d[5] uses I/O standard 2.5 V at C5
    Info: Pin top_flash_ssram_d[6] uses I/O standard 2.5 V at E8
    Info: Pin top_flash_ssram_d[7] uses I/O standard 2.5 V at A4
    Info: Pin top_flash_ssram_d[8] uses I/O standard 2.5 V at B4
    Info: Pin top_flash_ssram_d[9] uses I/O standard 2.5 V at E7
    Info: Pin top_flash_ssram_d[10] uses I/O standard 2.5 V at A3
    Info: Pin top_flash_ssram_d[11] uses I/O standard 2.5 V at B3
    Info: Pin top_flash_ssram_d[12] uses I/O standard 2.5 V at D5
    Info: Pin top_flash_ssram_d[13] uses I/O standard 2.5 V at B5
    Info: Pin top_flash_ssram_d[14] uses I/O standard 2.5 V at A5
    Info: Pin top_flash_ssram_d[15] uses I/O standard 2.5 V at B6
Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin top_mem_clk has a permanently enabled output enable
    Info: Pin top_mem_clk_n has a permanently enabled output enable
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: group 1244174944
        Info: Type output pin top_mem_dm[0] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[0] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dqs[0] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[7] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[14] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[5] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[12] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[3] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[2] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[10] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dqs[1] uses the SSTL-2 Class I I/O standard
        Info: Type output pin top_mem_dm[1] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[1] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[9] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[8] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[15] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[6] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[13] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[4] uses the SSTL-2 Class I I/O standard
        Info: Type bidirectional pin top_mem_dq[11] uses the SSTL-2 Class I I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_29
        Info: Type bidirectional pin top_flash_ssram_d[2] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_13
        Info: Type bidirectional pin top_flash_ssram_d[18] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_16
        Info: Type bidirectional pin top_flash_ssram_d[15] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle
        Info: Type bidirectional pin top_flash_ssram_d[31] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_19
        Info: Type bidirectional pin top_flash_ssram_d[12] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_3
        Info: Type bidirectional pin top_flash_ssram_d[28] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_22
        Info: Type bidirectional pin top_flash_ssram_d[9] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_6
        Info: Type bidirectional pin top_flash_ssram_d[25] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_25
        Info: Type bidirectional pin top_flash_ssram_d[6] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_9
        Info: Type bidirectional pin top_flash_ssram_d[22] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_28
        Info: Type bidirectional pin top_flash_ssram_d[3] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_12
        Info: Type bidirectional pin top_flash_ssram_d[19] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: group 1191024410
        Info: Type output pin top_led[1] uses the 2.5 V I/O standard
        Info: Type output pin top_led[0] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_31
        Info: Type bidirectional pin top_flash_ssram_d[0] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_23
        Info: Type bidirectional pin top_flash_ssram_d[8] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_15
        Info: Type bidirectional pin top_flash_ssram_d[16] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_7
        Info: Type bidirectional pin top_flash_ssram_d[24] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_26
        Info: Type bidirectional pin top_flash_ssram_d[5] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_18
        Info: Type bidirectional pin top_flash_ssram_d[13] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_10
        Info: Type bidirectional pin top_flash_ssram_d[21] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_2
        Info: Type bidirectional pin top_flash_ssram_d[29] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_21
        Info: Type bidirectional pin top_flash_ssram_d[10] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_5
        Info: Type bidirectional pin top_flash_ssram_d[26] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_24
        Info: Type bidirectional pin top_flash_ssram_d[7] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_8
        Info: Type bidirectional pin top_flash_ssram_d[23] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_27
        Info: Type bidirectional pin top_flash_ssram_d[4] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_11
        Info: Type bidirectional pin top_flash_ssram_d[20] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_30
        Info: Type bidirectional pin top_flash_ssram_d[1] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_14
        Info: Type bidirectional pin top_flash_ssram_d[17] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_17
        Info: Type bidirectional pin top_flash_ssram_d[14] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_1
        Info: Type bidirectional pin top_flash_ssram_d[30] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_20
        Info: Type bidirectional pin top_flash_ssram_d[11] uses the 2.5 V I/O standard
    Info: Following pins have the same output enable: cycloneIII_3c25_niosII_standard_sopc:cycloneIII_3c25_niosII_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave|d1_in_a_write_cycle~_Duplicate_4
        Info: Type bidirectional pin top_flash_ssram_d[27] uses the 2.5 V I/O standard
Info: Generated suppressed messages file /ace/job/20080622/2200/3416053/build/verilog/cycloneIII_3c25/standard/cycloneIII_3c25_niosII_standard.fit.smsg
Info: Parallel compilation was enabled and used an average of 1.2 processors and a maximum of 2 processors out of 2 processors allowed
    Info: 23% of process time was spent using 2 processors
    Info: 77% of process time was spent using 1 processor
Info: Quartus II Fitter was successful. 0 errors, 295 warnings
    Info: Processing ended: Mon Jun 23 00:37:11 2008
    Info: Elapsed time: 00:12:14
    Info: Total CPU time (on all processors): 00:10:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /ace/job/20080622/2200/3416053/build/verilog/cycloneIII_3c25/standard/cycloneIII_3c25_niosII_standard.fit.smsg.


