v 20140308 2
L 600 200 600 3600 3 10 0 0 -1 -1
L 1200 200 1200 3600 3 10 0 0 -1 -1
L 1600 200 1600 2760 3 10 0 0 -1 -1
L 200 200 200 2360 3 10 0 0 -1 -1
L 200 200 1600 200 3 10 0 0 -1 -1
L 200 3600 1600 3600 3 10 0 0 -1 -1
L 200 2440 200 3160 3 10 0 0 -1 -1
L 1600 2840 1600 3360 3 10 0 0 -1 -1
L 200 3240 200 3600 3 10 0 0 -1 -1
L 1600 3440 1600 3600 3 10 0 0 -1 -1
L 150 1550 250 1650 3 10 0 0 -1 -1
T 900 3400 9 10 1 0 0 3 1
RG
P 0 3200 150 3200 1 0 0
{
T 200 3200 5 8 0 0 0 0 1
pintype=in
T 275 3200 9 8 1 1 0 1 1
pinlabel=ER
T 150 3245 5 8 1 1 0 6 1
pinnumber=14
T 200 3200 5 8 0 0 0 2 1
pinseq=1
}
V 200 3200 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 2400 150 2400 1 0 0
{
T 200 2400 5 8 0 0 0 0 1
pintype=in
T 275 2400 9 8 1 1 0 1 1
pinlabel=E
T 150 2445 5 8 1 1 0 6 1
pinnumber=1
T 200 2400 5 8 0 0 0 2 1
pinseq=2
}
V 200 2400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1600 200 1600 1 0 0
{
T 200 1600 5 8 0 0 0 0 1
pintype=in
T 275 1600 9 8 1 1 0 1 1
pinlabel=C
T 150 1645 5 8 1 1 0 6 1
pinnumber=13
T 200 1600 5 8 0 0 0 2 1
pinseq=3
}
P 0 800 200 800 1 0 0
{
T 200 800 5 8 0 0 0 0 1
pintype=in
T 275 800 9 8 1 1 0 1 1
pinlabel=D
T 150 845 5 8 1 1 0 6 1
pinnumber=11
T 200 800 5 8 0 0 0 2 1
pinseq=4
}
P 1800 3400 1650 3400 1 0 0
{
T 1600 3400 5 8 0 0 0 6 1
pintype=out
T 1525 3400 9 8 1 1 0 7 1
pinlabel=P
T 1650 3445 5 8 1 1 0 0 1
pinnumber=3
T 1600 3400 5 8 0 0 0 8 1
pinseq=5
}
V 1600 3400 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 3200 1600 3200 1 0 0
{
T 1600 3200 5 8 0 0 0 6 1
pintype=out
T 1525 3200 9 8 1 1 0 7 1
pinlabel=DO
T 1650 3245 5 8 1 1 0 0 1
pinnumber=2
T 1600 3200 5 8 0 0 0 8 1
pinseq=6
}
P 1800 2800 1650 2800 1 0 0
{
T 1600 2800 5 8 0 0 0 6 1
pintype=out
T 1525 2800 9 8 1 1 0 7 1
pinlabel=12
T 1650 2845 5 8 1 1 0 0 1
pinnumber=23
T 1600 2800 5 8 0 0 0 8 1
pinseq=7
}
V 1600 2800 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 2600 1600 2600 1 0 0
{
T 1600 2600 5 8 0 0 0 6 1
pintype=out
T 1525 2600 9 8 1 1 0 7 1
pinlabel=12
T 1650 2645 5 8 1 1 0 0 1
pinnumber=21
T 1600 2600 5 8 0 0 0 8 1
pinseq=8
}
P 1800 2400 1600 2400 1 0 0
{
T 1600 2400 5 8 0 0 0 6 1
pintype=out
T 1525 2400 9 8 1 1 0 7 1
pinlabel=11
T 1650 2445 5 8 1 1 0 0 1
pinnumber=20
T 1600 2400 5 8 0 0 0 8 1
pinseq=9
}
P 1800 2200 1600 2200 1 0 0
{
T 1600 2200 5 8 0 0 0 6 1
pintype=out
T 1525 2200 9 8 1 1 0 7 1
pinlabel=10
T 1650 2245 5 8 1 1 0 0 1
pinnumber=19
T 1600 2200 5 8 0 0 0 8 1
pinseq=10
}
P 1800 2000 1600 2000 1 0 0
{
T 1600 2000 5 8 0 0 0 6 1
pintype=out
T 1525 2000 9 8 1 1 0 7 1
pinlabel=9
T 1650 2045 5 8 1 1 0 0 1
pinnumber=18
T 1600 2000 5 8 0 0 0 8 1
pinseq=11
}
P 1800 1800 1600 1800 1 0 0
{
T 1600 1800 5 8 0 0 0 6 1
pintype=out
T 1525 1800 9 8 1 1 0 7 1
pinlabel=8
T 1650 1845 5 8 1 1 0 0 1
pinnumber=17
T 1600 1800 5 8 0 0 0 8 1
pinseq=12
}
P 1800 1600 1600 1600 1 0 0
{
T 1600 1600 5 8 0 0 0 6 1
pintype=out
T 1525 1600 9 8 1 1 0 7 1
pinlabel=7
T 1650 1645 5 8 1 1 0 0 1
pinnumber=16
T 1600 1600 5 8 0 0 0 8 1
pinseq=13
}
P 1800 1400 1600 1400 1 0 0
{
T 1600 1400 5 8 0 0 0 6 1
pintype=out
T 1525 1400 9 8 1 1 0 7 1
pinlabel=6
T 1650 1445 5 8 1 1 0 0 1
pinnumber=9
T 1600 1400 5 8 0 0 0 8 1
pinseq=14
}
P 1800 1200 1600 1200 1 0 0
{
T 1600 1200 5 8 0 0 0 6 1
pintype=out
T 1525 1200 9 8 1 1 0 7 1
pinlabel=5
T 1650 1245 5 8 1 1 0 0 1
pinnumber=8
T 1600 1200 5 8 0 0 0 8 1
pinseq=15
}
P 1800 1000 1600 1000 1 0 0
{
T 1600 1000 5 8 0 0 0 6 1
pintype=out
T 1525 1000 9 8 1 1 0 7 1
pinlabel=4
T 1650 1045 5 8 1 1 0 0 1
pinnumber=7
T 1600 1000 5 8 0 0 0 8 1
pinseq=16
}
P 1800 800 1600 800 1 0 0
{
T 1600 800 5 8 0 0 0 6 1
pintype=out
T 1525 800 9 8 1 1 0 7 1
pinlabel=3
T 1650 845 5 8 1 1 0 0 1
pinnumber=6
T 1600 800 5 8 0 0 0 8 1
pinseq=17
}
P 1800 600 1600 600 1 0 0
{
T 1600 600 5 8 0 0 0 6 1
pintype=out
T 1525 600 9 8 1 1 0 7 1
pinlabel=2
T 1650 645 5 8 1 1 0 0 1
pinnumber=5
T 1600 600 5 8 0 0 0 8 1
pinseq=18
}
P 1800 400 1600 400 1 0 0
{
T 1600 400 5 8 0 0 0 6 1
pintype=out
T 1525 400 9 8 1 1 0 7 1
pinlabel=1
T 1650 445 5 8 1 1 0 0 1
pinnumber=4
T 1600 400 5 8 0 0 0 8 1
pinseq=19
}
T 900 3800 8 10 1 1 0 4 1
refdes=DD?
T 900 0 8 10 1 1 0 4 1
value=К555ИР17
T 0 5300 8 10 0 0 0 0 1
device=LOGIC_GATE
T 0 5100 8 10 0 0 0 0 1
description=регистр последовательного приближения
T 0 4900 8 10 0 0 0 0 1
author=Sergey Stepanov <no.such.process@gmail.com>
T 0 4700 8 10 0 0 0 0 1
dist-license=CC BY-NC-SA 4.0
T 0 4500 8 10 0 0 0 0 1
use-license=personal use only
T 0 4300 8 10 0 0 0 0 1
footprint=DIP-24.fp
T 0 4100 8 10 0 0 0 0 1
net=GND:12
T 0 3900 8 10 0 0 0 0 1
net=VCC:24
