# compile verilog/system verilog design source files
verilog xil_defaultlib  "testbench_time_impl.v"
verilog xil_defaultlib  "../../../../project_1.srcs/sim_1/new/testbench.v"

# Do not sort compile order
nosort
