{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 01:51:06 2018 " "Info: Processing started: Tue Nov 27 01:51:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CheatDevice -c CheatDevice " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CheatDevice -c CheatDevice" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CheatDevice EP4CE22F17C6 " "Info: Selected device EP4CE22F17C6 for design \"CheatDevice\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info: Device EP4CE10F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info: Device EP4CE6F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info: Device EP4CE15F17C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 1184 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 1186 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 1188 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 1190 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 1192 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "CheatDevice.SDC " "Info: Reading SDC File: 'CheatDevice.SDC'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "Info:   20.000     CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 2 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 1156 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "21 I/O Input Buffer " "Extra Info: Packed 21 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "21 I/O Output Buffer " "Extra Info: Packed 21 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y23 X31_Y34 " "Info: Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "Warning: 30 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[0\] 3.3-V LVTTL L15 " "Info: Pin CONSOLE_DATA\[0\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[0] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[0\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 42 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[1\] 3.3-V LVTTL P16 " "Info: Pin CONSOLE_DATA\[1\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[1] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[1\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[2\] 3.3-V LVTTL N16 " "Info: Pin CONSOLE_DATA\[2\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[2] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[2\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[3\] 3.3-V LVTTL J14 " "Info: Pin CONSOLE_DATA\[3\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[3] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[3\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[4\] 3.3-V LVTTL K15 " "Info: Pin CONSOLE_DATA\[4\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[4] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[4\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[5\] 3.3-V LVTTL L13 " "Info: Pin CONSOLE_DATA\[5\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[5] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[5\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[6\] 3.3-V LVTTL N14 " "Info: Pin CONSOLE_DATA\[6\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[6] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[6\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_DATA\[7\] 3.3-V LVTTL P14 " "Info: Pin CONSOLE_DATA\[7\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_DATA[7] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_DATA\[7\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 34 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 2 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 64 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[0\] 3.3-V LVTTL T11 " "Info: Pin CONSOLE_ADDR\[0\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[0] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[0\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[1\] 3.3-V LVTTL T12 " "Info: Pin CONSOLE_ADDR\[1\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[1] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[1\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 52 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[3\] 3.3-V LVTTL T15 " "Info: Pin CONSOLE_ADDR\[3\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[3] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[3\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[2\] 3.3-V LVTTL T13 " "Info: Pin CONSOLE_ADDR\[2\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[2] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[2\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 53 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[5\] 3.3-V LVTTL R12 " "Info: Pin CONSOLE_ADDR\[5\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[5] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[5\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[4\] 3.3-V LVTTL F13 " "Info: Pin CONSOLE_ADDR\[4\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[4] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[4\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[7\] 3.3-V LVTTL T14 " "Info: Pin CONSOLE_ADDR\[7\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[7] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[7\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 58 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[6\] 3.3-V LVTTL R13 " "Info: Pin CONSOLE_ADDR\[6\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[6] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[6\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[9\] 3.3-V LVTTL R10 " "Info: Pin CONSOLE_ADDR\[9\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[9] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[9\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 60 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[8\] 3.3-V LVTTL R11 " "Info: Pin CONSOLE_ADDR\[8\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[8] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[8\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 59 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[11\] 3.3-V LVTTL P9 " "Info: Pin CONSOLE_ADDR\[11\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[11] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[11\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 62 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[10\] 3.3-V LVTTL N11 " "Info: Pin CONSOLE_ADDR\[10\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[10] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[10\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 61 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONSOLE_ADDR\[12\] 3.3-V LVTTL K16 " "Info: Pin CONSOLE_ADDR\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CONSOLE_ADDR[12] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONSOLE_ADDR\[12\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONSOLE_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 63 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[0\] 3.3-V LVTTL B11 " "Info: Pin CART_DATA\[0\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[0] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[0\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[3\] 3.3-V LVTTL A6 " "Info: Pin CART_DATA\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[3] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[3\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 46 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[2\] 3.3-V LVTTL B12 " "Info: Pin CART_DATA\[2\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[2] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[2\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[1\] 3.3-V LVTTL D11 " "Info: Pin CART_DATA\[1\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[1] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[1\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[5\] 3.3-V LVTTL B5 " "Info: Pin CART_DATA\[5\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[5] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[5\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 48 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[4\] 3.3-V LVTTL D5 " "Info: Pin CART_DATA\[4\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[4] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[4\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 47 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[7\] 3.3-V LVTTL A3 " "Info: Pin CART_DATA\[7\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[7] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[7\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CART_DATA\[6\] 3.3-V LVTTL B4 " "Info: Pin CART_DATA\[6\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CART_DATA[6] } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CART_DATA\[6\]" } } } } { "CheatDevice.v" "" { Text "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/CheatDevice.v" 3 0 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CART_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Andy/Desktop/cheat-2600/src/fpga/CheatDevice/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Info: Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 01:51:15 2018 " "Info: Processing ended: Tue Nov 27 01:51:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
