# Mealy_FSM_nonoverlap_1101_detector

I have designed "1101" detector using Mealy FSM technology and design the RTL using Verilog HDL and design the verification using SystemVerilog,
Mealy FSM have been designed using "1-process Methodology".

