Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Mar 31 19:18:47 2023
| Host             : LAPTOP-GM3DL76L running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.171        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.099        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.061 |        3 |       --- |             --- |
| Slice Logic             |     0.016 |    32034 |       --- |             --- |
|   LUT as Logic          |     0.016 |    20461 |     20800 |           98.37 |
|   CARRY4                |    <0.001 |      355 |      8150 |            4.36 |
|   Register              |    <0.001 |     7411 |     41600 |           17.81 |
|   LUT as Shift Register |    <0.001 |        1 |      9600 |            0.01 |
|   F7/F8 Muxes           |    <0.001 |     3085 |     32600 |            9.46 |
|   Others                |     0.000 |       98 |       --- |             --- |
|   BUFG                  |     0.000 |        2 |        32 |            6.25 |
| Signals                 |     0.013 |    19091 |       --- |             --- |
| DSPs                    |     0.000 |        3 |        90 |            3.33 |
| I/O                     |     0.009 |       63 |       106 |           59.43 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.171 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.100 |       0.090 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clock  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| Top_Student              |     0.099 |
|   O_disp                 |     0.003 |
|   PS2Clk_IOBUF_inst      |     0.000 |
|   PS2Data_IOBUF_inst     |     0.000 |
|   ad                     |    <0.001 |
|     ad                   |    <0.001 |
|     cd                   |    <0.001 |
|   c1                     |    <0.001 |
|   c2                     |    <0.001 |
|   clk190Hz               |    <0.001 |
|   clk20kHz               |    <0.001 |
|   clk380Hz               |    <0.001 |
|   clk50MHz               |    <0.001 |
|   disp                   |     0.069 |
|   display                |    <0.001 |
|   ms                     |     0.004 |
|     MC                   |     0.004 |
|       Inst_Ps2Interface  |     0.001 |
|   myAudioOutput          |    <0.001 |
|   nolabel_line12524      |     0.007 |
|     group_task_out       |    <0.001 |
|       nolabel_line64     |    <0.001 |
|     improvement_task_out |     0.005 |
|       display_tones      |     0.005 |
|         AS               |    <0.001 |
|         A__0             |    <0.001 |
|         B                |    <0.001 |
|         C                |    <0.001 |
|         CS               |    <0.001 |
|         D                |    <0.001 |
|         DS               |    <0.001 |
|         E                |    <0.001 |
|         F                |    <0.001 |
|         FS               |    <0.001 |
|         G                |    <0.001 |
|         GS               |    <0.001 |
|         clock_A          |    <0.001 |
|         clock_AS         |    <0.001 |
|         clock_B          |    <0.001 |
|         clock_C          |    <0.001 |
|         clock_CS         |    <0.001 |
|         clock_D          |    <0.001 |
|         clock_DS         |    <0.001 |
|         clock_E          |    <0.001 |
|         clock_F          |    <0.001 |
|         clock_FS         |    <0.001 |
|         clock_G          |    <0.001 |
|         clock_GS         |    <0.001 |
|     individual_task_out  |    <0.001 |
|       button             |    <0.001 |
|       time_1sec          |    <0.001 |
+--------------------------+-----------+


