# Gray_enc_dec

Gray Encoder Decoder RTL IP design

RTL design : Verilog HDL;

Testbench design: SystemVerilog


# RTL Schematic
![rtl_schematic](https://github.com/arpitpaul/Gray_enc_dec/assets/111978808/95467803-57ee-4d2b-ab47-e101140641cb)

# Timing Diagram Verification
![simwave](https://github.com/arpitpaul/Gray_enc_dec/assets/111978808/ac850e7a-629c-4fbb-8ae0-414088fe7ee8)

# Scoreboard
![tcl](https://github.com/arpitpaul/Gray_enc_dec/assets/111978808/ecf48b86-4549-4e57-964e-55d49eaf4330)
