--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 630 paths analyzed, 117 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.465ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.319   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_34
    -------------------------------------------------  ---------------------------
    Total                                      2.465ns (1.904ns logic, 0.561ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack:                  17.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.307   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_33
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.892ns logic, 0.561ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  17.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.386ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.240   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_32
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (1.825ns logic, 0.561ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack:                  17.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.693 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X22Y27.A5      net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X22Y27.COUT    Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.319   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_34
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.813ns logic, 0.558ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack:                  17.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.319   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.813ns logic, 0.558ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack:                  17.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.319   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.813ns logic, 0.558ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack:                  17.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.359ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.693 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X22Y27.A5      net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X22Y27.COUT    Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.307   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_33
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.801ns logic, 0.558ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack:                  17.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.359ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.307   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.801ns logic, 0.558ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack:                  17.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.338ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.DQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X22Y26.D5      net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X22Y26.COUT    Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.319   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_34
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (1.722ns logic, 0.616ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  17.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.DQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X22Y26.D5      net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X22Y26.COUT    Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.307   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_33
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (1.710ns logic, 0.616ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.693 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X22Y27.A5      net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X22Y27.COUT    Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.240   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_32
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (1.734ns logic, 0.558ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack:                  17.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.240   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (1.734ns logic, 0.558ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack:                  17.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.693 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X22Y28.A5      net (fanout=1)        0.405   M_counter_q[8]
    SLICE_X22Y28.COUT    Topcya                0.472   M_counter_q[11]
                                                       M_counter_q[8]_rt
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.319   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_34
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.722ns logic, 0.555ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X22Y27.A5      net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X22Y27.COUT    Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.319   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.722ns logic, 0.555ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X22Y27.A5      net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X22Y27.COUT    Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.319   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.722ns logic, 0.555ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.CLK     Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.722ns logic, 0.555ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.CLK     Tcinck                0.319   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.722ns logic, 0.555ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  17.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X22Y26.B5      net (fanout=1)        0.237   M_counter_q[1]
    SLICE_X22Y26.COUT    Topcyb                0.448   M_counter_q[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.319   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_34
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (1.880ns logic, 0.393ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------
Slack:                  17.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.693 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X22Y28.A5      net (fanout=1)        0.405   M_counter_q[8]
    SLICE_X22Y28.COUT    Topcya                0.472   M_counter_q[11]
                                                       M_counter_q[8]_rt
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.307   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_33
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.710ns logic, 0.555ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack:                  17.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X22Y27.A5      net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X22Y27.COUT    Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.307   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.710ns logic, 0.555ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack:                  17.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_0 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_0 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_0
    SLICE_X22Y26.A5      net (fanout=1)        0.405   M_counter_q[0]
    SLICE_X22Y26.COUT    Topcya                0.472   M_counter_q[3]
                                                       Mcount_M_counter_q_lut<0>_INV_0
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.CLK     Tcinck                0.307   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.710ns logic, 0.555ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack:                  17.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_1 (FF)
  Destination:          M_counter_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.261ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_1 to M_counter_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_1
    SLICE_X22Y26.B5      net (fanout=1)        0.237   M_counter_q[1]
    SLICE_X22Y26.COUT    Topcyb                0.448   M_counter_q[3]
                                                       M_counter_q[1]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.307   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_33
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.868ns logic, 0.393ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------
Slack:                  17.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.693 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.DQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X22Y26.D5      net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X22Y26.COUT    Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.240   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_32
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.643ns logic, 0.616ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack:                  17.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_counter_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.693 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_counter_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X22Y27.D5      net (fanout=1)        0.460   M_counter_q[7]
    SLICE_X22Y27.COUT    Topcyd                0.290   M_counter_q[7]
                                                       M_counter_q[7]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.319   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_34
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.631ns logic, 0.613ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack:                  17.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.DQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X22Y26.D5      net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X22Y26.COUT    Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.319   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_30
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.631ns logic, 0.613ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack:                  17.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.DQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X22Y26.D5      net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X22Y26.COUT    Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.319   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_31
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.631ns logic, 0.613ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack:                  17.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_7 (FF)
  Destination:          M_counter_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.693 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_7 to M_counter_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.DQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_7
    SLICE_X22Y27.D5      net (fanout=1)        0.460   M_counter_q[7]
    SLICE_X22Y27.COUT    Topcyd                0.290   M_counter_q[7]
                                                       M_counter_q[7]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.307   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_33
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (1.619ns logic, 0.613ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_3 (FF)
  Destination:          M_counter_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.694 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_3 to M_counter_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.DQ      Tcko                  0.476   M_counter_q[3]
                                                       M_counter_q_3
    SLICE_X22Y26.D5      net (fanout=1)        0.460   M_counter_q[3]
    SLICE_X22Y26.COUT    Topcyd                0.290   M_counter_q[3]
                                                       M_counter_q[3]_rt
                                                       Mcount_M_counter_q_cy<3>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[3]
    SLICE_X22Y27.COUT    Tbyp                  0.091   M_counter_q[7]
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.307   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_29
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (1.619ns logic, 0.613ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_8 (FF)
  Destination:          M_counter_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.693 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_8 to M_counter_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.AQ      Tcko                  0.476   M_counter_q[11]
                                                       M_counter_q_8
    SLICE_X22Y28.A5      net (fanout=1)        0.405   M_counter_q[8]
    SLICE_X22Y28.COUT    Topcya                0.472   M_counter_q[11]
                                                       M_counter_q[8]_rt
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.COUT    Tbyp                  0.091   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
    SLICE_X22Y34.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[31]
    SLICE_X22Y34.CLK     Tcinck                0.240   M_counter_q[34]
                                                       Mcount_M_counter_q_xor<34>
                                                       M_counter_q_32
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (1.643ns logic, 0.555ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Slack:                  17.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_4 (FF)
  Destination:          M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_4 to M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.476   M_counter_q[7]
                                                       M_counter_q_4
    SLICE_X22Y27.A5      net (fanout=1)        0.405   M_counter_q[4]
    SLICE_X22Y27.COUT    Topcya                0.472   M_counter_q[7]
                                                       M_counter_q[4]_rt
                                                       Mcount_M_counter_q_cy<7>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[7]
    SLICE_X22Y28.COUT    Tbyp                  0.091   M_counter_q[11]
                                                       Mcount_M_counter_q_cy<11>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[11]
    SLICE_X22Y29.COUT    Tbyp                  0.091   M_counter_q[15]
                                                       Mcount_M_counter_q_cy<15>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[15]
    SLICE_X22Y30.COUT    Tbyp                  0.091   M_counter_q[19]
                                                       Mcount_M_counter_q_cy<19>
    SLICE_X22Y31.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[19]
    SLICE_X22Y31.COUT    Tbyp                  0.091   M_counter_q[23]
                                                       Mcount_M_counter_q_cy<23>
    SLICE_X22Y32.CIN     net (fanout=1)        0.135   Mcount_M_counter_q_cy[23]
    SLICE_X22Y32.COUT    Tbyp                  0.091   M_counter_q[27]
                                                       Mcount_M_counter_q_cy<27>
    SLICE_X22Y33.CIN     net (fanout=1)        0.003   Mcount_M_counter_q_cy[27]
    SLICE_X22Y33.CLK     Tcinck                0.240   M_counter_q[31]
                                                       Mcount_M_counter_q_cy<31>
                                                       M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (1.643ns logic, 0.555ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X22Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X22Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X22Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X22Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X22Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X22Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X22Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_24/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_25/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_26/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[27]/CLK
  Logical resource: M_counter_q_27/CK
  Location pin: SLICE_X22Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[31]/CLK
  Logical resource: M_counter_q_28/CK
  Location pin: SLICE_X22Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.523|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 630 paths, 0 nets, and 53 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 28 09:55:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



