ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "./Core/Src/stm32f1xx_hal_msp.c"
   1:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/stm32f1xx_hal_msp.c **** /**
   3:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:./Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:./Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:./Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:./Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:./Core/Src/stm32f1xx_hal_msp.c ****   *
  10:./Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:./Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:./Core/Src/stm32f1xx_hal_msp.c ****   *
  13:./Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:./Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:./Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:./Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:./Core/Src/stm32f1xx_hal_msp.c ****   *
  18:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:./Core/Src/stm32f1xx_hal_msp.c ****   */
  20:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:./Core/Src/stm32f1xx_hal_msp.c **** 
  22:./Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:./Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:./Core/Src/stm32f1xx_hal_msp.c **** 
  26:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:./Core/Src/stm32f1xx_hal_msp.c **** 
  28:./Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:./Core/Src/stm32f1xx_hal_msp.c **** 
  31:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:./Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 2


  33:./Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:./Core/Src/stm32f1xx_hal_msp.c **** 
  36:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:./Core/Src/stm32f1xx_hal_msp.c **** 
  38:./Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:./Core/Src/stm32f1xx_hal_msp.c **** 
  41:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:./Core/Src/stm32f1xx_hal_msp.c **** 
  43:./Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:./Core/Src/stm32f1xx_hal_msp.c **** 
  46:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:./Core/Src/stm32f1xx_hal_msp.c **** 
  48:./Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:./Core/Src/stm32f1xx_hal_msp.c **** 
  51:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:./Core/Src/stm32f1xx_hal_msp.c **** 
  53:./Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:./Core/Src/stm32f1xx_hal_msp.c **** 
  56:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:./Core/Src/stm32f1xx_hal_msp.c **** 
  58:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:./Core/Src/stm32f1xx_hal_msp.c **** 
  60:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:./Core/Src/stm32f1xx_hal_msp.c **** 
  62:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:./Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:./Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:./Core/Src/stm32f1xx_hal_msp.c ****   */
  66:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:./Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39              	.LBB2:
  68:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:./Core/Src/stm32f1xx_hal_msp.c **** 
  70:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:./Core/Src/stm32f1xx_hal_msp.c **** 
  72:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  40              		.loc 1 72 3
  41 0006 154B     		ldr	r3, .L2
  42 0008 9B69     		ldr	r3, [r3, #24]
  43 000a 144A     		ldr	r2, .L2
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 3


  44 000c 43F00103 		orr	r3, r3, #1
  45 0010 9361     		str	r3, [r2, #24]
  46 0012 124B     		ldr	r3, .L2
  47 0014 9B69     		ldr	r3, [r3, #24]
  48 0016 03F00103 		and	r3, r3, #1
  49 001a BB60     		str	r3, [r7, #8]
  50 001c BB68     		ldr	r3, [r7, #8]
  51              	.LBE2:
  52              	.LBB3:
  73:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 73 3
  54 001e 0F4B     		ldr	r3, .L2
  55 0020 DB69     		ldr	r3, [r3, #28]
  56 0022 0E4A     		ldr	r2, .L2
  57 0024 43F08053 		orr	r3, r3, #268435456
  58 0028 D361     		str	r3, [r2, #28]
  59 002a 0C4B     		ldr	r3, .L2
  60 002c DB69     		ldr	r3, [r3, #28]
  61 002e 03F08053 		and	r3, r3, #268435456
  62 0032 7B60     		str	r3, [r7, #4]
  63 0034 7B68     		ldr	r3, [r7, #4]
  64              	.LBE3:
  65              	.LBB4:
  74:./Core/Src/stm32f1xx_hal_msp.c **** 
  75:./Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:./Core/Src/stm32f1xx_hal_msp.c **** 
  77:./Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:./Core/Src/stm32f1xx_hal_msp.c ****   */
  79:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3
  67 0036 0A4B     		ldr	r3, .L2+4
  68 0038 5B68     		ldr	r3, [r3, #4]
  69 003a FB60     		str	r3, [r7, #12]
  70 003c FB68     		ldr	r3, [r7, #12]
  71 003e 23F0E063 		bic	r3, r3, #117440512
  72 0042 FB60     		str	r3, [r7, #12]
  73 0044 FB68     		ldr	r3, [r7, #12]
  74 0046 43F00073 		orr	r3, r3, #33554432
  75 004a FB60     		str	r3, [r7, #12]
  76 004c 044A     		ldr	r2, .L2+4
  77 004e FB68     		ldr	r3, [r7, #12]
  78 0050 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80:./Core/Src/stm32f1xx_hal_msp.c **** 
  81:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:./Core/Src/stm32f1xx_hal_msp.c **** 
  83:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:./Core/Src/stm32f1xx_hal_msp.c **** }
  80              		.loc 1 84 1
  81 0052 00BF     		nop
  82 0054 1437     		adds	r7, r7, #20
  83              		.cfi_def_cfa_offset 4
  84 0056 BD46     		mov	sp, r7
  85              		.cfi_def_cfa_register 13
  86              		@ sp needed
  87 0058 80BC     		pop	{r7}
  88              		.cfi_restore 7
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 4


  89              		.cfi_def_cfa_offset 0
  90 005a 7047     		bx	lr
  91              	.L3:
  92              		.align	2
  93              	.L2:
  94 005c 00100240 		.word	1073876992
  95 0060 00000140 		.word	1073807360
  96              		.cfi_endproc
  97              	.LFE65:
  99              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 100              		.align	1
 101              		.global	HAL_TIM_Base_MspInit
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 105              		.fpu softvfp
 107              	HAL_TIM_Base_MspInit:
 108              	.LFB66:
  85:./Core/Src/stm32f1xx_hal_msp.c **** 
  86:./Core/Src/stm32f1xx_hal_msp.c **** /**
  87:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:./Core/Src/stm32f1xx_hal_msp.c **** */
  92:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:./Core/Src/stm32f1xx_hal_msp.c **** {
 109              		.loc 1 93 1
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 16
 112              		@ frame_needed = 1, uses_anonymous_args = 0
 113 0000 80B5     		push	{r7, lr}
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 7, -8
 116              		.cfi_offset 14, -4
 117 0002 84B0     		sub	sp, sp, #16
 118              		.cfi_def_cfa_offset 24
 119 0004 00AF     		add	r7, sp, #0
 120              		.cfi_def_cfa_register 7
 121 0006 7860     		str	r0, [r7, #4]
  94:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 122              		.loc 1 94 15
 123 0008 7B68     		ldr	r3, [r7, #4]
 124 000a 1B68     		ldr	r3, [r3]
 125              		.loc 1 94 5
 126 000c B3F1804F 		cmp	r3, #1073741824
 127 0010 14D1     		bne	.L5
 128              	.LBB5:
  95:./Core/Src/stm32f1xx_hal_msp.c ****   {
  96:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  97:./Core/Src/stm32f1xx_hal_msp.c **** 
  98:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  99:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 129              		.loc 1 100 5
 130 0012 154B     		ldr	r3, .L8
 131 0014 DB69     		ldr	r3, [r3, #28]
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 5


 132 0016 144A     		ldr	r2, .L8
 133 0018 43F00103 		orr	r3, r3, #1
 134 001c D361     		str	r3, [r2, #28]
 135 001e 124B     		ldr	r3, .L8
 136 0020 DB69     		ldr	r3, [r3, #28]
 137 0022 03F00103 		and	r3, r3, #1
 138 0026 FB60     		str	r3, [r7, #12]
 139 0028 FB68     		ldr	r3, [r7, #12]
 140              	.LBE5:
 101:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 102:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 141              		.loc 1 102 5
 142 002a 0022     		movs	r2, #0
 143 002c 0021     		movs	r1, #0
 144 002e 1C20     		movs	r0, #28
 145 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 103:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 146              		.loc 1 103 5
 147 0034 1C20     		movs	r0, #28
 148 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 104:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 105:./Core/Src/stm32f1xx_hal_msp.c **** 
 106:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 107:./Core/Src/stm32f1xx_hal_msp.c ****   }
 108:./Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 109:./Core/Src/stm32f1xx_hal_msp.c ****   {
 110:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 111:./Core/Src/stm32f1xx_hal_msp.c **** 
 112:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 113:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 114:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 115:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 116:./Core/Src/stm32f1xx_hal_msp.c **** 
 117:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 118:./Core/Src/stm32f1xx_hal_msp.c ****   }
 119:./Core/Src/stm32f1xx_hal_msp.c **** 
 120:./Core/Src/stm32f1xx_hal_msp.c **** }
 149              		.loc 1 120 1
 150 003a 10E0     		b	.L7
 151              	.L5:
 108:./Core/Src/stm32f1xx_hal_msp.c ****   {
 152              		.loc 1 108 20
 153 003c 7B68     		ldr	r3, [r7, #4]
 154 003e 1B68     		ldr	r3, [r3]
 108:./Core/Src/stm32f1xx_hal_msp.c ****   {
 155              		.loc 1 108 10
 156 0040 0A4A     		ldr	r2, .L8+4
 157 0042 9342     		cmp	r3, r2
 158 0044 0BD1     		bne	.L7
 159              	.LBB6:
 114:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 160              		.loc 1 114 5
 161 0046 084B     		ldr	r3, .L8
 162 0048 DB69     		ldr	r3, [r3, #28]
 163 004a 074A     		ldr	r2, .L8
 164 004c 43F00203 		orr	r3, r3, #2
 165 0050 D361     		str	r3, [r2, #28]
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 6


 166 0052 054B     		ldr	r3, .L8
 167 0054 DB69     		ldr	r3, [r3, #28]
 168 0056 03F00203 		and	r3, r3, #2
 169 005a BB60     		str	r3, [r7, #8]
 170 005c BB68     		ldr	r3, [r7, #8]
 171              	.L7:
 172              	.LBE6:
 173              		.loc 1 120 1
 174 005e 00BF     		nop
 175 0060 1037     		adds	r7, r7, #16
 176              		.cfi_def_cfa_offset 8
 177 0062 BD46     		mov	sp, r7
 178              		.cfi_def_cfa_register 13
 179              		@ sp needed
 180 0064 80BD     		pop	{r7, pc}
 181              	.L9:
 182 0066 00BF     		.align	2
 183              	.L8:
 184 0068 00100240 		.word	1073876992
 185 006c 00040040 		.word	1073742848
 186              		.cfi_endproc
 187              	.LFE66:
 189              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 190              		.align	1
 191              		.global	HAL_TIM_MspPostInit
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 195              		.fpu softvfp
 197              	HAL_TIM_MspPostInit:
 198              	.LFB67:
 121:./Core/Src/stm32f1xx_hal_msp.c **** 
 122:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 123:./Core/Src/stm32f1xx_hal_msp.c **** {
 199              		.loc 1 123 1
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 32
 202              		@ frame_needed = 1, uses_anonymous_args = 0
 203 0000 80B5     		push	{r7, lr}
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 7, -8
 206              		.cfi_offset 14, -4
 207 0002 88B0     		sub	sp, sp, #32
 208              		.cfi_def_cfa_offset 40
 209 0004 00AF     		add	r7, sp, #0
 210              		.cfi_def_cfa_register 7
 211 0006 7860     		str	r0, [r7, #4]
 124:./Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 212              		.loc 1 124 20
 213 0008 07F11003 		add	r3, r7, #16
 214 000c 0022     		movs	r2, #0
 215 000e 1A60     		str	r2, [r3]
 216 0010 5A60     		str	r2, [r3, #4]
 217 0012 9A60     		str	r2, [r3, #8]
 218 0014 DA60     		str	r2, [r3, #12]
 125:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 219              		.loc 1 125 10
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 7


 220 0016 7B68     		ldr	r3, [r7, #4]
 221 0018 1B68     		ldr	r3, [r3]
 222              		.loc 1 125 5
 223 001a 0F4A     		ldr	r2, .L13
 224 001c 9342     		cmp	r3, r2
 225 001e 17D1     		bne	.L12
 226              	.LBB7:
 126:./Core/Src/stm32f1xx_hal_msp.c ****   {
 127:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 128:./Core/Src/stm32f1xx_hal_msp.c **** 
 129:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 130:./Core/Src/stm32f1xx_hal_msp.c **** 
 131:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 227              		.loc 1 131 5
 228 0020 0E4B     		ldr	r3, .L13+4
 229 0022 9B69     		ldr	r3, [r3, #24]
 230 0024 0D4A     		ldr	r2, .L13+4
 231 0026 43F00403 		orr	r3, r3, #4
 232 002a 9361     		str	r3, [r2, #24]
 233 002c 0B4B     		ldr	r3, .L13+4
 234 002e 9B69     		ldr	r3, [r3, #24]
 235 0030 03F00403 		and	r3, r3, #4
 236 0034 FB60     		str	r3, [r7, #12]
 237 0036 FB68     		ldr	r3, [r7, #12]
 238              	.LBE7:
 132:./Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 133:./Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 134:./Core/Src/stm32f1xx_hal_msp.c ****     */
 135:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 239              		.loc 1 135 25
 240 0038 4023     		movs	r3, #64
 241 003a 3B61     		str	r3, [r7, #16]
 136:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242              		.loc 1 136 26
 243 003c 0223     		movs	r3, #2
 244 003e 7B61     		str	r3, [r7, #20]
 137:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 245              		.loc 1 137 27
 246 0040 0223     		movs	r3, #2
 247 0042 FB61     		str	r3, [r7, #28]
 138:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 248              		.loc 1 138 5
 249 0044 07F11003 		add	r3, r7, #16
 250 0048 1946     		mov	r1, r3
 251 004a 0548     		ldr	r0, .L13+8
 252 004c FFF7FEFF 		bl	HAL_GPIO_Init
 253              	.L12:
 139:./Core/Src/stm32f1xx_hal_msp.c **** 
 140:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 141:./Core/Src/stm32f1xx_hal_msp.c **** 
 142:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 143:./Core/Src/stm32f1xx_hal_msp.c ****   }
 144:./Core/Src/stm32f1xx_hal_msp.c **** 
 145:./Core/Src/stm32f1xx_hal_msp.c **** }
 254              		.loc 1 145 1
 255 0050 00BF     		nop
 256 0052 2037     		adds	r7, r7, #32
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 8


 257              		.cfi_def_cfa_offset 8
 258 0054 BD46     		mov	sp, r7
 259              		.cfi_def_cfa_register 13
 260              		@ sp needed
 261 0056 80BD     		pop	{r7, pc}
 262              	.L14:
 263              		.align	2
 264              	.L13:
 265 0058 00040040 		.word	1073742848
 266 005c 00100240 		.word	1073876992
 267 0060 00080140 		.word	1073809408
 268              		.cfi_endproc
 269              	.LFE67:
 271              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_TIM_Base_MspDeInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu softvfp
 279              	HAL_TIM_Base_MspDeInit:
 280              	.LFB68:
 146:./Core/Src/stm32f1xx_hal_msp.c **** /**
 147:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 148:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 149:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 150:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 151:./Core/Src/stm32f1xx_hal_msp.c **** */
 152:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 153:./Core/Src/stm32f1xx_hal_msp.c **** {
 281              		.loc 1 153 1
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 8
 284              		@ frame_needed = 1, uses_anonymous_args = 0
 285 0000 80B5     		push	{r7, lr}
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 7, -8
 288              		.cfi_offset 14, -4
 289 0002 82B0     		sub	sp, sp, #8
 290              		.cfi_def_cfa_offset 16
 291 0004 00AF     		add	r7, sp, #0
 292              		.cfi_def_cfa_register 7
 293 0006 7860     		str	r0, [r7, #4]
 154:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 294              		.loc 1 154 15
 295 0008 7B68     		ldr	r3, [r7, #4]
 296 000a 1B68     		ldr	r3, [r3]
 297              		.loc 1 154 5
 298 000c B3F1804F 		cmp	r3, #1073741824
 299 0010 09D1     		bne	.L16
 155:./Core/Src/stm32f1xx_hal_msp.c ****   {
 156:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 157:./Core/Src/stm32f1xx_hal_msp.c **** 
 158:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 159:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 160:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 300              		.loc 1 160 5
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 9


 301 0012 0C4B     		ldr	r3, .L19
 302 0014 DB69     		ldr	r3, [r3, #28]
 303 0016 0B4A     		ldr	r2, .L19
 304 0018 23F00103 		bic	r3, r3, #1
 305 001c D361     		str	r3, [r2, #28]
 161:./Core/Src/stm32f1xx_hal_msp.c **** 
 162:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 163:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 306              		.loc 1 163 5
 307 001e 1C20     		movs	r0, #28
 308 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 164:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 165:./Core/Src/stm32f1xx_hal_msp.c **** 
 166:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 167:./Core/Src/stm32f1xx_hal_msp.c ****   }
 168:./Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 169:./Core/Src/stm32f1xx_hal_msp.c ****   {
 170:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 171:./Core/Src/stm32f1xx_hal_msp.c **** 
 172:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 173:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 174:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 175:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 176:./Core/Src/stm32f1xx_hal_msp.c **** 
 177:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 178:./Core/Src/stm32f1xx_hal_msp.c ****   }
 179:./Core/Src/stm32f1xx_hal_msp.c **** 
 180:./Core/Src/stm32f1xx_hal_msp.c **** }
 309              		.loc 1 180 1
 310 0024 0AE0     		b	.L18
 311              	.L16:
 168:./Core/Src/stm32f1xx_hal_msp.c ****   {
 312              		.loc 1 168 20
 313 0026 7B68     		ldr	r3, [r7, #4]
 314 0028 1B68     		ldr	r3, [r3]
 168:./Core/Src/stm32f1xx_hal_msp.c ****   {
 315              		.loc 1 168 10
 316 002a 074A     		ldr	r2, .L19+4
 317 002c 9342     		cmp	r3, r2
 318 002e 05D1     		bne	.L18
 174:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 319              		.loc 1 174 5
 320 0030 044B     		ldr	r3, .L19
 321 0032 DB69     		ldr	r3, [r3, #28]
 322 0034 034A     		ldr	r2, .L19
 323 0036 23F00203 		bic	r3, r3, #2
 324 003a D361     		str	r3, [r2, #28]
 325              	.L18:
 326              		.loc 1 180 1
 327 003c 00BF     		nop
 328 003e 0837     		adds	r7, r7, #8
 329              		.cfi_def_cfa_offset 8
 330 0040 BD46     		mov	sp, r7
 331              		.cfi_def_cfa_register 13
 332              		@ sp needed
 333 0042 80BD     		pop	{r7, pc}
 334              	.L20:
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 10


 335              		.align	2
 336              	.L19:
 337 0044 00100240 		.word	1073876992
 338 0048 00040040 		.word	1073742848
 339              		.cfi_endproc
 340              	.LFE68:
 342              		.text
 343              	.Letext0:
 344              		.file 2 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 345              		.file 3 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 346              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 347              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 348              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 349              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 350              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 351              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 352              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 353              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\phucd\AppData\Local\Temp\cceEhphT.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:16     .text.HAL_MspInit:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:94     .text.HAL_MspInit:000000000000005c $d
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:100    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:107    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:184    .text.HAL_TIM_Base_MspInit:0000000000000068 $d
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:190    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:197    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:265    .text.HAL_TIM_MspPostInit:0000000000000058 $d
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:272    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:279    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\phucd\AppData\Local\Temp\cceEhphT.s:337    .text.HAL_TIM_Base_MspDeInit:0000000000000044 $d
                           .group:0000000000000000 wm4.0.e890922d021f7fff2fbf219cb2b38f03
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.21.43378aa0698cb088dbf078b8e78794f7
                           .group:0000000000000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.225e4f5469716fdeef823d1102f5b23e
                           .group:0000000000000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.91ba5b544a4c2be2620a1e7ff0049e10
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.57.18d01ce1aa74e9fb44dbf16f821a574a
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.95.21591bbc513aaa813c0b8640c3b32517
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.22.8763f99bc1e3e2dcf0febe9161d81b37
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1202.f8e5f9e0cf4eef7840facf5396029056
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.22.fa638d688dcc57ca806fe6a7831b0d04
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.22.51a50ef3512cd78017ce666a32d364bf
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.263.f5ebf2f545ade59412ab9261c8e35dc4
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.22.e26491d042c8079c3ca67eca341af862
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.22.3c14338534886827bf3aeaa2a7f412a1
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.22.001ac4d7f81ccbdcae49bd65c13858c8
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.409.cafcd2cfe701091535636be537c18293
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.22.b5f4174bb6a50d95405567b8f50e0900
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.22.5cea9a7210e6315b41724b47b5fdf203
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.22.d4e19c21f2a86fa2f8ec2c2d5f1ab2af
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.22.3438c476faafc3240bf146f143df3fcd
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.22.a16e206564e97dbace9faae59a0d6008
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.88.91065c0692bed6019c34f1e9c00589fd
                           .group:0000000000000000 wm4.main.h.63.0e95fc39368aa628425fec8196391e14

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
