// Seed: 918484921
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    output uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wire id_7,
    input uwire id_8,
    output tri1 id_9,
    output wire id_10
);
  wire id_12;
  assign id_10 = 1'b0;
endmodule
module module_1 #(
    parameter id_12 = 32'd86,
    parameter id_2  = 32'd0
) (
    output supply0 id_0,
    input wire id_1,
    input wire _id_2,
    input wor id_3,
    output tri0 id_4,
    output tri id_5,
    output wire id_6,
    input tri id_7,
    input tri0 id_8
    , id_16,
    input tri id_9[-1  <<  id_12 : -1 'h0],
    input wor id_10,
    input tri1 id_11,
    input tri0 _id_12,
    output logic id_13
    , id_17,
    output wor id_14
);
  if ({1{-1}}) parameter id_18 = 1 && "";
  always id_13 <= id_12;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_10,
      id_5,
      id_3,
      id_11,
      id_4,
      id_9,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
  integer id_19;
  ;
  assign id_16[-1 : 1*id_2&&-1] = id_11 - id_18;
  wire id_20;
endmodule
