
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.20
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k apex4.v

yosys> verific -vlog2k apex4.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'apex4.v'

yosys> synth_rs -top apex4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top apex4

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] apex4.v:3: compiling module 'apex4'
VERIFIC-WARNING [VERI-1209] apex4.v:579: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:580: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:581: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:582: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:583: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:584: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:585: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:586: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:587: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:588: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:589: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:590: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:591: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:592: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:593: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:594: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:595: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:596: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:597: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:598: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:599: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:600: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:601: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:602: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:603: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:604: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:605: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:606: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:607: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:608: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:609: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:610: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:611: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:612: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:613: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:614: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:615: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:616: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:617: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:618: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:619: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:620: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:621: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:622: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:623: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:624: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:625: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:626: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:627: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:628: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:629: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:630: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:631: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:632: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:633: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:634: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:635: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:636: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:637: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:638: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:639: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:640: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:641: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:642: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:643: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:644: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:645: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:646: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:647: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:648: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:649: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:650: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:651: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:652: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:653: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:654: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:655: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:656: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:657: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:658: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:659: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:661: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:662: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:663: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:664: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:665: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:666: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:667: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:668: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:669: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:670: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:671: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:672: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:673: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:675: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:676: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:677: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:678: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:679: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:680: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:681: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:682: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:683: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:684: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:685: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:686: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:687: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:688: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:689: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:690: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:691: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:692: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:693: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:694: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:695: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:696: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:697: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:699: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:700: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:701: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:702: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:703: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:704: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:705: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:706: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:708: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:709: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:710: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:711: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:712: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:713: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:714: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:716: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:717: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:718: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:719: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:720: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:721: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:722: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:723: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:724: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:725: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:726: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:727: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:728: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:729: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:730: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:731: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:732: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:733: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:734: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:735: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:736: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:737: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:738: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:739: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:740: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:741: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:742: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:743: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:744: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:745: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:746: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:747: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:748: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:749: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:750: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:751: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:752: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:753: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:754: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:755: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:756: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:757: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:758: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:759: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:760: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:761: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:762: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:763: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:764: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:765: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:766: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:767: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:768: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:769: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:770: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:771: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:772: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:773: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:774: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:775: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:776: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:777: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:778: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:779: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:780: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:781: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:782: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:783: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:784: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:785: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:786: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:787: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:788: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:790: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:791: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:792: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:793: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:795: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:796: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:797: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:798: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:799: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:800: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:801: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:802: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:803: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:805: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:806: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:807: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:808: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:809: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:810: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:811: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:812: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:813: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:814: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:815: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:817: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:818: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:819: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:820: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:821: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:822: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:823: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:824: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:825: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:826: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:827: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:828: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:829: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:831: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:832: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:833: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:834: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:835: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:836: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:837: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:838: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:839: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:840: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:842: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:843: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:844: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:845: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:846: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:847: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:848: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:849: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:850: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:851: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:852: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:853: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:854: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:855: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:856: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:857: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:858: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:859: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:860: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:861: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:862: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:863: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:864: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:865: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:866: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:867: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:868: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:869: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:870: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:871: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:872: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:873: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:874: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:875: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:876: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:877: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:878: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:879: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:880: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:881: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:882: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:883: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:884: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:885: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:886: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:887: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:888: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:889: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:890: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:891: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:892: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:893: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:894: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:895: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:896: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:897: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:898: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:899: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:900: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:901: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:902: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:903: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:904: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:905: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:906: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:907: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:908: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:909: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:910: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:911: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:912: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:913: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:914: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:915: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:916: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:917: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:918: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:919: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:920: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:921: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:922: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:923: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:924: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:925: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:926: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:927: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:928: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:929: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:930: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:931: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:932: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:933: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:934: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:935: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:936: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:937: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:938: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:939: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:940: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:941: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:942: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:943: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:944: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:945: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:946: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:947: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:948: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:949: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:950: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:951: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:952: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:953: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:954: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:955: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:956: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:957: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:958: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:959: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:960: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:961: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:962: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:963: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:964: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:965: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:966: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:967: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:968: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:969: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:970: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:971: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:972: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:973: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:974: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:975: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:976: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:977: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:978: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:979: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:980: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:981: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:982: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:983: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:984: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:985: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:986: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:987: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:988: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:989: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:990: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:991: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:992: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:993: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:994: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:995: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:996: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:997: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:998: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:999: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1000: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1001: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1002: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1003: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1004: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1005: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1006: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1007: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1008: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1009: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1010: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1011: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1012: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1013: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1014: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1015: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1016: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1017: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1018: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1019: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1020: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1021: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1022: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1023: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1024: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1025: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1026: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1027: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1028: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1029: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1030: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1031: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1032: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1034: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1035: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1036: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1037: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1038: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1039: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1040: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1041: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1042: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1043: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1044: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1045: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1046: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1047: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1048: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1049: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1050: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1052: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1053: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1054: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1055: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1056: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1057: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1058: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1059: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1060: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1061: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1062: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1063: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1064: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1065: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1066: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1067: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1068: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1069: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1070: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1071: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1072: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1073: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1074: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1075: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1076: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1077: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1078: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1079: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1080: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1081: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1082: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1083: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1084: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1085: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1086: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1087: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1088: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1089: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1090: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1091: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1092: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1093: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1094: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1095: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1096: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1097: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1098: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1099: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1100: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1101: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1102: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1103: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1104: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1105: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1106: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1107: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1108: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1109: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1110: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1111: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1112: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1113: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1114: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1115: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1116: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1117: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1118: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1119: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1120: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1121: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1122: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1123: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1124: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1125: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1127: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1128: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1129: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1130: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1131: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1132: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1133: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1134: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1135: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1136: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1137: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1138: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1139: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1140: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1141: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex4.v:1142: expression size 32 truncated to fit in target size 1
Importing module apex4.

3.3.1. Analyzing design hierarchy..
Top module:  \apex4

3.3.2. Analyzing design hierarchy..
Top module:  \apex4
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 566 unused wires.
<suppressed ~567 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module apex4...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.11.9. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.13.9. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_3$apex4.v:579$569 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_3$apex4.v:579$569 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_5$apex4.v:580$572 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_5$apex4.v:580$572 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_7$apex4.v:581$575 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_7$apex4.v:581$575 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_9$apex4.v:582$578 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_9$apex4.v:582$578 ($shr).
Removed top 14 bits (of 64) from port A of cell apex4.$verific$shift_right_11$apex4.v:583$581 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_11$apex4.v:583$581 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_13$apex4.v:584$584 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_13$apex4.v:584$584 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_15$apex4.v:585$587 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_17$apex4.v:586$590 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_19$apex4.v:587$593 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_19$apex4.v:587$593 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_21$apex4.v:588$596 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_21$apex4.v:588$596 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_23$apex4.v:589$599 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_23$apex4.v:589$599 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_25$apex4.v:590$602 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_25$apex4.v:590$602 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_27$apex4.v:591$605 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_27$apex4.v:591$605 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_29$apex4.v:592$608 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_31$apex4.v:593$611 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_31$apex4.v:593$611 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_33$apex4.v:594$614 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_33$apex4.v:594$614 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_35$apex4.v:595$617 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_37$apex4.v:596$620 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_37$apex4.v:596$620 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_39$apex4.v:597$623 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_39$apex4.v:597$623 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_41$apex4.v:598$626 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_41$apex4.v:598$626 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_43$apex4.v:599$629 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_43$apex4.v:599$629 ($shr).
Removed top 3 bits (of 4) from port A of cell apex4.$verific$shift_right_45$apex4.v:600$632 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_45$apex4.v:600$632 ($shr).
Removed top 7 bits (of 8) from port A of cell apex4.$verific$shift_right_47$apex4.v:601$635 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_47$apex4.v:601$635 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_49$apex4.v:602$638 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_49$apex4.v:602$638 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_51$apex4.v:603$641 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_53$apex4.v:604$644 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_53$apex4.v:604$644 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_55$apex4.v:605$647 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_55$apex4.v:605$647 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_57$apex4.v:606$650 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_59$apex4.v:607$653 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_59$apex4.v:607$653 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_61$apex4.v:608$656 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_61$apex4.v:608$656 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_63$apex4.v:609$659 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_63$apex4.v:609$659 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_65$apex4.v:610$662 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_65$apex4.v:610$662 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_67$apex4.v:611$665 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_67$apex4.v:611$665 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_69$apex4.v:612$668 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_69$apex4.v:612$668 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_71$apex4.v:613$671 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_71$apex4.v:613$671 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_73$apex4.v:614$674 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_73$apex4.v:614$674 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_75$apex4.v:615$677 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_75$apex4.v:615$677 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_77$apex4.v:616$680 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_77$apex4.v:616$680 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_79$apex4.v:617$683 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_79$apex4.v:617$683 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_81$apex4.v:618$686 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_81$apex4.v:618$686 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_83$apex4.v:619$689 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_83$apex4.v:619$689 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_85$apex4.v:620$692 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_87$apex4.v:621$695 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_87$apex4.v:621$695 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_89$apex4.v:622$698 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_89$apex4.v:622$698 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_91$apex4.v:623$701 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_93$apex4.v:624$704 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_93$apex4.v:624$704 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_95$apex4.v:625$707 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_95$apex4.v:625$707 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_97$apex4.v:626$710 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_97$apex4.v:626$710 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_99$apex4.v:627$713 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_99$apex4.v:627$713 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_101$apex4.v:628$716 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_101$apex4.v:628$716 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_103$apex4.v:629$719 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_105$apex4.v:630$722 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_105$apex4.v:630$722 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_107$apex4.v:631$725 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_107$apex4.v:631$725 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_109$apex4.v:632$728 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_111$apex4.v:633$731 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_111$apex4.v:633$731 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_113$apex4.v:634$734 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_115$apex4.v:635$737 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_115$apex4.v:635$737 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_117$apex4.v:636$740 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_117$apex4.v:636$740 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_119$apex4.v:637$743 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_119$apex4.v:637$743 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_121$apex4.v:638$746 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_121$apex4.v:638$746 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_123$apex4.v:639$749 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_123$apex4.v:639$749 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_125$apex4.v:640$752 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_125$apex4.v:640$752 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_127$apex4.v:641$755 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_129$apex4.v:642$758 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_131$apex4.v:643$761 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_133$apex4.v:644$764 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_133$apex4.v:644$764 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_135$apex4.v:645$767 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_135$apex4.v:645$767 ($shr).
Removed top 7 bits (of 8) from port A of cell apex4.$verific$shift_right_137$apex4.v:646$770 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_137$apex4.v:646$770 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_139$apex4.v:647$773 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_139$apex4.v:647$773 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_141$apex4.v:648$776 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_143$apex4.v:649$779 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_145$apex4.v:650$782 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_147$apex4.v:651$785 ($shr).
Removed top 12 bits (of 32) from port A of cell apex4.$verific$shift_right_149$apex4.v:652$788 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_149$apex4.v:652$788 ($shr).
Removed top 8 bits (of 64) from port A of cell apex4.$verific$shift_right_151$apex4.v:653$791 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_151$apex4.v:653$791 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_153$apex4.v:654$794 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_153$apex4.v:654$794 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_155$apex4.v:655$797 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_155$apex4.v:655$797 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_157$apex4.v:656$800 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_157$apex4.v:656$800 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_159$apex4.v:657$803 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_159$apex4.v:657$803 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_161$apex4.v:658$806 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_161$apex4.v:658$806 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_163$apex4.v:659$809 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_163$apex4.v:659$809 ($shr).
Removed top 3 bits (of 32) from port A of cell apex4.$verific$shift_right_165$apex4.v:660$812 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_165$apex4.v:660$812 ($shr).
Removed top 1 bits (of 16) from port A of cell apex4.$verific$shift_right_167$apex4.v:661$815 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_167$apex4.v:661$815 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_169$apex4.v:662$818 ($shr).
Removed top 12 bits (of 32) from port A of cell apex4.$verific$shift_right_171$apex4.v:663$821 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_171$apex4.v:663$821 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_173$apex4.v:664$824 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_173$apex4.v:664$824 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_175$apex4.v:665$827 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_177$apex4.v:666$830 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_177$apex4.v:666$830 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_179$apex4.v:667$833 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_179$apex4.v:667$833 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_181$apex4.v:668$836 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_181$apex4.v:668$836 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_183$apex4.v:669$839 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_183$apex4.v:669$839 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_185$apex4.v:670$842 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_185$apex4.v:670$842 ($shr).
Removed top 9 bits (of 32) from port A of cell apex4.$verific$shift_right_187$apex4.v:671$845 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_187$apex4.v:671$845 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_189$apex4.v:672$848 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_189$apex4.v:672$848 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_191$apex4.v:673$851 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_193$apex4.v:674$854 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_193$apex4.v:674$854 ($shr).
Removed top 3 bits (of 16) from port A of cell apex4.$verific$shift_right_195$apex4.v:675$857 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_195$apex4.v:675$857 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_197$apex4.v:676$860 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_197$apex4.v:676$860 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_199$apex4.v:677$863 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_199$apex4.v:677$863 ($shr).
Removed top 3 bits (of 32) from port A of cell apex4.$verific$shift_right_201$apex4.v:678$866 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_201$apex4.v:678$866 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_203$apex4.v:679$869 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_203$apex4.v:679$869 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_205$apex4.v:680$872 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_205$apex4.v:680$872 ($shr).
Removed top 2 bits (of 16) from port A of cell apex4.$verific$shift_right_207$apex4.v:681$875 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_207$apex4.v:681$875 ($shr).
Removed top 12 bits (of 32) from port A of cell apex4.$verific$shift_right_209$apex4.v:682$878 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_209$apex4.v:682$878 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_211$apex4.v:683$881 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_213$apex4.v:684$884 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_213$apex4.v:684$884 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_215$apex4.v:685$887 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_215$apex4.v:685$887 ($shr).
Removed top 30 bits (of 32) from port A of cell apex4.$verific$shift_right_217$apex4.v:686$890 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_217$apex4.v:686$890 ($shr).
Removed top 8 bits (of 64) from port A of cell apex4.$verific$shift_right_219$apex4.v:687$893 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_219$apex4.v:687$893 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_221$apex4.v:688$896 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_223$apex4.v:689$899 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_223$apex4.v:689$899 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_225$apex4.v:690$902 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_225$apex4.v:690$902 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_227$apex4.v:691$905 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_227$apex4.v:691$905 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_229$apex4.v:692$908 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_229$apex4.v:692$908 ($shr).
Removed top 7 bits (of 32) from port A of cell apex4.$verific$shift_right_231$apex4.v:693$911 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_231$apex4.v:693$911 ($shr).
Removed top 8 bits (of 16) from port A of cell apex4.$verific$shift_right_233$apex4.v:694$914 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_233$apex4.v:694$914 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_235$apex4.v:695$917 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_237$apex4.v:696$920 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_239$apex4.v:697$923 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_239$apex4.v:697$923 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_241$apex4.v:698$926 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_243$apex4.v:699$929 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_243$apex4.v:699$929 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_245$apex4.v:700$932 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_245$apex4.v:700$932 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_247$apex4.v:701$935 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_247$apex4.v:701$935 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_249$apex4.v:702$938 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_251$apex4.v:703$941 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_253$apex4.v:704$944 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_255$apex4.v:705$947 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_255$apex4.v:705$947 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_257$apex4.v:706$950 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_257$apex4.v:706$950 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_259$apex4.v:707$953 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_259$apex4.v:707$953 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_261$apex4.v:708$956 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_261$apex4.v:708$956 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_263$apex4.v:709$959 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_263$apex4.v:709$959 ($shr).
Removed top 30 bits (of 32) from port A of cell apex4.$verific$shift_right_265$apex4.v:710$962 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_265$apex4.v:710$962 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_267$apex4.v:711$965 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_267$apex4.v:711$965 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_269$apex4.v:712$968 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_269$apex4.v:712$968 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_271$apex4.v:713$971 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_271$apex4.v:713$971 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_273$apex4.v:714$974 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_273$apex4.v:714$974 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_275$apex4.v:715$977 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_275$apex4.v:715$977 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_277$apex4.v:716$980 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_279$apex4.v:717$983 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_279$apex4.v:717$983 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_281$apex4.v:718$986 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_283$apex4.v:719$989 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_285$apex4.v:720$992 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_285$apex4.v:720$992 ($shr).
Removed top 24 bits (of 32) from port A of cell apex4.$verific$shift_right_287$apex4.v:721$995 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_287$apex4.v:721$995 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_289$apex4.v:722$998 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_289$apex4.v:722$998 ($shr).
Removed top 2 bits (of 8) from port A of cell apex4.$verific$shift_right_291$apex4.v:723$1001 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_291$apex4.v:723$1001 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_293$apex4.v:724$1004 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_293$apex4.v:724$1004 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_295$apex4.v:725$1007 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_295$apex4.v:725$1007 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_297$apex4.v:726$1010 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_297$apex4.v:726$1010 ($shr).
Removed top 3 bits (of 4) from port A of cell apex4.$verific$shift_right_299$apex4.v:727$1013 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_299$apex4.v:727$1013 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_301$apex4.v:728$1016 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_301$apex4.v:728$1016 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_303$apex4.v:729$1019 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_303$apex4.v:729$1019 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_305$apex4.v:730$1022 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_305$apex4.v:730$1022 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_307$apex4.v:731$1025 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_307$apex4.v:731$1025 ($shr).
Removed top 4 bits (of 16) from port A of cell apex4.$verific$shift_right_309$apex4.v:732$1028 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_309$apex4.v:732$1028 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_311$apex4.v:733$1031 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_311$apex4.v:733$1031 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_313$apex4.v:734$1034 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_313$apex4.v:734$1034 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_315$apex4.v:735$1037 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_317$apex4.v:736$1040 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_319$apex4.v:737$1043 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_319$apex4.v:737$1043 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_321$apex4.v:738$1046 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_321$apex4.v:738$1046 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_323$apex4.v:739$1049 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_325$apex4.v:740$1052 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_327$apex4.v:741$1055 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_327$apex4.v:741$1055 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_329$apex4.v:742$1058 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_329$apex4.v:742$1058 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_331$apex4.v:743$1061 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_331$apex4.v:743$1061 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_333$apex4.v:744$1064 ($shr).
Removed top 6 bits (of 16) from port A of cell apex4.$verific$shift_right_335$apex4.v:745$1067 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_335$apex4.v:745$1067 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_337$apex4.v:746$1070 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_337$apex4.v:746$1070 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_339$apex4.v:747$1073 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_339$apex4.v:747$1073 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_341$apex4.v:748$1076 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_343$apex4.v:749$1079 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_343$apex4.v:749$1079 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_345$apex4.v:750$1082 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_345$apex4.v:750$1082 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_347$apex4.v:751$1085 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_347$apex4.v:751$1085 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_349$apex4.v:752$1088 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_349$apex4.v:752$1088 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_351$apex4.v:753$1091 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_351$apex4.v:753$1091 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_353$apex4.v:754$1094 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_355$apex4.v:755$1097 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_355$apex4.v:755$1097 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_357$apex4.v:756$1100 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_357$apex4.v:756$1100 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_359$apex4.v:757$1103 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_361$apex4.v:758$1106 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_363$apex4.v:759$1109 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_363$apex4.v:759$1109 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_365$apex4.v:760$1112 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_365$apex4.v:760$1112 ($shr).
Removed top 24 bits (of 32) from port A of cell apex4.$verific$shift_right_367$apex4.v:761$1115 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_367$apex4.v:761$1115 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_369$apex4.v:762$1118 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_369$apex4.v:762$1118 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_371$apex4.v:763$1121 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_371$apex4.v:763$1121 ($shr).
Removed top 62 bits (of 64) from port A of cell apex4.$verific$shift_right_373$apex4.v:764$1124 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_373$apex4.v:764$1124 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_375$apex4.v:765$1127 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_377$apex4.v:766$1130 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_377$apex4.v:766$1130 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_379$apex4.v:767$1133 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_379$apex4.v:767$1133 ($shr).
Removed top 28 bits (of 64) from port A of cell apex4.$verific$shift_right_381$apex4.v:768$1136 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_381$apex4.v:768$1136 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_383$apex4.v:769$1139 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_383$apex4.v:769$1139 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_385$apex4.v:770$1142 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_387$apex4.v:771$1145 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_387$apex4.v:771$1145 ($shr).
Removed top 6 bits (of 16) from port A of cell apex4.$verific$shift_right_389$apex4.v:772$1148 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_389$apex4.v:772$1148 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_391$apex4.v:773$1151 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_393$apex4.v:774$1154 ($shr).
Removed top 16 bits (of 32) from port A of cell apex4.$verific$shift_right_395$apex4.v:775$1157 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_395$apex4.v:775$1157 ($shr).
Removed top 7 bits (of 32) from port A of cell apex4.$verific$shift_right_397$apex4.v:776$1160 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_397$apex4.v:776$1160 ($shr).
Removed top 1 bits (of 16) from port A of cell apex4.$verific$shift_right_399$apex4.v:777$1163 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_399$apex4.v:777$1163 ($shr).
Removed top 10 bits (of 64) from port A of cell apex4.$verific$shift_right_401$apex4.v:778$1166 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_401$apex4.v:778$1166 ($shr).
Removed top 2 bits (of 8) from port A of cell apex4.$verific$shift_right_403$apex4.v:779$1169 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_403$apex4.v:779$1169 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_405$apex4.v:780$1172 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_407$apex4.v:781$1175 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_407$apex4.v:781$1175 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_409$apex4.v:782$1178 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_411$apex4.v:783$1181 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_411$apex4.v:783$1181 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_413$apex4.v:784$1184 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_413$apex4.v:784$1184 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_415$apex4.v:785$1187 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_415$apex4.v:785$1187 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_417$apex4.v:786$1190 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_417$apex4.v:786$1190 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_419$apex4.v:787$1193 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_419$apex4.v:787$1193 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_421$apex4.v:788$1196 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_421$apex4.v:788$1196 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_423$apex4.v:789$1199 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_423$apex4.v:789$1199 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_425$apex4.v:790$1202 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_425$apex4.v:790$1202 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_427$apex4.v:791$1205 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_429$apex4.v:792$1208 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_429$apex4.v:792$1208 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_431$apex4.v:793$1211 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_431$apex4.v:793$1211 ($shr).
Removed top 9 bits (of 32) from port A of cell apex4.$verific$shift_right_433$apex4.v:794$1214 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_433$apex4.v:794$1214 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_435$apex4.v:795$1217 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_437$apex4.v:796$1220 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_437$apex4.v:796$1220 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_439$apex4.v:797$1223 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_439$apex4.v:797$1223 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_441$apex4.v:798$1226 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_443$apex4.v:799$1229 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_443$apex4.v:799$1229 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_445$apex4.v:800$1232 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_445$apex4.v:800$1232 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_447$apex4.v:801$1235 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_447$apex4.v:801$1235 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_449$apex4.v:802$1238 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_449$apex4.v:802$1238 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_451$apex4.v:803$1241 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_451$apex4.v:803$1241 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_453$apex4.v:804$1244 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_453$apex4.v:804$1244 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_455$apex4.v:805$1247 ($shr).
Removed top 3 bits (of 4) from port A of cell apex4.$verific$shift_right_457$apex4.v:806$1250 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_457$apex4.v:806$1250 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_459$apex4.v:807$1253 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_461$apex4.v:808$1256 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_463$apex4.v:809$1259 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_463$apex4.v:809$1259 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_465$apex4.v:810$1262 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_467$apex4.v:811$1265 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_469$apex4.v:812$1268 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_469$apex4.v:812$1268 ($shr).
Removed top 3 bits (of 4) from port A of cell apex4.$verific$shift_right_471$apex4.v:813$1271 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_471$apex4.v:813$1271 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_473$apex4.v:814$1274 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_473$apex4.v:814$1274 ($shr).
Removed top 24 bits (of 32) from port A of cell apex4.$verific$shift_right_475$apex4.v:815$1277 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_475$apex4.v:815$1277 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_477$apex4.v:816$1280 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_477$apex4.v:816$1280 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_479$apex4.v:817$1283 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_481$apex4.v:818$1286 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_481$apex4.v:818$1286 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_483$apex4.v:819$1289 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_483$apex4.v:819$1289 ($shr).
Removed top 30 bits (of 32) from port A of cell apex4.$verific$shift_right_485$apex4.v:820$1292 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_485$apex4.v:820$1292 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_487$apex4.v:821$1295 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_487$apex4.v:821$1295 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_489$apex4.v:822$1298 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_489$apex4.v:822$1298 ($shr).
Removed top 1 bits (of 16) from port A of cell apex4.$verific$shift_right_491$apex4.v:823$1301 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_491$apex4.v:823$1301 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_493$apex4.v:824$1304 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_493$apex4.v:824$1304 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_495$apex4.v:825$1307 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_497$apex4.v:826$1310 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_497$apex4.v:826$1310 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_499$apex4.v:827$1313 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_499$apex4.v:827$1313 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_501$apex4.v:828$1316 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_501$apex4.v:828$1316 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_503$apex4.v:829$1319 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_503$apex4.v:829$1319 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_505$apex4.v:830$1322 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_505$apex4.v:830$1322 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_507$apex4.v:831$1325 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_507$apex4.v:831$1325 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_509$apex4.v:832$1328 ($shr).
Removed top 12 bits (of 32) from port A of cell apex4.$verific$shift_right_511$apex4.v:833$1331 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_511$apex4.v:833$1331 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_513$apex4.v:834$1334 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_515$apex4.v:835$1337 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_515$apex4.v:835$1337 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_517$apex4.v:836$1340 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_517$apex4.v:836$1340 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_519$apex4.v:837$1343 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_521$apex4.v:838$1346 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_521$apex4.v:838$1346 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_523$apex4.v:839$1349 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_523$apex4.v:839$1349 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_525$apex4.v:840$1352 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_525$apex4.v:840$1352 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_527$apex4.v:841$1355 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_529$apex4.v:842$1358 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_531$apex4.v:843$1361 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_531$apex4.v:843$1361 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_533$apex4.v:844$1364 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_535$apex4.v:845$1367 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_535$apex4.v:845$1367 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_537$apex4.v:846$1370 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_537$apex4.v:846$1370 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_539$apex4.v:847$1373 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_539$apex4.v:847$1373 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_541$apex4.v:848$1376 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_541$apex4.v:848$1376 ($shr).
Removed top 12 bits (of 32) from port A of cell apex4.$verific$shift_right_543$apex4.v:849$1379 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_543$apex4.v:849$1379 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_545$apex4.v:850$1382 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_547$apex4.v:851$1385 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_547$apex4.v:851$1385 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_549$apex4.v:852$1388 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_549$apex4.v:852$1388 ($shr).
Removed top 10 bits (of 32) from port A of cell apex4.$verific$shift_right_551$apex4.v:853$1391 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_551$apex4.v:853$1391 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_553$apex4.v:854$1394 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_555$apex4.v:855$1397 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_555$apex4.v:855$1397 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_557$apex4.v:856$1400 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_559$apex4.v:857$1403 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_559$apex4.v:857$1403 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_561$apex4.v:858$1406 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_561$apex4.v:858$1406 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_563$apex4.v:859$1409 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_563$apex4.v:859$1409 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_565$apex4.v:860$1412 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_565$apex4.v:860$1412 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_567$apex4.v:861$1415 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_567$apex4.v:861$1415 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_569$apex4.v:862$1418 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_571$apex4.v:863$1421 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_571$apex4.v:863$1421 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_573$apex4.v:864$1424 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_575$apex4.v:865$1427 ($shr).
Removed top 16 bits (of 32) from port A of cell apex4.$verific$shift_right_577$apex4.v:866$1430 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_577$apex4.v:866$1430 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_579$apex4.v:867$1433 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_581$apex4.v:868$1436 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_581$apex4.v:868$1436 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_583$apex4.v:869$1439 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_583$apex4.v:869$1439 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_585$apex4.v:870$1442 ($shr).
Removed top 10 bits (of 32) from port A of cell apex4.$verific$shift_right_587$apex4.v:871$1445 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_587$apex4.v:871$1445 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_589$apex4.v:872$1448 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_589$apex4.v:872$1448 ($shr).
Removed top 14 bits (of 64) from port A of cell apex4.$verific$shift_right_591$apex4.v:873$1451 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_591$apex4.v:873$1451 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_593$apex4.v:874$1454 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_595$apex4.v:875$1457 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_597$apex4.v:876$1460 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_597$apex4.v:876$1460 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_599$apex4.v:877$1463 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_601$apex4.v:878$1466 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_603$apex4.v:879$1469 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_605$apex4.v:880$1472 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_605$apex4.v:880$1472 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_607$apex4.v:881$1475 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_607$apex4.v:881$1475 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_609$apex4.v:882$1478 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_611$apex4.v:883$1481 ($shr).
Removed top 10 bits (of 32) from port A of cell apex4.$verific$shift_right_613$apex4.v:884$1484 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_613$apex4.v:884$1484 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_615$apex4.v:885$1487 ($shr).
Removed top 6 bits (of 16) from port A of cell apex4.$verific$shift_right_617$apex4.v:886$1490 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_617$apex4.v:886$1490 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_619$apex4.v:887$1493 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_619$apex4.v:887$1493 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_621$apex4.v:888$1496 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_623$apex4.v:889$1499 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_623$apex4.v:889$1499 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_625$apex4.v:890$1502 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_625$apex4.v:890$1502 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_627$apex4.v:891$1505 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_629$apex4.v:892$1508 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_629$apex4.v:892$1508 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_631$apex4.v:893$1511 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_631$apex4.v:893$1511 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_633$apex4.v:894$1514 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_633$apex4.v:894$1514 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_635$apex4.v:895$1517 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_635$apex4.v:895$1517 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_637$apex4.v:896$1520 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_639$apex4.v:897$1523 ($shr).
Removed top 2 bits (of 32) from port A of cell apex4.$verific$shift_right_641$apex4.v:898$1526 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_641$apex4.v:898$1526 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_643$apex4.v:899$1529 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_643$apex4.v:899$1529 ($shr).
Removed top 24 bits (of 64) from port A of cell apex4.$verific$shift_right_645$apex4.v:900$1532 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_645$apex4.v:900$1532 ($shr).
Removed top 8 bits (of 16) from port A of cell apex4.$verific$shift_right_647$apex4.v:901$1535 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_647$apex4.v:901$1535 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_649$apex4.v:902$1538 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_649$apex4.v:902$1538 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_651$apex4.v:903$1541 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_651$apex4.v:903$1541 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_653$apex4.v:904$1544 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_655$apex4.v:905$1547 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_655$apex4.v:905$1547 ($shr).
Removed top 11 bits (of 64) from port A of cell apex4.$verific$shift_right_657$apex4.v:906$1550 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_657$apex4.v:906$1550 ($shr).
Removed top 12 bits (of 16) from port A of cell apex4.$verific$shift_right_659$apex4.v:907$1553 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_659$apex4.v:907$1553 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_661$apex4.v:908$1556 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_661$apex4.v:908$1556 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_663$apex4.v:909$1559 ($shr).
Removed top 6 bits (of 32) from port A of cell apex4.$verific$shift_right_665$apex4.v:910$1562 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_665$apex4.v:910$1562 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_667$apex4.v:911$1565 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_667$apex4.v:911$1565 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_669$apex4.v:912$1568 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_669$apex4.v:912$1568 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_671$apex4.v:913$1571 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_673$apex4.v:914$1574 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_673$apex4.v:914$1574 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_675$apex4.v:915$1577 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_675$apex4.v:915$1577 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_677$apex4.v:916$1580 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_677$apex4.v:916$1580 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_679$apex4.v:917$1583 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_679$apex4.v:917$1583 ($shr).
Removed top 3 bits (of 32) from port A of cell apex4.$verific$shift_right_681$apex4.v:918$1586 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_681$apex4.v:918$1586 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_683$apex4.v:919$1589 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_683$apex4.v:919$1589 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_685$apex4.v:920$1592 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_685$apex4.v:920$1592 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_687$apex4.v:921$1595 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_687$apex4.v:921$1595 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_689$apex4.v:922$1598 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_689$apex4.v:922$1598 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_691$apex4.v:923$1601 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_691$apex4.v:923$1601 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_693$apex4.v:924$1604 ($shr).
Removed top 14 bits (of 64) from port A of cell apex4.$verific$shift_right_695$apex4.v:925$1607 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_695$apex4.v:925$1607 ($shr).
Removed top 3 bits (of 32) from port A of cell apex4.$verific$shift_right_697$apex4.v:926$1610 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_697$apex4.v:926$1610 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_699$apex4.v:927$1613 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_701$apex4.v:928$1616 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_703$apex4.v:929$1619 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_703$apex4.v:929$1619 ($shr).
Removed top 8 bits (of 32) from port A of cell apex4.$verific$shift_right_705$apex4.v:930$1622 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_705$apex4.v:930$1622 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_707$apex4.v:931$1625 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_707$apex4.v:931$1625 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_709$apex4.v:932$1628 ($shr).
Removed top 8 bits (of 64) from port A of cell apex4.$verific$shift_right_711$apex4.v:933$1631 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_711$apex4.v:933$1631 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_713$apex4.v:934$1634 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_715$apex4.v:935$1637 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_715$apex4.v:935$1637 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_717$apex4.v:936$1640 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_717$apex4.v:936$1640 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_719$apex4.v:937$1643 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_719$apex4.v:937$1643 ($shr).
Removed top 1 bits (of 16) from port A of cell apex4.$verific$shift_right_721$apex4.v:938$1646 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_721$apex4.v:938$1646 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_723$apex4.v:939$1649 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_723$apex4.v:939$1649 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_725$apex4.v:940$1652 ($shr).
Removed top 1 bits (of 8) from port A of cell apex4.$verific$shift_right_727$apex4.v:941$1655 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_727$apex4.v:941$1655 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_729$apex4.v:942$1658 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_731$apex4.v:943$1661 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_731$apex4.v:943$1661 ($shr).
Removed top 16 bits (of 32) from port A of cell apex4.$verific$shift_right_733$apex4.v:944$1664 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_733$apex4.v:944$1664 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_735$apex4.v:945$1667 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_737$apex4.v:946$1670 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_737$apex4.v:946$1670 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_739$apex4.v:947$1673 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_739$apex4.v:947$1673 ($shr).
Removed top 7 bits (of 8) from port A of cell apex4.$verific$shift_right_741$apex4.v:948$1676 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_741$apex4.v:948$1676 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_743$apex4.v:949$1679 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_743$apex4.v:949$1679 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_745$apex4.v:950$1682 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_745$apex4.v:950$1682 ($shr).
Removed top 31 bits (of 32) from port A of cell apex4.$verific$shift_right_747$apex4.v:951$1685 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_747$apex4.v:951$1685 ($shr).
Removed top 2 bits (of 16) from port A of cell apex4.$verific$shift_right_749$apex4.v:952$1688 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_749$apex4.v:952$1688 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_751$apex4.v:953$1691 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_751$apex4.v:953$1691 ($shr).
Removed top 10 bits (of 64) from port A of cell apex4.$verific$shift_right_753$apex4.v:954$1694 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_753$apex4.v:954$1694 ($shr).
Removed top 4 bits (of 32) from port A of cell apex4.$verific$shift_right_755$apex4.v:955$1697 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_755$apex4.v:955$1697 ($shr).
Removed top 9 bits (of 32) from port A of cell apex4.$verific$shift_right_757$apex4.v:956$1700 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_757$apex4.v:956$1700 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_759$apex4.v:957$1703 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_761$apex4.v:958$1706 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_761$apex4.v:958$1706 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_763$apex4.v:959$1709 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_765$apex4.v:960$1712 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_767$apex4.v:961$1715 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_769$apex4.v:962$1718 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_769$apex4.v:962$1718 ($shr).
Removed top 4 bits (of 64) from port A of cell apex4.$verific$shift_right_771$apex4.v:963$1721 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_771$apex4.v:963$1721 ($shr).
Removed top 14 bits (of 32) from port A of cell apex4.$verific$shift_right_773$apex4.v:964$1724 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_773$apex4.v:964$1724 ($shr).
Removed top 5 bits (of 32) from port A of cell apex4.$verific$shift_right_775$apex4.v:965$1727 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_775$apex4.v:965$1727 ($shr).
Removed top 6 bits (of 16) from port A of cell apex4.$verific$shift_right_777$apex4.v:966$1730 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_777$apex4.v:966$1730 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_779$apex4.v:967$1733 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_779$apex4.v:967$1733 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_781$apex4.v:968$1736 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_781$apex4.v:968$1736 ($shr).
Removed top 12 bits (of 16) from port A of cell apex4.$verific$shift_right_783$apex4.v:969$1739 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_783$apex4.v:969$1739 ($shr).
Removed top 11 bits (of 32) from port A of cell apex4.$verific$shift_right_785$apex4.v:970$1742 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_785$apex4.v:970$1742 ($shr).
Removed top 30 bits (of 32) from port A of cell apex4.$verific$shift_right_787$apex4.v:971$1745 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_787$apex4.v:971$1745 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_789$apex4.v:972$1748 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_789$apex4.v:972$1748 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_791$apex4.v:973$1751 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_791$apex4.v:973$1751 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_793$apex4.v:974$1754 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_793$apex4.v:974$1754 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_795$apex4.v:975$1757 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_797$apex4.v:976$1760 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_797$apex4.v:976$1760 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_799$apex4.v:977$1763 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_799$apex4.v:977$1763 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_801$apex4.v:978$1766 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_801$apex4.v:978$1766 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_803$apex4.v:979$1769 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_803$apex4.v:979$1769 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_805$apex4.v:980$1772 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_805$apex4.v:980$1772 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_807$apex4.v:981$1775 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_807$apex4.v:981$1775 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_809$apex4.v:982$1778 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_811$apex4.v:983$1781 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_813$apex4.v:984$1784 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_813$apex4.v:984$1784 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_815$apex4.v:985$1787 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_815$apex4.v:985$1787 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_817$apex4.v:986$1790 ($shr).
Removed top 2 bits (of 32) from port A of cell apex4.$verific$shift_right_819$apex4.v:987$1793 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_819$apex4.v:987$1793 ($shr).
Removed top 3 bits (of 8) from port A of cell apex4.$verific$shift_right_821$apex4.v:988$1796 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_821$apex4.v:988$1796 ($shr).
Removed top 12 bits (of 64) from port A of cell apex4.$verific$shift_right_823$apex4.v:989$1799 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_823$apex4.v:989$1799 ($shr).
Removed top 8 bits (of 16) from port A of cell apex4.$verific$shift_right_825$apex4.v:990$1802 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_825$apex4.v:990$1802 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_827$apex4.v:991$1805 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_827$apex4.v:991$1805 ($shr).
Removed top 3 bits (of 16) from port A of cell apex4.$verific$shift_right_829$apex4.v:992$1808 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_829$apex4.v:992$1808 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_831$apex4.v:993$1811 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_831$apex4.v:993$1811 ($shr).
Removed top 2 bits (of 32) from port A of cell apex4.$verific$shift_right_833$apex4.v:994$1814 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_833$apex4.v:994$1814 ($shr).
Removed top 1 bits (of 8) from port A of cell apex4.$verific$shift_right_835$apex4.v:995$1817 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_835$apex4.v:995$1817 ($shr).
Removed top 3 bits (of 8) from port A of cell apex4.$verific$shift_right_837$apex4.v:996$1820 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_837$apex4.v:996$1820 ($shr).
Removed top 6 bits (of 16) from port A of cell apex4.$verific$shift_right_839$apex4.v:997$1823 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_839$apex4.v:997$1823 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_841$apex4.v:998$1826 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_841$apex4.v:998$1826 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_843$apex4.v:999$1829 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_843$apex4.v:999$1829 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_845$apex4.v:1000$1832 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_845$apex4.v:1000$1832 ($shr).
Removed top 16 bits (of 32) from port A of cell apex4.$verific$shift_right_847$apex4.v:1001$1835 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_847$apex4.v:1001$1835 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_849$apex4.v:1002$1838 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_849$apex4.v:1002$1838 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_851$apex4.v:1003$1841 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_853$apex4.v:1004$1844 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_855$apex4.v:1005$1847 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_855$apex4.v:1005$1847 ($shr).
Removed top 24 bits (of 64) from port A of cell apex4.$verific$shift_right_857$apex4.v:1006$1850 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_857$apex4.v:1006$1850 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_859$apex4.v:1007$1853 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_859$apex4.v:1007$1853 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_861$apex4.v:1008$1856 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_861$apex4.v:1008$1856 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_863$apex4.v:1009$1859 ($shr).
Removed top 2 bits (of 64) from port A of cell apex4.$verific$shift_right_865$apex4.v:1010$1862 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_865$apex4.v:1010$1862 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_867$apex4.v:1011$1865 ($shr).
Removed top 9 bits (of 32) from port A of cell apex4.$verific$shift_right_869$apex4.v:1012$1868 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_869$apex4.v:1012$1868 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_871$apex4.v:1013$1871 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_873$apex4.v:1014$1874 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_873$apex4.v:1014$1874 ($shr).
Removed top 8 bits (of 64) from port A of cell apex4.$verific$shift_right_875$apex4.v:1015$1877 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_875$apex4.v:1015$1877 ($shr).
Removed top 31 bits (of 64) from port A of cell apex4.$verific$shift_right_877$apex4.v:1016$1880 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_877$apex4.v:1016$1880 ($shr).
Removed top 9 bits (of 64) from port A of cell apex4.$verific$shift_right_879$apex4.v:1017$1883 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_879$apex4.v:1017$1883 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_881$apex4.v:1018$1886 ($shr).
Removed top 3 bits (of 32) from port A of cell apex4.$verific$shift_right_883$apex4.v:1019$1889 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_883$apex4.v:1019$1889 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_885$apex4.v:1020$1892 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_887$apex4.v:1021$1895 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_887$apex4.v:1021$1895 ($shr).
Removed top 24 bits (of 64) from port A of cell apex4.$verific$shift_right_889$apex4.v:1022$1898 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_889$apex4.v:1022$1898 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_891$apex4.v:1023$1901 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_891$apex4.v:1023$1901 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_893$apex4.v:1024$1904 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_893$apex4.v:1024$1904 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_895$apex4.v:1025$1907 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_895$apex4.v:1025$1907 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_897$apex4.v:1026$1910 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_897$apex4.v:1026$1910 ($shr).
Removed top 3 bits (of 64) from port A of cell apex4.$verific$shift_right_899$apex4.v:1027$1913 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_899$apex4.v:1027$1913 ($shr).
Removed top 12 bits (of 32) from port A of cell apex4.$verific$shift_right_901$apex4.v:1028$1916 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_901$apex4.v:1028$1916 ($shr).
Removed top 3 bits (of 32) from port A of cell apex4.$verific$shift_right_903$apex4.v:1029$1919 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_903$apex4.v:1029$1919 ($shr).
Removed top 4 bits (of 64) from port A of cell apex4.$verific$shift_right_905$apex4.v:1030$1922 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_905$apex4.v:1030$1922 ($shr).
Removed top 10 bits (of 64) from port A of cell apex4.$verific$shift_right_907$apex4.v:1031$1925 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_907$apex4.v:1031$1925 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_909$apex4.v:1032$1928 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_909$apex4.v:1032$1928 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_911$apex4.v:1033$1931 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_911$apex4.v:1033$1931 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_913$apex4.v:1034$1934 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_913$apex4.v:1034$1934 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_915$apex4.v:1035$1937 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_915$apex4.v:1035$1937 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_917$apex4.v:1036$1940 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_917$apex4.v:1036$1940 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_919$apex4.v:1037$1943 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_919$apex4.v:1037$1943 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_921$apex4.v:1038$1946 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_921$apex4.v:1038$1946 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_923$apex4.v:1039$1949 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_923$apex4.v:1039$1949 ($shr).
Removed top 2 bits (of 64) from port A of cell apex4.$verific$shift_right_925$apex4.v:1040$1952 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_925$apex4.v:1040$1952 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_927$apex4.v:1041$1955 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_929$apex4.v:1042$1958 ($shr).
Removed top 6 bits (of 64) from port A of cell apex4.$verific$shift_right_931$apex4.v:1043$1961 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_931$apex4.v:1043$1961 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_933$apex4.v:1044$1964 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_933$apex4.v:1044$1964 ($shr).
Removed top 14 bits (of 64) from port A of cell apex4.$verific$shift_right_935$apex4.v:1045$1967 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_935$apex4.v:1045$1967 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_937$apex4.v:1046$1970 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_937$apex4.v:1046$1970 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_939$apex4.v:1047$1973 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_941$apex4.v:1048$1976 ($shr).
Removed top 10 bits (of 64) from port A of cell apex4.$verific$shift_right_943$apex4.v:1049$1979 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_943$apex4.v:1049$1979 ($shr).
Removed top 14 bits (of 64) from port A of cell apex4.$verific$shift_right_945$apex4.v:1050$1982 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_945$apex4.v:1050$1982 ($shr).
Removed top 4 bits (of 64) from port A of cell apex4.$verific$shift_right_947$apex4.v:1051$1985 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_947$apex4.v:1051$1985 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_949$apex4.v:1052$1988 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_949$apex4.v:1052$1988 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_951$apex4.v:1053$1991 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_951$apex4.v:1053$1991 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_953$apex4.v:1054$1994 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_955$apex4.v:1055$1997 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_955$apex4.v:1055$1997 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_957$apex4.v:1056$2000 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_957$apex4.v:1056$2000 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_959$apex4.v:1057$2003 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_959$apex4.v:1057$2003 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_961$apex4.v:1058$2006 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_961$apex4.v:1058$2006 ($shr).
Removed top 2 bits (of 64) from port A of cell apex4.$verific$shift_right_963$apex4.v:1059$2009 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_963$apex4.v:1059$2009 ($shr).
Removed top 10 bits (of 64) from port A of cell apex4.$verific$shift_right_965$apex4.v:1060$2012 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_965$apex4.v:1060$2012 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_967$apex4.v:1061$2015 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_967$apex4.v:1061$2015 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_969$apex4.v:1062$2018 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_969$apex4.v:1062$2018 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_971$apex4.v:1063$2021 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_973$apex4.v:1064$2024 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_973$apex4.v:1064$2024 ($shr).
Removed top 24 bits (of 32) from port A of cell apex4.$verific$shift_right_975$apex4.v:1065$2027 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_975$apex4.v:1065$2027 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_977$apex4.v:1066$2030 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_977$apex4.v:1066$2030 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_979$apex4.v:1067$2033 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_979$apex4.v:1067$2033 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_981$apex4.v:1068$2036 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_981$apex4.v:1068$2036 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_983$apex4.v:1069$2039 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_985$apex4.v:1070$2042 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_985$apex4.v:1070$2042 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_987$apex4.v:1071$2045 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_987$apex4.v:1071$2045 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_989$apex4.v:1072$2048 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_989$apex4.v:1072$2048 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_991$apex4.v:1073$2051 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_991$apex4.v:1073$2051 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_993$apex4.v:1074$2054 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_993$apex4.v:1074$2054 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_995$apex4.v:1075$2057 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_995$apex4.v:1075$2057 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_997$apex4.v:1076$2060 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_999$apex4.v:1077$2063 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_999$apex4.v:1077$2063 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1001$apex4.v:1078$2066 ($shr).
Removed top 10 bits (of 32) from port A of cell apex4.$verific$shift_right_1003$apex4.v:1079$2069 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_1003$apex4.v:1079$2069 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_1005$apex4.v:1080$2072 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1005$apex4.v:1080$2072 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_1007$apex4.v:1081$2075 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1007$apex4.v:1081$2075 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_1009$apex4.v:1082$2078 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1009$apex4.v:1082$2078 ($shr).
Removed top 16 bits (of 64) from port A of cell apex4.$verific$shift_right_1011$apex4.v:1083$2081 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1011$apex4.v:1083$2081 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_1013$apex4.v:1084$2084 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1013$apex4.v:1084$2084 ($shr).
Removed top 8 bits (of 64) from port A of cell apex4.$verific$shift_right_1015$apex4.v:1085$2087 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1015$apex4.v:1085$2087 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1017$apex4.v:1086$2090 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_1019$apex4.v:1087$2093 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1019$apex4.v:1087$2093 ($shr).
Removed top 12 bits (of 64) from port A of cell apex4.$verific$shift_right_1021$apex4.v:1088$2096 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1021$apex4.v:1088$2096 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1023$apex4.v:1089$2099 ($shr).
Removed top 15 bits (of 64) from port A of cell apex4.$verific$shift_right_1025$apex4.v:1090$2102 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1025$apex4.v:1090$2102 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1027$apex4.v:1091$2105 ($shr).
Removed top 24 bits (of 64) from port A of cell apex4.$verific$shift_right_1029$apex4.v:1092$2108 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1029$apex4.v:1092$2108 ($shr).
Removed top 5 bits (of 64) from port A of cell apex4.$verific$shift_right_1031$apex4.v:1093$2111 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1031$apex4.v:1093$2111 ($shr).
Removed top 12 bits (of 64) from port A of cell apex4.$verific$shift_right_1033$apex4.v:1094$2114 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1033$apex4.v:1094$2114 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_1035$apex4.v:1095$2117 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1035$apex4.v:1095$2117 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_1037$apex4.v:1096$2120 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1037$apex4.v:1096$2120 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_1039$apex4.v:1097$2123 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1039$apex4.v:1097$2123 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_1041$apex4.v:1098$2126 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1041$apex4.v:1098$2126 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_1043$apex4.v:1099$2129 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_1043$apex4.v:1099$2129 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_1045$apex4.v:1100$2132 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1045$apex4.v:1100$2132 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_1047$apex4.v:1101$2135 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_1049$apex4.v:1102$2138 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1049$apex4.v:1102$2138 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_1051$apex4.v:1103$2141 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1051$apex4.v:1103$2141 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_1053$apex4.v:1104$2144 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1053$apex4.v:1104$2144 ($shr).
Removed top 9 bits (of 32) from port A of cell apex4.$verific$shift_right_1055$apex4.v:1105$2147 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_1055$apex4.v:1105$2147 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_1057$apex4.v:1106$2150 ($shr).
Removed top 32 bits (of 64) from port A of cell apex4.$verific$shift_right_1059$apex4.v:1107$2153 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1059$apex4.v:1107$2153 ($shr).
Removed top 62 bits (of 64) from port A of cell apex4.$verific$shift_right_1061$apex4.v:1108$2156 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1061$apex4.v:1108$2156 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_1063$apex4.v:1109$2159 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1063$apex4.v:1109$2159 ($shr).
Removed top 4 bits (of 8) from port A of cell apex4.$verific$shift_right_1065$apex4.v:1110$2162 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_1065$apex4.v:1110$2162 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_1067$apex4.v:1111$2165 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1067$apex4.v:1111$2165 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_1069$apex4.v:1112$2168 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1069$apex4.v:1112$2168 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_1071$apex4.v:1113$2171 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1071$apex4.v:1113$2171 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_1073$apex4.v:1114$2174 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1073$apex4.v:1114$2174 ($shr).
Removed top 1 bits (of 32) from port A of cell apex4.$verific$shift_right_1075$apex4.v:1115$2177 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_1075$apex4.v:1115$2177 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_1077$apex4.v:1116$2180 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_1079$apex4.v:1117$2183 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1079$apex4.v:1117$2183 ($shr).
Removed top 6 bits (of 8) from port A of cell apex4.$verific$shift_right_1081$apex4.v:1118$2186 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex4.$verific$shift_right_1081$apex4.v:1118$2186 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_1083$apex4.v:1119$2189 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1083$apex4.v:1119$2189 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_1085$apex4.v:1120$2192 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_1085$apex4.v:1120$2192 ($shr).
Removed top 60 bits (of 64) from port A of cell apex4.$verific$shift_right_1087$apex4.v:1121$2195 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1087$apex4.v:1121$2195 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_1089$apex4.v:1122$2198 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1089$apex4.v:1122$2198 ($shr).
Removed top 12 bits (of 16) from port A of cell apex4.$verific$shift_right_1091$apex4.v:1123$2201 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1091$apex4.v:1123$2201 ($shr).
Removed top 12 bits (of 16) from port A of cell apex4.$verific$shift_right_1093$apex4.v:1124$2204 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1093$apex4.v:1124$2204 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_1095$apex4.v:1125$2207 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1095$apex4.v:1125$2207 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_1097$apex4.v:1126$2210 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1097$apex4.v:1126$2210 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_1099$apex4.v:1127$2213 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1099$apex4.v:1127$2213 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1101$apex4.v:1128$2216 ($shr).
Removed top 1 bits (of 64) from port A of cell apex4.$verific$shift_right_1103$apex4.v:1129$2219 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1103$apex4.v:1129$2219 ($shr).
Removed top 28 bits (of 32) from port A of cell apex4.$verific$shift_right_1105$apex4.v:1130$2222 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_1105$apex4.v:1130$2222 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_1107$apex4.v:1131$2225 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1107$apex4.v:1131$2225 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_1109$apex4.v:1132$2228 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1109$apex4.v:1132$2228 ($shr).
Removed top 5 bits (of 16) from port A of cell apex4.$verific$shift_right_1111$apex4.v:1133$2231 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex4.$verific$shift_right_1111$apex4.v:1133$2231 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_1113$apex4.v:1134$2234 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1113$apex4.v:1134$2234 ($shr).
Removed top 56 bits (of 64) from port A of cell apex4.$verific$shift_right_1115$apex4.v:1135$2237 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1115$apex4.v:1135$2237 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1117$apex4.v:1136$2240 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_1119$apex4.v:1137$2243 ($shr).
Removed top 21 bits (of 64) from port A of cell apex4.$verific$shift_right_1121$apex4.v:1138$2246 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1121$apex4.v:1138$2246 ($shr).
Removed top 2 bits (of 4) from port A of cell apex4.$verific$shift_right_1123$apex4.v:1139$2249 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex4.$verific$shift_right_1123$apex4.v:1139$2249 ($shr).
Removed top 48 bits (of 64) from port A of cell apex4.$verific$shift_right_1125$apex4.v:1140$2252 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1125$apex4.v:1140$2252 ($shr).
Removed top 12 bits (of 64) from port A of cell apex4.$verific$shift_right_1127$apex4.v:1141$2255 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex4.$verific$shift_right_1127$apex4.v:1141$2255 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex4.$verific$shift_right_1129$apex4.v:1142$2258 ($shr).

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 564 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module apex4:
  created 0 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.19.9. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== apex4 ===

   Number of wires:                575
   Number of wire bits:            575
   Number of public wires:         575
   Number of public wire bits:     575
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                564
     $shr                          564


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== apex4 ===

   Number of wires:                575
   Number of wire bits:            575
   Number of public wires:         575
   Number of public wire bits:     575
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                564
     $shr                          564


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> stat

3.24. Printing statistics.

=== apex4 ===

   Number of wires:                575
   Number of wire bits:            575
   Number of public wires:         575
   Number of public wire bits:     575
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                564
     $shr                          564


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:22f454359daccc2bb1b803f37dcdf434eb5c005c$paramod$f62de447fdef7b02fb99df3b58f08b8a9660636c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:be4a390e145b28053de83c7231eec0b216375ae6$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a0d68ebffb57107fc7dae6f74d9f5511b4531da0$paramod$06234cf2a60a82e8ed0cd4e5503c11265469a366\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e8fe8e10784e887fddcbcf167ce16603fe0d4782$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6e7ba2d2affd4c6c00af08b3ddea64c3e0c64b56$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:417a009323c38dc89f67071771309d3c216e7d28$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.25.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9878 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.25.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 182 unused cells and 17 unused wires.
Using template $paramod$constmap:428ea995cfd8182189b8285555b190fce3cf2f54$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d5c2618ad8d56c29fde15ab68c99e16266c93249$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.25.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1169 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.25.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~694 debug messages>

yosys [$paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 173 unused cells and 17 unused wires.
Using template $paramod$constmap:f1ce8a116ecee6dde31aaf72bdfcaa5111a8c9d1$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71d9d495b6d804aa49472ca9c9d4a54f42e35aca$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e2eeb2b86917f594a8cc6a1762467a6e0c750f66$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:be5ccf1a02662ac275e30d161f34930504db4669$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c4851a9f233bd2a0ed97f9430ab30d134134919$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c4851a9f233bd2a0ed97f9430ab30d134134919$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c4851a9f233bd2a0ed97f9430ab30d134134919$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2050 debug messages>

yosys [$paramod$constmap:2c4851a9f233bd2a0ed97f9430ab30d134134919$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c4851a9f233bd2a0ed97f9430ab30d134134919$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:2c4851a9f233bd2a0ed97f9430ab30d134134919$paramod$7770928ec5556165010d8e0fclean -purge
Removed 230 unused cells and 17 unused wires.
Using template $paramod$constmap:2c4851a9f233bd2a0ed97f9430ab30d134134919$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d9f65ce5cbf01918c6f5c0492aeab148e36aea76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d9f65ce5cbf01918c6f5c0492aeab148e36aea76$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.150. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d9f65ce5cbf01918c6f5c0492aeab148e36aea76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:d9f65ce5cbf01918c6f5c0492aeab148e36aea76$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d9f65ce5cbf01918c6f5c0492aeab148e36aea76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~892 debug messages>

yosys [$paramod$constmap:d9f65ce5cbf01918c6f5c0492aeab148e36aea76$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 242 unused cells and 17 unused wires.
Using template $paramod$constmap:d9f65ce5cbf01918c6f5c0492aeab148e36aea76$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dbc68cf8117e945cf00b0b9a93067b1fa7224a1d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dbc68cf8117e945cf00b0b9a93067b1fa7224a1d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dbc68cf8117e945cf00b0b9a93067b1fa7224a1d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~210 debug messages>

yosys [$paramod$constmap:dbc68cf8117e945cf00b0b9a93067b1fa7224a1d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dbc68cf8117e945cf00b0b9a93067b1fa7224a1d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:dbc68cf8117e945cf00b0b9a93067b1fa7224a1d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 259 unused cells and 17 unused wires.
Using template $paramod$constmap:dbc68cf8117e945cf00b0b9a93067b1fa7224a1d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:309e8db98af37fa4bde57d9697172ed0679b6a0b$paramod$a06b1706d58b0c97fda2fd3edc73dab04190fbd1\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~799 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~381 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:63c37123d9694a0b3fea3db498bff7583e0f6a9f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:63c37123d9694a0b3fea3db498bff7583e0f6a9f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:63c37123d9694a0b3fea3db498bff7583e0f6a9f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:63c37123d9694a0b3fea3db498bff7583e0f6a9f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:63c37123d9694a0b3fea3db498bff7583e0f6a9f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:63c37123d9694a0b3fea3db498bff7583e0f6a9f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:63c37123d9694a0b3fea3db498bff7583e0f6a9f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.25.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.25.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~648 debug messages>

yosys [$paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d1a03aba488f50980ee9cb4c347b418d436a59b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d1a03aba488f50980ee9cb4c347b418d436a59b2$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.177. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d1a03aba488f50980ee9cb4c347b418d436a59b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:d1a03aba488f50980ee9cb4c347b418d436a59b2$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d1a03aba488f50980ee9cb4c347b418d436a59b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~899 debug messages>

yosys [$paramod$constmap:d1a03aba488f50980ee9cb4c347b418d436a59b2$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 234 unused cells and 16 unused wires.
Using template $paramod$constmap:d1a03aba488f50980ee9cb4c347b418d436a59b2$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:c2b6c335481633f7bbaf7713550d120c79552e3e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c2b6c335481633f7bbaf7713550d120c79552e3e$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c2b6c335481633f7bbaf7713550d120c79552e3e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:c2b6c335481633f7bbaf7713550d120c79552e3e$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c2b6c335481633f7bbaf7713550d120c79552e3e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~333 debug messages>

yosys [$paramod$constmap:c2b6c335481633f7bbaf7713550d120c79552e3e$paramod$3c981d0c179bdd3564005185clean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:c2b6c335481633f7bbaf7713550d120c79552e3e$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8ce5fc8d5a42384233098630168509ae816e3632$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7741c028d32e32ff8b640e6e7047d6e3639384b1$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:5dc6d4bc5ed89bfb57df3cb2eb93e08c0095dae3$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6de4d392a130f9e29d9baef20b30dbc7be0fdf5a$paramod$6c8db7e96c1c78d61774c9086d7d3fa16c640e2a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5251d2518059fd65b03f1738a62a11cdf377f149$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5251d2518059fd65b03f1738a62a11cdf377f149$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5251d2518059fd65b03f1738a62a11cdf377f149$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2318 debug messages>

yosys [$paramod$constmap:5251d2518059fd65b03f1738a62a11cdf377f149$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5251d2518059fd65b03f1738a62a11cdf377f149$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~822 debug messages>

yosys [$paramod$constmap:5251d2518059fd65b03f1738a62a11cdf377f149$paramod$7770928ec5556165010d8e0fclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:5251d2518059fd65b03f1738a62a11cdf377f149$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~316 debug messages>

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c720869clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:328086b5d1535786a53c5828aa7d3565a0c28aca$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6ad8944918c12c40aacd554363361ff2846dca80$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:41a58d127d2340d0701bbefe998dfe0ad3e4cf4d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:41a58d127d2340d0701bbefe998dfe0ad3e4cf4d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:41a58d127d2340d0701bbefe998dfe0ad3e4cf4d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1051 debug messages>

yosys [$paramod$constmap:41a58d127d2340d0701bbefe998dfe0ad3e4cf4d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:41a58d127d2340d0701bbefe998dfe0ad3e4cf4d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:41a58d127d2340d0701bbefe998dfe0ad3e4cf4d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 17 unused wires.
Using template $paramod$constmap:41a58d127d2340d0701bbefe998dfe0ad3e4cf4d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e41a06dc485d92993ff941d809b8820d3ff3a686$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e41a06dc485d92993ff941d809b8820d3ff3a686$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e41a06dc485d92993ff941d809b8820d3ff3a686$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~638 debug messages>

yosys [$paramod$constmap:e41a06dc485d92993ff941d809b8820d3ff3a686$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e41a06dc485d92993ff941d809b8820d3ff3a686$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:e41a06dc485d92993ff941d809b8820d3ff3a686$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:e41a06dc485d92993ff941d809b8820d3ff3a686$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:5165add35271ec62fc87ca7e2e5c4d1d694548b2$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5165add35271ec62fc87ca7e2e5c4d1d694548b2$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5165add35271ec62fc87ca7e2e5c4d1d694548b2$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

yosys [$paramod$constmap:5165add35271ec62fc87ca7e2e5c4d1d694548b2$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5165add35271ec62fc87ca7e2e5c4d1d694548b2$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~322 debug messages>

yosys [$paramod$constmap:5165add35271ec62fc87ca7e2e5c4d1d694548b2$paramod$bf9d9d742845b0881c720869clean -purge
Removed 93 unused cells and 14 unused wires.
Using template $paramod$constmap:5165add35271ec62fc87ca7e2e5c4d1d694548b2$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3b190d846fb2a65b905767006f0fba1e3d84ebf2$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9d9583d4496f25089368d4c6644c56950c3ef3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9d9583d4496f25089368d4c6644c56950c3ef3b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9d9583d4496f25089368d4c6644c56950c3ef3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1057 debug messages>

yosys [$paramod$constmap:f9d9583d4496f25089368d4c6644c56950c3ef3b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9d9583d4496f25089368d4c6644c56950c3ef3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~940 debug messages>

yosys [$paramod$constmap:f9d9583d4496f25089368d4c6644c56950c3ef3b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 179 unused cells and 16 unused wires.
Using template $paramod$constmap:f9d9583d4496f25089368d4c6644c56950c3ef3b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:408ea0295a1a064c4ac72cdba5231272dc16ec47$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0e10930ded02705b37dd25447f927cd2291c9739$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0e10930ded02705b37dd25447f927cd2291c9739$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0e10930ded02705b37dd25447f927cd2291c9739$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~302 debug messages>

yosys [$paramod$constmap:0e10930ded02705b37dd25447f927cd2291c9739$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0e10930ded02705b37dd25447f927cd2291c9739$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:0e10930ded02705b37dd25447f927cd2291c9739$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 283 unused cells and 17 unused wires.
Using template $paramod$constmap:0e10930ded02705b37dd25447f927cd2291c9739$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7d96b4b6ded2e1f8e19c059f6754425d3c1349ec$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1031 debug messages>

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 18 unused wires.
Using template $paramod$constmap:b22cb3df60eacdd1d626030ff320aee3f8639a06$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:97655114ba69033002894f4e26c2a0ceddd4fdb4$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~497 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:0f04bb2b04f8043578dc45640edbb299175d443c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:57d5196b626e76e2a0610d9e991caa0b10d92abe$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0f73d28112c01efd9e61d2fffe2b1c24ad29acf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0f73d28112c01efd9e61d2fffe2b1c24ad29acf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0f73d28112c01efd9e61d2fffe2b1c24ad29acf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~487 debug messages>

yosys [$paramod$constmap:b0f73d28112c01efd9e61d2fffe2b1c24ad29acf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0f73d28112c01efd9e61d2fffe2b1c24ad29acf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:b0f73d28112c01efd9e61d2fffe2b1c24ad29acf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 278 unused cells and 17 unused wires.
Using template $paramod$constmap:b0f73d28112c01efd9e61d2fffe2b1c24ad29acf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:020ad7f5546ffc34fdc5e927dae60291edb2c1d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:020ad7f5546ffc34fdc5e927dae60291edb2c1d6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.273. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:020ad7f5546ffc34fdc5e927dae60291edb2c1d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:020ad7f5546ffc34fdc5e927dae60291edb2c1d6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:020ad7f5546ffc34fdc5e927dae60291edb2c1d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~935 debug messages>

yosys [$paramod$constmap:020ad7f5546ffc34fdc5e927dae60291edb2c1d6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 16 unused wires.
Using template $paramod$constmap:020ad7f5546ffc34fdc5e927dae60291edb2c1d6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 232 unused cells and 16 unused wires.
Using template $paramod$constmap:f8ef5fc5eca15707e6e26de5a153c388f870006b$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:f10c022b0537b45c1bba90b6df7cbf7178eff06f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f10c022b0537b45c1bba90b6df7cbf7178eff06f$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.277. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f10c022b0537b45c1bba90b6df7cbf7178eff06f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f10c022b0537b45c1bba90b6df7cbf7178eff06f$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f10c022b0537b45c1bba90b6df7cbf7178eff06f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:f10c022b0537b45c1bba90b6df7cbf7178eff06f$paramod$f02462c79feb73069ad707adclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:f10c022b0537b45c1bba90b6df7cbf7178eff06f$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a1e015d4f04e1e34f852111e9cc897ce34687cf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a1e015d4f04e1e34f852111e9cc897ce34687cf$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a1e015d4f04e1e34f852111e9cc897ce34687cf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:6a1e015d4f04e1e34f852111e9cc897ce34687cf$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a1e015d4f04e1e34f852111e9cc897ce34687cf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~811 debug messages>

yosys [$paramod$constmap:6a1e015d4f04e1e34f852111e9cc897ce34687cf$paramod$f02462c79feb73069ad707adclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:6a1e015d4f04e1e34f852111e9cc897ce34687cf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~304 debug messages>

yosys [$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185clean -purge
Removed 99 unused cells and 14 unused wires.
Using template $paramod$constmap:66e461bf6906c2c1b67f7b217048db2f79b8a270$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~768 debug messages>

yosys [$paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:fb52a68427aea0554648cd49c0ddfef4cdf6cc5f$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7opt_muxtree

3.25.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.25.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:b00ecce5951970b60bd9bc2daea7aa11cd5cfbaf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b00ecce5951970b60bd9bc2daea7aa11cd5cfbaf$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.296. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b00ecce5951970b60bd9bc2daea7aa11cd5cfbaf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b00ecce5951970b60bd9bc2daea7aa11cd5cfbaf$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b00ecce5951970b60bd9bc2daea7aa11cd5cfbaf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:b00ecce5951970b60bd9bc2daea7aa11cd5cfbaf$paramod$f02462c79feb73069ad707adclean -purge
Removed 261 unused cells and 17 unused wires.
Using template $paramod$constmap:b00ecce5951970b60bd9bc2daea7aa11cd5cfbaf$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dad55f83147d590bdb6608d18db34c8f3299344d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dad55f83147d590bdb6608d18db34c8f3299344d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dad55f83147d590bdb6608d18db34c8f3299344d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:dad55f83147d590bdb6608d18db34c8f3299344d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dad55f83147d590bdb6608d18db34c8f3299344d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~940 debug messages>

yosys [$paramod$constmap:dad55f83147d590bdb6608d18db34c8f3299344d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 198 unused cells and 17 unused wires.
Using template $paramod$constmap:dad55f83147d590bdb6608d18db34c8f3299344d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:03ca0a6a78f79205a1564af37d7acde5249ff001$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c0ed14f18c902917fae32fc208d4dcf9c525d81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c0ed14f18c902917fae32fc208d4dcf9c525d81a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c0ed14f18c902917fae32fc208d4dcf9c525d81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:c0ed14f18c902917fae32fc208d4dcf9c525d81a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c0ed14f18c902917fae32fc208d4dcf9c525d81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~931 debug messages>

yosys [$paramod$constmap:c0ed14f18c902917fae32fc208d4dcf9c525d81a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 207 unused cells and 17 unused wires.
Using template $paramod$constmap:c0ed14f18c902917fae32fc208d4dcf9c525d81a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
Creating constmapped module `$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc93opt_muxtree

3.25.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc93opt_expr -mux_undef -mux_bool -fine

3.25.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~278 debug messages>

yosys [$paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc93clean -purge
Removed 80 unused cells and 14 unused wires.
Using template $paramod$constmap:575e16791957bec0731904bf7e1353f4eeb7bb24$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:702aefb953fcf5f8d174ed0f4ff3f5ead96514fd$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~942 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~131 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700opt_muxtree

3.25.313. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.25.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~703 debug messages>

yosys [$paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:7f88298623c8e8a3170ef7fe3f542390bf7be175$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:241c1d7bcf08f30e0eaaaf9d8dc5f51fc32fe6ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:241c1d7bcf08f30e0eaaaf9d8dc5f51fc32fe6ad$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.315. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:241c1d7bcf08f30e0eaaaf9d8dc5f51fc32fe6ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:241c1d7bcf08f30e0eaaaf9d8dc5f51fc32fe6ad$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:241c1d7bcf08f30e0eaaaf9d8dc5f51fc32fe6ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~822 debug messages>

yosys [$paramod$constmap:241c1d7bcf08f30e0eaaaf9d8dc5f51fc32fe6ad$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:241c1d7bcf08f30e0eaaaf9d8dc5f51fc32fe6ad$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2997afc1980d9fb0e8d992fb9ebe0c01229adf90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2997afc1980d9fb0e8d992fb9ebe0c01229adf90$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.317. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2997afc1980d9fb0e8d992fb9ebe0c01229adf90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:2997afc1980d9fb0e8d992fb9ebe0c01229adf90$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2997afc1980d9fb0e8d992fb9ebe0c01229adf90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:2997afc1980d9fb0e8d992fb9ebe0c01229adf90$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 17 unused wires.
Using template $paramod$constmap:2997afc1980d9fb0e8d992fb9ebe0c01229adf90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0b92b0a238b9a95800e87e084001aafa0567d05b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0b92b0a238b9a95800e87e084001aafa0567d05b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.319. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0b92b0a238b9a95800e87e084001aafa0567d05b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:0b92b0a238b9a95800e87e084001aafa0567d05b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0b92b0a238b9a95800e87e084001aafa0567d05b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:0b92b0a238b9a95800e87e084001aafa0567d05b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:0b92b0a238b9a95800e87e084001aafa0567d05b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:949edc8a31ea705b6f02fa6bd94cbcc78508fd94$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:949edc8a31ea705b6f02fa6bd94cbcc78508fd94$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:949edc8a31ea705b6f02fa6bd94cbcc78508fd94$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys [$paramod$constmap:949edc8a31ea705b6f02fa6bd94cbcc78508fd94$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:949edc8a31ea705b6f02fa6bd94cbcc78508fd94$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:949edc8a31ea705b6f02fa6bd94cbcc78508fd94$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:949edc8a31ea705b6f02fa6bd94cbcc78508fd94$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:21baaa2d76eaf1e6e61afbe7db077a81aaf8db5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:21baaa2d76eaf1e6e61afbe7db077a81aaf8db5b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.323. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:21baaa2d76eaf1e6e61afbe7db077a81aaf8db5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:21baaa2d76eaf1e6e61afbe7db077a81aaf8db5b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:21baaa2d76eaf1e6e61afbe7db077a81aaf8db5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:21baaa2d76eaf1e6e61afbe7db077a81aaf8db5b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 264 unused cells and 17 unused wires.
Using template $paramod$constmap:21baaa2d76eaf1e6e61afbe7db077a81aaf8db5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adopt_muxtree

3.25.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.25.326. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:fa5b01e46be302dacbc0dc7a84b4da9a1b8877ee$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:d2ec427cc96f3ad09ebecae3049b086f1b50ca0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d2ec427cc96f3ad09ebecae3049b086f1b50ca0f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.25.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d2ec427cc96f3ad09ebecae3049b086f1b50ca0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:d2ec427cc96f3ad09ebecae3049b086f1b50ca0f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.25.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d2ec427cc96f3ad09ebecae3049b086f1b50ca0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~339 debug messages>

yosys [$paramod$constmap:d2ec427cc96f3ad09ebecae3049b086f1b50ca0f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 111 unused cells and 14 unused wires.
Using template $paramod$constmap:d2ec427cc96f3ad09ebecae3049b086f1b50ca0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
Creating constmapped module `$paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382opt_muxtree

3.25.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382opt_expr -mux_undef -mux_bool -fine

3.25.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~258 debug messages>

yosys [$paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382clean -purge
Removed 64 unused cells and 15 unused wires.
Using template $paramod$constmap:5029dea6bd4177d0e0f51963a40c139cb9d933f8$paramod$fd4ffb268de3af73f2369382b6da2b03f2a843d8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3807996df45c71925fd1247bc3ccace4f5c0999d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3807996df45c71925fd1247bc3ccace4f5c0999d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.331. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3807996df45c71925fd1247bc3ccace4f5c0999d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:3807996df45c71925fd1247bc3ccace4f5c0999d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.332. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3807996df45c71925fd1247bc3ccace4f5c0999d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~920 debug messages>

yosys [$paramod$constmap:3807996df45c71925fd1247bc3ccace4f5c0999d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 196 unused cells and 17 unused wires.
Using template $paramod$constmap:3807996df45c71925fd1247bc3ccace4f5c0999d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.333. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 279 unused cells and 17 unused wires.
Using template $paramod$constmap:490b23aa3634a8452f22c5c0630a893572f64d8f$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dopt_muxtree

3.25.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.25.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~667 debug messages>

yosys [$paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 17 unused wires.
Using template $paramod$constmap:5325c79ee6d9ccbc3042b832008ed433fe1a07c7$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.25.337. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.25.338. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~654 debug messages>

yosys [$paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 200 unused cells and 16 unused wires.
Using template $paramod$constmap:e9c2111bddbf0b0bf5be4feb8843908b0c5415c3$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9acaf3126945952a87b7778ff87d48a920e52f9c$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:32f747cc7d4e99d70fa771521173fac5df481c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:32f747cc7d4e99d70fa771521173fac5df481c67$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.344. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:32f747cc7d4e99d70fa771521173fac5df481c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~562 debug messages>

yosys [$paramod$constmap:32f747cc7d4e99d70fa771521173fac5df481c67$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:32f747cc7d4e99d70fa771521173fac5df481c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:32f747cc7d4e99d70fa771521173fac5df481c67$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 275 unused cells and 16 unused wires.
Using template $paramod$constmap:32f747cc7d4e99d70fa771521173fac5df481c67$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0bc4da288aab47a4f3c68d48be6442588fb37f09$paramod$579f7eadca9e61559e7d887fa76dc67a91fd8186\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2af786c5839c50fb40557ba9e233809f9eaca86a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2af786c5839c50fb40557ba9e233809f9eaca86a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2af786c5839c50fb40557ba9e233809f9eaca86a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~929 debug messages>

yosys [$paramod$constmap:2af786c5839c50fb40557ba9e233809f9eaca86a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2af786c5839c50fb40557ba9e233809f9eaca86a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:2af786c5839c50fb40557ba9e233809f9eaca86a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:2af786c5839c50fb40557ba9e233809f9eaca86a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f59ae349fffad90dd78e752473381ca0e4733b6b$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:086392095449ffc5b78708d7640acb27d318365b$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:086392095449ffc5b78708d7640acb27d318365b$paramod$0c140c43d1038105b6745700opt_muxtree

3.25.358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:086392095449ffc5b78708d7640acb27d318365b$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~494 debug messages>

yosys [$paramod$constmap:086392095449ffc5b78708d7640acb27d318365b$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.25.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:086392095449ffc5b78708d7640acb27d318365b$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~709 debug messages>

yosys [$paramod$constmap:086392095449ffc5b78708d7640acb27d318365b$paramod$0c140c43d1038105b6745700clean -purge
Removed 246 unused cells and 18 unused wires.
Using template $paramod$constmap:086392095449ffc5b78708d7640acb27d318365b$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_muxtree

3.25.360. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.25.361. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~661 debug messages>

yosys [$paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194dclean -purge
Removed 217 unused cells and 17 unused wires.
Using template $paramod$constmap:24fac126bf1fa365f89d4252d3e8ea0d768f6e72$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:e832d86d88dab7190ff79d7a27ea71544bf5517b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e832d86d88dab7190ff79d7a27ea71544bf5517b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e832d86d88dab7190ff79d7a27ea71544bf5517b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:e832d86d88dab7190ff79d7a27ea71544bf5517b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e832d86d88dab7190ff79d7a27ea71544bf5517b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~877 debug messages>

yosys [$paramod$constmap:e832d86d88dab7190ff79d7a27ea71544bf5517b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 256 unused cells and 17 unused wires.
Using template $paramod$constmap:e832d86d88dab7190ff79d7a27ea71544bf5517b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.364. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~877 debug messages>

yosys [$paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 16 unused wires.
Using template $paramod$constmap:f5a0d9a75a2c11cf2e80862afc36a9ac34a0dd29$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:1253c74e602a1b1c4cd79743834811de23586dd5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1253c74e602a1b1c4cd79743834811de23586dd5$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.366. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1253c74e602a1b1c4cd79743834811de23586dd5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:1253c74e602a1b1c4cd79743834811de23586dd5$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.367. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1253c74e602a1b1c4cd79743834811de23586dd5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~853 debug messages>

yosys [$paramod$constmap:1253c74e602a1b1c4cd79743834811de23586dd5$paramod$7770928ec5556165010d8e0fclean -purge
Removed 253 unused cells and 17 unused wires.
Using template $paramod$constmap:1253c74e602a1b1c4cd79743834811de23586dd5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c2715671bbf9b24bb59f10ec8d97d644e84ac89d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c2715671bbf9b24bb59f10ec8d97d644e84ac89d$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.368. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c2715671bbf9b24bb59f10ec8d97d644e84ac89d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c2715671bbf9b24bb59f10ec8d97d644e84ac89d$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c2715671bbf9b24bb59f10ec8d97d644e84ac89d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:c2715671bbf9b24bb59f10ec8d97d644e84ac89d$paramod$7770928ec5556165010d8e0fclean -purge
Removed 230 unused cells and 17 unused wires.
Using template $paramod$constmap:c2715671bbf9b24bb59f10ec8d97d644e84ac89d$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f947e28e01d776eceaa58e628b9d498463ee4403$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f947e28e01d776eceaa58e628b9d498463ee4403$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f947e28e01d776eceaa58e628b9d498463ee4403$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f947e28e01d776eceaa58e628b9d498463ee4403$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.371. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f947e28e01d776eceaa58e628b9d498463ee4403$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~826 debug messages>

yosys [$paramod$constmap:f947e28e01d776eceaa58e628b9d498463ee4403$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 17 unused wires.
Using template $paramod$constmap:f947e28e01d776eceaa58e628b9d498463ee4403$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dopt_muxtree

3.25.372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.25.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~666 debug messages>

yosys [$paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194dclean -purge
Removed 213 unused cells and 17 unused wires.
Using template $paramod$constmap:52850c45874a70465e08eac2bca5170aa042d808$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c720869opt_muxtree

3.25.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.25.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~318 debug messages>

yosys [$paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c720869clean -purge
Removed 89 unused cells and 14 unused wires.
Using template $paramod$constmap:5344e75c9f5647e63f668373b068224aa2b2d9ba$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a7cb03a9342b55e67f7dc11457adfb4d0e7086c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a7cb03a9342b55e67f7dc11457adfb4d0e7086c9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a7cb03a9342b55e67f7dc11457adfb4d0e7086c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:a7cb03a9342b55e67f7dc11457adfb4d0e7086c9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a7cb03a9342b55e67f7dc11457adfb4d0e7086c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~852 debug messages>

yosys [$paramod$constmap:a7cb03a9342b55e67f7dc11457adfb4d0e7086c9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:a7cb03a9342b55e67f7dc11457adfb4d0e7086c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~857 debug messages>

yosys [$paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0fclean -purge
Removed 215 unused cells and 16 unused wires.
Using template $paramod$constmap:66d9ecca4b3ec7e03d3b7173821006d08cd17285$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a66cb0de42e186fb5a1a95c2763a73f1f25774a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0a66cb0de42e186fb5a1a95c2763a73f1f25774a$paramod$0b223b76466086cc92c2732fopt_muxtree

3.25.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a66cb0de42e186fb5a1a95c2763a73f1f25774a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0a66cb0de42e186fb5a1a95c2763a73f1f25774a$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.25.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a66cb0de42e186fb5a1a95c2763a73f1f25774a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~749 debug messages>

yosys [$paramod$constmap:0a66cb0de42e186fb5a1a95c2763a73f1f25774a$paramod$0b223b76466086cc92c2732fclean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:0a66cb0de42e186fb5a1a95c2763a73f1f25774a$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1014 debug messages>

yosys [$paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0fclean -purge
Removed 114 unused cells and 17 unused wires.
Using template $paramod$constmap:e10e103633e79182ae38cffdff205fe7ab2989d7$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d136eb83ce52f10c594b66ffc2a6f69b219ae822$paramod$abcaba6f3e11f24b07ea8e1df211f254387ea8ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:848e8806810eb3bbcf680935a64548b71c561ebb$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:848e8806810eb3bbcf680935a64548b71c561ebb$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.25.389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:848e8806810eb3bbcf680935a64548b71c561ebb$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~483 debug messages>

yosys [$paramod$constmap:848e8806810eb3bbcf680935a64548b71c561ebb$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.25.390. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:848e8806810eb3bbcf680935a64548b71c561ebb$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:848e8806810eb3bbcf680935a64548b71c561ebb$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 39 unused cells and 12 unused wires.
Using template $paramod$constmap:848e8806810eb3bbcf680935a64548b71c561ebb$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.391. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.392. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:fb91c08e76c0556e11173e4c4e68eba2c9b1bb81$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:73ea300636205b75e8444137110bb46bfc5a1c22$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:65232bbaba1c21b9d0f90bed40f8c01aec67dd42$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:65232bbaba1c21b9d0f90bed40f8c01aec67dd42$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.398. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:65232bbaba1c21b9d0f90bed40f8c01aec67dd42$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1067 debug messages>

yosys [$paramod$constmap:65232bbaba1c21b9d0f90bed40f8c01aec67dd42$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:65232bbaba1c21b9d0f90bed40f8c01aec67dd42$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~398 debug messages>

yosys [$paramod$constmap:65232bbaba1c21b9d0f90bed40f8c01aec67dd42$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 75 unused cells and 15 unused wires.
Using template $paramod$constmap:65232bbaba1c21b9d0f90bed40f8c01aec67dd42$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f12cdfe7bb0d2add09e191f286f980766d559d5a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f12cdfe7bb0d2add09e191f286f980766d559d5a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.400. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f12cdfe7bb0d2add09e191f286f980766d559d5a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f12cdfe7bb0d2add09e191f286f980766d559d5a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.401. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f12cdfe7bb0d2add09e191f286f980766d559d5a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:f12cdfe7bb0d2add09e191f286f980766d559d5a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:f12cdfe7bb0d2add09e191f286f980766d559d5a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.402. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.403. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7d2629d8aefad0841031b2040c9e393ab86ed631$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:11c28d75793b8281113bd72d158af9a2a52622ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:11c28d75793b8281113bd72d158af9a2a52622ac$paramod$0b223b76466086cc92c2732fopt_muxtree

3.25.409. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:11c28d75793b8281113bd72d158af9a2a52622ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1007 debug messages>

yosys [$paramod$constmap:11c28d75793b8281113bd72d158af9a2a52622ac$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.25.410. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:11c28d75793b8281113bd72d158af9a2a52622ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:11c28d75793b8281113bd72d158af9a2a52622ac$paramod$0b223b76466086cc92c2732fclean -purge
Removed 179 unused cells and 18 unused wires.
Using template $paramod$constmap:11c28d75793b8281113bd72d158af9a2a52622ac$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:2186b4e12fe1c0d40c7b580983413d5071bb90d2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2186b4e12fe1c0d40c7b580983413d5071bb90d2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2186b4e12fe1c0d40c7b580983413d5071bb90d2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:2186b4e12fe1c0d40c7b580983413d5071bb90d2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.412. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2186b4e12fe1c0d40c7b580983413d5071bb90d2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:2186b4e12fe1c0d40c7b580983413d5071bb90d2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:2186b4e12fe1c0d40c7b580983413d5071bb90d2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
Creating constmapped module `$paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700opt_muxtree

3.25.413. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700opt_expr -mux_undef -mux_bool -fine

3.25.414. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~698 debug messages>

yosys [$paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700clean -purge
Removed 248 unused cells and 17 unused wires.
Using template $paramod$constmap:681e5b3849e12f40dec4cdd1ecb398eeed1be42f$paramod$0c140c43d1038105b6745700a8730cdd658bea6a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.415. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.416. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 17 unused wires.
Using template $paramod$constmap:a64c61295c205d44b8283e54bcdb9c9417f87ca8$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c878873aff9c72eafe374d5ecb35c53037017f85$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cf6cd66bc2601d3cb946d50ec9890e30debfcaef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cf6cd66bc2601d3cb946d50ec9890e30debfcaef$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.422. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cf6cd66bc2601d3cb946d50ec9890e30debfcaef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~528 debug messages>

yosys [$paramod$constmap:cf6cd66bc2601d3cb946d50ec9890e30debfcaef$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.423. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cf6cd66bc2601d3cb946d50ec9890e30debfcaef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:cf6cd66bc2601d3cb946d50ec9890e30debfcaef$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:cf6cd66bc2601d3cb946d50ec9890e30debfcaef$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:8bf40dfb91ed62194bd02c9fd92b2a56282ee442$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8bf40dfb91ed62194bd02c9fd92b2a56282ee442$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.424. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8bf40dfb91ed62194bd02c9fd92b2a56282ee442$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:8bf40dfb91ed62194bd02c9fd92b2a56282ee442$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.425. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8bf40dfb91ed62194bd02c9fd92b2a56282ee442$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~766 debug messages>

yosys [$paramod$constmap:8bf40dfb91ed62194bd02c9fd92b2a56282ee442$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 246 unused cells and 16 unused wires.
Using template $paramod$constmap:8bf40dfb91ed62194bd02c9fd92b2a56282ee442$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:6c13d188d7eb4c7aaa73c40f64f3c2901fef87ad$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6c13d188d7eb4c7aaa73c40f64f3c2901fef87ad$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.426. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6c13d188d7eb4c7aaa73c40f64f3c2901fef87ad$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:6c13d188d7eb4c7aaa73c40f64f3c2901fef87ad$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.427. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6c13d188d7eb4c7aaa73c40f64f3c2901fef87ad$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~783 debug messages>

yosys [$paramod$constmap:6c13d188d7eb4c7aaa73c40f64f3c2901fef87ad$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:6c13d188d7eb4c7aaa73c40f64f3c2901fef87ad$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.25.428. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.25.429. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~129 debug messages>

yosys [$paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 36 unused cells and 14 unused wires.
Using template $paramod$constmap:e04777f98c8506e70dcc1d16bdae6edf52d6436e$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.25.435. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~170 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.25.436. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~692 debug messages>

yosys [$paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 223 unused cells and 17 unused wires.
Using template $paramod$constmap:4851c0809b90bf617e366c50b2355dc8e71d42dc$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a4f8a93cd861ae342c6b77f8bb500de06a1c9872$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:71560589ed1847ce59535e3cc2002fd93bca9a0b$paramod$cc6b69cba6c97c0a83aaf123c8bc3f90ed0049b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:658106bd46554bf73811c8ed00770b444915be92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:658106bd46554bf73811c8ed00770b444915be92$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.447. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:658106bd46554bf73811c8ed00770b444915be92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~644 debug messages>

yosys [$paramod$constmap:658106bd46554bf73811c8ed00770b444915be92$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.448. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:658106bd46554bf73811c8ed00770b444915be92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~791 debug messages>

yosys [$paramod$constmap:658106bd46554bf73811c8ed00770b444915be92$paramod$ef6a63198e36630a62692369clean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:658106bd46554bf73811c8ed00770b444915be92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:66f15a98466c60da8a216287197118ae7413896a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:66f15a98466c60da8a216287197118ae7413896a$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.25.449. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:66f15a98466c60da8a216287197118ae7413896a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:66f15a98466c60da8a216287197118ae7413896a$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.25.450. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:66f15a98466c60da8a216287197118ae7413896a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~765 debug messages>

yosys [$paramod$constmap:66f15a98466c60da8a216287197118ae7413896a$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:66f15a98466c60da8a216287197118ae7413896a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.451. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.452. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~903 debug messages>

yosys [$paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 232 unused cells and 17 unused wires.
Using template $paramod$constmap:5b3bcfc37305eea21f5536daaf0fe1e47bbc0cd4$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9f6349c4fbd59a139389a819ae68d2ea810c25c$paramod$a4a727277fd7aa88cc75a82699be9f4190164f9f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:0c22f686972e44c37fa363b7cc31ed25388c9d3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0c22f686972e44c37fa363b7cc31ed25388c9d3b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.458. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0c22f686972e44c37fa363b7cc31ed25388c9d3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~439 debug messages>

yosys [$paramod$constmap:0c22f686972e44c37fa363b7cc31ed25388c9d3b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.459. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0c22f686972e44c37fa363b7cc31ed25388c9d3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~911 debug messages>

yosys [$paramod$constmap:0c22f686972e44c37fa363b7cc31ed25388c9d3b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 226 unused cells and 17 unused wires.
Using template $paramod$constmap:0c22f686972e44c37fa363b7cc31ed25388c9d3b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4d44680c715ca85f096106a359542fe810bc1912$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4d44680c715ca85f096106a359542fe810bc1912$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.460. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4d44680c715ca85f096106a359542fe810bc1912$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4d44680c715ca85f096106a359542fe810bc1912$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.461. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4d44680c715ca85f096106a359542fe810bc1912$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:4d44680c715ca85f096106a359542fe810bc1912$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:4d44680c715ca85f096106a359542fe810bc1912$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.25.462. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.25.463. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 222 unused cells and 17 unused wires.
Using template $paramod$constmap:735376c0e7f155ba97b0a70558d17982d75b9471$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.464. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.465. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~970 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 176 unused cells and 17 unused wires.
Using template $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.466. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.467. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~882 debug messages>

yosys [$paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0fclean -purge
Removed 190 unused cells and 16 unused wires.
Using template $paramod$constmap:b64d987394811a66b81c139e44d27367a189efc2$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.468. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.469. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~986 debug messages>

yosys [$paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 160 unused cells and 17 unused wires.
Using template $paramod$constmap:337d0dd9ead06a52d8c83f4d75766b64f5e3247b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:1199327ad029d3a97a9156db0747446c48f3f0be$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1199327ad029d3a97a9156db0747446c48f3f0be$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.475. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1199327ad029d3a97a9156db0747446c48f3f0be$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~211 debug messages>

yosys [$paramod$constmap:1199327ad029d3a97a9156db0747446c48f3f0be$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.476. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1199327ad029d3a97a9156db0747446c48f3f0be$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~328 debug messages>

yosys [$paramod$constmap:1199327ad029d3a97a9156db0747446c48f3f0be$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 108 unused cells and 14 unused wires.
Using template $paramod$constmap:1199327ad029d3a97a9156db0747446c48f3f0be$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:23a591a17df157f4a6b1b32f07424baf76150693$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23a591a17df157f4a6b1b32f07424baf76150693$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.477. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23a591a17df157f4a6b1b32f07424baf76150693$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23a591a17df157f4a6b1b32f07424baf76150693$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.478. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23a591a17df157f4a6b1b32f07424baf76150693$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:23a591a17df157f4a6b1b32f07424baf76150693$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 110 unused cells and 14 unused wires.
Using template $paramod$constmap:23a591a17df157f4a6b1b32f07424baf76150693$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.25.479. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.25.480. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~687 debug messages>

yosys [$paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 227 unused cells and 17 unused wires.
Using template $paramod$constmap:23f8daf35026cc00682dde05082493b6050a1a7e$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.25.481. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.25.482. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~338 debug messages>

yosys [$paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 98 unused cells and 14 unused wires.
Using template $paramod$constmap:3069dc16468890cd1bb68a126eec9feffa673be1$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bb67ba85711e3c9a907b849f4a3a5fd767d42b90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bb67ba85711e3c9a907b849f4a3a5fd767d42b90$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.483. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bb67ba85711e3c9a907b849f4a3a5fd767d42b90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

yosys [$paramod$constmap:bb67ba85711e3c9a907b849f4a3a5fd767d42b90$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.484. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bb67ba85711e3c9a907b849f4a3a5fd767d42b90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~892 debug messages>

yosys [$paramod$constmap:bb67ba85711e3c9a907b849f4a3a5fd767d42b90$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 238 unused cells and 16 unused wires.
Using template $paramod$constmap:bb67ba85711e3c9a907b849f4a3a5fd767d42b90$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:baf922598b5a039fdf4ecfef817a2750bf988961$paramod$12c264cd588032ea44e82d88c50d51daf0321e23\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:171e24406acacea6e30e3edb973490b30775e2b2$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:47009feb9496dec286e7eb16063e161adec198c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:47009feb9496dec286e7eb16063e161adec198c1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.25.495. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:47009feb9496dec286e7eb16063e161adec198c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1643 debug messages>

yosys [$paramod$constmap:47009feb9496dec286e7eb16063e161adec198c1$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.25.496. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:47009feb9496dec286e7eb16063e161adec198c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:47009feb9496dec286e7eb16063e161adec198c1$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:47009feb9496dec286e7eb16063e161adec198c1$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.497. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.498. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:ef4e807c4c751f92e555640f6af577c221fecbbc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:78719471030037ad190b02753f5dc0e59fe086a7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:78719471030037ad190b02753f5dc0e59fe086a7$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.25.499. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:78719471030037ad190b02753f5dc0e59fe086a7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:78719471030037ad190b02753f5dc0e59fe086a7$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.25.500. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:78719471030037ad190b02753f5dc0e59fe086a7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:78719471030037ad190b02753f5dc0e59fe086a7$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 238 unused cells and 17 unused wires.
Using template $paramod$constmap:78719471030037ad190b02753f5dc0e59fe086a7$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.501. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.502. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 246 unused cells and 17 unused wires.
Using template $paramod$constmap:1f96a6ee161265ce36b05d083bde076763a89763$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0fopt_muxtree

3.25.503. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.25.504. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~924 debug messages>

yosys [$paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0fclean -purge
Removed 195 unused cells and 17 unused wires.
Using template $paramod$constmap:c6b64ef0a373a0398699b912ce4d4d6202e33067$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:81bac0748e1521a9798c10f1c501dd625bb7338a$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_muxtree

3.25.510. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~998 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.25.511. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~676 debug messages>

yosys [$paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194dclean -purge
Removed 212 unused cells and 18 unused wires.
Using template $paramod$constmap:82df289f46cdeb225836d923edd63a3edd883286$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:73ffad9bd7186d0889a92943816ec9fa94f2bda1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73ffad9bd7186d0889a92943816ec9fa94f2bda1$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.25.512. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73ffad9bd7186d0889a92943816ec9fa94f2bda1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:73ffad9bd7186d0889a92943816ec9fa94f2bda1$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.25.513. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73ffad9bd7186d0889a92943816ec9fa94f2bda1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:73ffad9bd7186d0889a92943816ec9fa94f2bda1$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 299 unused cells and 16 unused wires.
Using template $paramod$constmap:73ffad9bd7186d0889a92943816ec9fa94f2bda1$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
Creating constmapped module `$paramod$constmap:ef079eef3dce3cd824552b876ca76cd125f7f8b3$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ef079eef3dce3cd824552b876ca76cd125f7f8b3$paramod$3f5bf64f966d31d5e6a9abf8opt_muxtree

3.25.514. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ef079eef3dce3cd824552b876ca76cd125f7f8b3$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ef079eef3dce3cd824552b876ca76cd125f7f8b3$paramod$3f5bf64f966d31d5e6a9abf8opt_expr -mux_undef -mux_bool -fine

3.25.515. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ef079eef3dce3cd824552b876ca76cd125f7f8b3$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~647 debug messages>

yosys [$paramod$constmap:ef079eef3dce3cd824552b876ca76cd125f7f8b3$paramod$3f5bf64f966d31d5e6a9abf8clean -purge
Removed 201 unused cells and 16 unused wires.
Using template $paramod$constmap:ef079eef3dce3cd824552b876ca76cd125f7f8b3$paramod$3f5bf64f966d31d5e6a9abf86e8999f787e80ef6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d6308540b9757d3e56d39db551522d8f2d0b9ba7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d6308540b9757d3e56d39db551522d8f2d0b9ba7$paramod$ef6a63198e36630a62692369opt_muxtree

3.25.516. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d6308540b9757d3e56d39db551522d8f2d0b9ba7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d6308540b9757d3e56d39db551522d8f2d0b9ba7$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.25.517. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d6308540b9757d3e56d39db551522d8f2d0b9ba7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~773 debug messages>

yosys [$paramod$constmap:d6308540b9757d3e56d39db551522d8f2d0b9ba7$paramod$ef6a63198e36630a62692369clean -purge
Removed 277 unused cells and 16 unused wires.
Using template $paramod$constmap:d6308540b9757d3e56d39db551522d8f2d0b9ba7$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

3.26. Printing statistics.

=== apex4 ===

   Number of wires:               5569
   Number of wire bits:         1246645
   Number of public wires:         575
   Number of public wire bits:     575
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7061
     $_MUX_                       5193
     $_NOT_                       1787
     $_OR_                          81


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
<suppressed ~12036 debug messages>
Removed a total of 4012 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 3285 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.
<suppressed ~490 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 230 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.27.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.
<suppressed ~702 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_147$apex4.v:651$785.$auto$simplemap.cc:278:simplemap_mux$7569 in front of them:
        $techmap$verific$shift_right_147$apex4.v:651$785.$auto$simplemap.cc:278:simplemap_mux$7769
        $techmap$verific$shift_right_147$apex4.v:651$785.$auto$simplemap.cc:278:simplemap_mux$7761

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_191$apex4.v:673$851.$auto$simplemap.cc:278:simplemap_mux$7569 in front of them:
        $techmap$verific$shift_right_191$apex4.v:673$851.$auto$simplemap.cc:278:simplemap_mux$7769
        $techmap$verific$shift_right_191$apex4.v:673$851.$auto$simplemap.cc:278:simplemap_mux$7761

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_221$apex4.v:688$896.$auto$simplemap.cc:278:simplemap_mux$7585 in front of them:
        $techmap$verific$shift_right_221$apex4.v:688$896.$auto$simplemap.cc:278:simplemap_mux$7785
        $techmap$verific$shift_right_221$apex4.v:688$896.$auto$simplemap.cc:278:simplemap_mux$7777

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_251$apex4.v:703$941.$auto$simplemap.cc:278:simplemap_mux$7153 in front of them:
        $techmap$verific$shift_right_251$apex4.v:703$941.$auto$simplemap.cc:278:simplemap_mux$7377
        $techmap$verific$shift_right_251$apex4.v:703$941.$auto$simplemap.cc:278:simplemap_mux$7345

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_427$apex4.v:791$1205.$auto$simplemap.cc:278:simplemap_mux$7153 in front of them:
        $techmap$verific$shift_right_427$apex4.v:791$1205.$auto$simplemap.cc:278:simplemap_mux$7377
        $techmap$verific$shift_right_427$apex4.v:791$1205.$auto$simplemap.cc:278:simplemap_mux$7345

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_441$apex4.v:798$1226.$auto$simplemap.cc:278:simplemap_mux$7153 in front of them:
        $techmap$verific$shift_right_441$apex4.v:798$1226.$auto$simplemap.cc:278:simplemap_mux$7377
        $techmap$verific$shift_right_441$apex4.v:798$1226.$auto$simplemap.cc:278:simplemap_mux$7345

    Found cells that share an operand and can be merged by moving the $_MUX_ $techmap$verific$shift_right_961$apex4.v:1058$2006.$auto$simplemap.cc:278:simplemap_mux$8581 in front of them:
        $techmap$verific$shift_right_961$apex4.v:1058$2006.$auto$simplemap.cc:278:simplemap_mux$8786
        $techmap$verific$shift_right_961$apex4.v:1058$2006.$auto$simplemap.cc:278:simplemap_mux$8770


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.
<suppressed ~7 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  2537 cells in clk={ }, en={ }, arst={ }, srst={ }

3.31.2. Extracting gate netlist of module `\apex4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2530 gates and 2548 wires to a netlist network with 16 inputs and 35 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       14
ABC RESULTS:               MUX cells:       39
ABC RESULTS:               NOR cells:       26
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:            ANDNOT cells:       81
ABC RESULTS:             ORNOT cells:       35
ABC RESULTS:                OR cells:       77
ABC RESULTS:               AND cells:      885
ABC RESULTS:              NAND cells:      522
ABC RESULTS:        internal signals:     2497
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       35
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  1688 cells in clk={ }, en={ }, arst={ }, srst={ }

3.32.2. Extracting gate netlist of module `\apex4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1681 gates and 1697 wires to a netlist network with 16 inputs and 35 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               NOT cells:       11
ABC RESULTS:             ORNOT cells:       27
ABC RESULTS:               NOR cells:       20
ABC RESULTS:               MUX cells:       18
ABC RESULTS:            ANDNOT cells:       74
ABC RESULTS:               AND cells:      874
ABC RESULTS:              NAND cells:      495
ABC RESULTS:                OR cells:       71
ABC RESULTS:        internal signals:     1646
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       35
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  1599 cells in clk={ }, en={ }, arst={ }, srst={ }

3.33.2. Extracting gate netlist of module `\apex4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1592 gates and 1608 wires to a netlist network with 16 inputs and 35 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               NOT cells:        9
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:             ORNOT cells:       26
ABC RESULTS:               NOR cells:       20
ABC RESULTS:                OR cells:       67
ABC RESULTS:            ANDNOT cells:       66
ABC RESULTS:               AND cells:      892
ABC RESULTS:              NAND cells:      472
ABC RESULTS:        internal signals:     1557
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       35
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 5360 unused wires.
<suppressed ~544 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  1577 cells in clk={ }, en={ }, arst={ }, srst={ }

3.36.2. Extracting gate netlist of module `\apex4' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1570 gates and 1586 wires to a netlist network with 16 inputs and 35 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               NOT cells:       11
ABC RESULTS:               NOR cells:       24
ABC RESULTS:             ORNOT cells:       24
ABC RESULTS:               MUX cells:       16
ABC RESULTS:            ANDNOT cells:       58
ABC RESULTS:               AND cells:      896
ABC RESULTS:              NAND cells:      471
ABC RESULTS:                OR cells:       59
ABC RESULTS:        internal signals:     1535
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       35
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_9XVpsV/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\apex4' to `<abc-temp-dir>/input.blif'..
Extracted 1561 gates and 1577 wires to a netlist network with 16 inputs and 35 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_9XVpsV/abc_tmp_1.scr 
ABC:   #Luts =   567  Max Lvl =   9  Avg Lvl =   5.11  [   0.14 sec. at Pass 0]
ABC:   #Luts =   547  Max Lvl =   9  Avg Lvl =   5.11  [   6.33 sec. at Pass 1]
ABC:   #Luts =   534  Max Lvl =   9  Avg Lvl =   5.23  [   0.98 sec. at Pass 2]
ABC:   #Luts =   528  Max Lvl =  10  Avg Lvl =   5.17  [   4.81 sec. at Pass 3]
ABC:   #Luts =   526  Max Lvl =   9  Avg Lvl =   4.86  [   1.33 sec. at Pass 4]
ABC:   #Luts =   515  Max Lvl =   9  Avg Lvl =   4.94  [   8.12 sec. at Pass 5]
ABC:   #Luts =   515  Max Lvl =   9  Avg Lvl =   4.94  [   1.02 sec. at Pass 6]
ABC:   #Luts =   512  Max Lvl =  11  Avg Lvl =   5.17  [   5.95 sec. at Pass 7]
ABC:   #Luts =   512  Max Lvl =  11  Avg Lvl =   5.17  [   1.26 sec. at Pass 8]
ABC:   #Luts =   511  Max Lvl =  10  Avg Lvl =   5.06  [   7.39 sec. at Pass 9]
ABC:   #Luts =   511  Max Lvl =  10  Avg Lvl =   5.06  [   1.12 sec. at Pass 10]
ABC:   #Luts =   511  Max Lvl =  10  Avg Lvl =   5.06  [   6.27 sec. at Pass 11]
ABC:   #Luts =   509  Max Lvl =   9  Avg Lvl =   5.00  [   1.11 sec. at Pass 12]
ABC:   #Luts =   509  Max Lvl =   9  Avg Lvl =   5.00  [   6.52 sec. at Pass 13]
ABC:   #Luts =   509  Max Lvl =   9  Avg Lvl =   5.00  [   1.12 sec. at Pass 14]
ABC:   #Luts =   509  Max Lvl =   9  Avg Lvl =   5.00  [   6.29 sec. at Pass 15]
ABC:   #Luts =   492  Max Lvl =   9  Avg Lvl =   4.43  [  23.12 sec. at Pass 16]
ABC:   #Luts =   492  Max Lvl =   9  Avg Lvl =   4.43  [   1.38 sec. at Pass 17]
ABC:   #Luts =   492  Max Lvl =   9  Avg Lvl =   4.43  [   6.68 sec. at Pass 18]
ABC:   #Luts =   492  Max Lvl =   9  Avg Lvl =   4.43  [   1.18 sec. at Pass 19]
ABC:   #Luts =   483  Max Lvl =   9  Avg Lvl =   4.43  [  28.15 sec. at Pass 20]
ABC:   #Luts =   483  Max Lvl =   9  Avg Lvl =   4.43  [   8.39 sec. at Pass 21]
ABC:   #Luts =   483  Max Lvl =   9  Avg Lvl =   4.43  [   1.47 sec. at Pass 22]
ABC:   #Luts =   483  Max Lvl =   9  Avg Lvl =   4.43  [   9.60 sec. at Pass 23]
ABC:   #Luts =   477  Max Lvl =   8  Avg Lvl =   4.31  [  48.86 sec. at Pass 24]
ABC:   #Luts =   477  Max Lvl =   8  Avg Lvl =   4.31  [   1.40 sec. at Pass 25]
ABC:   #Luts =   477  Max Lvl =   8  Avg Lvl =   4.31  [   8.74 sec. at Pass 26]
ABC:   #Luts =   477  Max Lvl =   8  Avg Lvl =   4.31  [   1.19 sec. at Pass 27]
ABC:   #Luts =   471  Max Lvl =   8  Avg Lvl =   4.31  [  40.76 sec. at Pass 28]
ABC:   #Luts =   471  Max Lvl =   8  Avg Lvl =   4.31  [  12.65 sec. at Pass 29]
ABC:   #Luts =   471  Max Lvl =   8  Avg Lvl =   4.31  [   1.52 sec. at Pass 30]
ABC:   #Luts =   466  Max Lvl =   8  Avg Lvl =   3.80  [  12.17 sec. at Pass 31]
ABC:   #Luts =   466  Max Lvl =   8  Avg Lvl =   3.80  [   1.38 sec. at Pass 32]
ABC:   #Luts =   460  Max Lvl =   7  Avg Lvl =   3.40  [  10.77 sec. at Pass 33]
ABC:   #Luts =   460  Max Lvl =   7  Avg Lvl =   3.40  [   1.70 sec. at Pass 34]
ABC:   #Luts =   449  Max Lvl =   7  Avg Lvl =   3.40  [  10.23 sec. at Pass 35]
ABC:   #Luts =   448  Max Lvl =   7  Avg Lvl =   3.60  [   1.66 sec. at Pass 36]
ABC:   #Luts =   438  Max Lvl =   6  Avg Lvl =   3.20  [   9.89 sec. at Pass 37]
ABC:   #Luts =   438  Max Lvl =   6  Avg Lvl =   3.20  [   1.43 sec. at Pass 38]
ABC:   #Luts =   434  Max Lvl =   6  Avg Lvl =   3.17  [   9.07 sec. at Pass 39]
ABC:   #Luts =   434  Max Lvl =   6  Avg Lvl =   3.17  [   1.68 sec. at Pass 40]
ABC:   #Luts =   434  Max Lvl =   6  Avg Lvl =   3.17  [   8.76 sec. at Pass 41]
ABC:   #Luts =   434  Max Lvl =   6  Avg Lvl =   3.17  [   1.37 sec. at Pass 42]
ABC:   #Luts =   434  Max Lvl =   6  Avg Lvl =   3.17  [   0.26 sec. at Pass 43]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      434
ABC RESULTS:        internal signals:     1526
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       35
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 3164 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.39.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.41. Printing statistics.

=== apex4 ===

   Number of wires:                451
   Number of wire bits:            451
   Number of public wires:          32
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                440
     $lut                          433
     $mux                            7


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== apex4 ===

   Number of wires:                451
   Number of wire bits:            451
   Number of public wires:          32
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                440
     $lut                          433
     $mux                            7


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~576 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.
<suppressed ~16280 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
<suppressed ~6579 debug messages>
Removed a total of 2193 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 875 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.
<suppressed ~186 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_9XVpsV/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\apex4' to `<abc-temp-dir>/input.blif'..
Extracted 3742 gates and 3753 wires to a netlist network with 9 inputs and 18 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_9XVpsV/abc_tmp_2.scr 
ABC:   #Luts =   423  Max Lvl =   8  Avg Lvl =   5.67  [   0.18 sec. at Pass 0]
ABC:   #Luts =   423  Max Lvl =   8  Avg Lvl =   5.67  [   6.95 sec. at Pass 1]
ABC:   #Luts =   423  Max Lvl =   8  Avg Lvl =   5.67  [   1.41 sec. at Pass 2]
ABC:   #Luts =   415  Max Lvl =   7  Avg Lvl =   5.17  [   7.39 sec. at Pass 3]
ABC:   #Luts =   415  Max Lvl =   7  Avg Lvl =   5.17  [   1.40 sec. at Pass 4]
ABC:   #Luts =   408  Max Lvl =   7  Avg Lvl =   5.17  [   9.52 sec. at Pass 5]
ABC:   #Luts =   408  Max Lvl =   7  Avg Lvl =   5.17  [   1.66 sec. at Pass 6]
ABC:   #Luts =   402  Max Lvl =   6  Avg Lvl =   4.83  [   8.65 sec. at Pass 7]
ABC:   #Luts =   402  Max Lvl =   6  Avg Lvl =   4.83  [   1.55 sec. at Pass 8]
ABC:   #Luts =   402  Max Lvl =   6  Avg Lvl =   4.83  [   7.24 sec. at Pass 9]
ABC:   #Luts =   402  Max Lvl =   6  Avg Lvl =   4.83  [   1.27 sec. at Pass 10]
ABC:   #Luts =   392  Max Lvl =   6  Avg Lvl =   4.72  [  53.02 sec. at Pass 11]
ABC:   #Luts =   392  Max Lvl =   6  Avg Lvl =   4.72  [  14.64 sec. at Pass 12]
ABC:   #Luts =   392  Max Lvl =   6  Avg Lvl =   4.72  [   2.24 sec. at Pass 13]
ABC:   #Luts =   392  Max Lvl =   6  Avg Lvl =   4.72  [  14.28 sec. at Pass 14]
ABC:   #Luts =   388  Max Lvl =   6  Avg Lvl =   5.00  [  66.91 sec. at Pass 15]
ABC:   #Luts =   388  Max Lvl =   6  Avg Lvl =   5.00  [   1.64 sec. at Pass 16]
ABC:   #Luts =   388  Max Lvl =   6  Avg Lvl =   5.00  [  10.73 sec. at Pass 17]
ABC:   #Luts =   388  Max Lvl =   6  Avg Lvl =   5.00  [   1.83 sec. at Pass 18]
ABC:   #Luts =   386  Max Lvl =   7  Avg Lvl =   5.11  [  49.25 sec. at Pass 19]
ABC:   #Luts =   386  Max Lvl =   7  Avg Lvl =   5.11  [  10.91 sec. at Pass 20]
ABC:   #Luts =   386  Max Lvl =   7  Avg Lvl =   5.11  [   1.84 sec. at Pass 21]
ABC:   #Luts =   385  Max Lvl =   7  Avg Lvl =   5.11  [   9.62 sec. at Pass 22]
ABC:   #Luts =   385  Max Lvl =   7  Avg Lvl =   5.11  [   1.84 sec. at Pass 23]
ABC:   #Luts =   385  Max Lvl =   7  Avg Lvl =   5.11  [   9.21 sec. at Pass 24]
ABC:   #Luts =   385  Max Lvl =   7  Avg Lvl =   5.11  [   1.36 sec. at Pass 25]
ABC:   #Luts =   381  Max Lvl =   6  Avg Lvl =   5.00  [  50.65 sec. at Pass 26]
ABC:   #Luts =   380  Max Lvl =   7  Avg Lvl =   4.89  [  10.25 sec. at Pass 27]
ABC:   #Luts =   380  Max Lvl =   7  Avg Lvl =   4.89  [   2.68 sec. at Pass 28]
ABC:   #Luts =   380  Max Lvl =   7  Avg Lvl =   4.89  [  10.50 sec. at Pass 29]
ABC:   #Luts =   380  Max Lvl =   7  Avg Lvl =   4.89  [   1.98 sec. at Pass 30]
ABC:   #Luts =   380  Max Lvl =   7  Avg Lvl =   4.89  [   0.27 sec. at Pass 31]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      380
ABC RESULTS:        internal signals:     3726
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       18
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 1929 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex4.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex4'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex4.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \apex4

3.55.2. Analyzing design hierarchy..
Top module:  \apex4
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== apex4 ===

   Number of wires:                391
   Number of wire bits:            391
   Number of public wires:          29
   Number of public wire bits:      29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                380
     $lut                          380


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\apex4'.

Warnings: 564 unique messages, 564 total
End of script. Logfile hash: 5f4edf3336, CPU: user 41.65s system 0.62s, MEM: 306.16 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 99% 6x abc (7273 sec), 0% 226x clean (19 sec), ...
real 748.56
user 7156.52
sys 158.33
