SOURCE FILE:
	 /home/hammada/projects/verilog_repair/benchmarks/lshift_reg/lshift_reg_buggy_num.v
TEST BENCH:
	 /home/hammada/projects/verilog_repair/benchmarks/lshift_reg/lshift_reg_tb_t1.v
PROJ_DIR:
	 /home/hammada/projects/verilog_repair/benchmarks/lshift_reg/
FITNESS_MODE:
	 outputwires
EVAL_SCRIPT:
	 /home/hammada/projects/verilog_repair/benchmarks/lshift_reg/run.sh
ORACLE:
	 oracle_lshiftreg.txt
PARAMETERS:
	gens=5
	popsize=10000
	mutation_rate=0.700000
	crossover_rate=0.300000
	replacement_rate=0.400000
	insertion_rate=0.300000
	deletion_rate=0.300000
	restarts=1
	fault_loc=True
	control_flow=True
	limit_transitive_dependency_set=True
	dependency_set_max=4

IN GENERATION 0 OF ATTEMPT 0
	[] --mutation--> ['insert(39,82)']		0.83620689655172409 
	[] --mutation--> ['replace(49,72)']		0.82758620689655171 
	[] --mutation--> ['delete(55)']		0 
	[] --mutation--> ['replace(58,42)']		1 

######## REPAIR FOUND ########
		['replace(58,42)']
TOTAL TIME TAKEN TO FIND REPAIR = 6.170442
Minimized patch: ['replace(58,42)']
