ARM GAS  /tmp/cccEOuEY.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/cccEOuEY.s 			page 2


  31:Core/Src/gpio.c **** 
  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins
  35:Core/Src/gpio.c **** */
  36:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  37:Core/Src/gpio.c **** {
  29              		.loc 1 37 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 88B0     		sub	sp, sp, #32
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
  38:Core/Src/gpio.c **** 
  39:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 39 3 view .LVU1
  44              		.loc 1 39 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0394     		str	r4, [sp, #12]
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
  40:Core/Src/gpio.c **** 
  41:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  42:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 42 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 42 3 view .LVU4
  54 0010 0094     		str	r4, [sp]
  55              		.loc 1 42 3 view .LVU5
  56 0012 214B     		ldr	r3, .L3
  57 0014 1A6B     		ldr	r2, [r3, #48]
  58 0016 42F00402 		orr	r2, r2, #4
  59 001a 1A63     		str	r2, [r3, #48]
  60              		.loc 1 42 3 view .LVU6
  61 001c 1A6B     		ldr	r2, [r3, #48]
  62 001e 02F00402 		and	r2, r2, #4
  63 0022 0092     		str	r2, [sp]
  64              		.loc 1 42 3 view .LVU7
  65 0024 009A     		ldr	r2, [sp]
  66              	.LBE2:
  67              		.loc 1 42 3 view .LVU8
  43:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  68              		.loc 1 43 3 view .LVU9
  69              	.LBB3:
  70              		.loc 1 43 3 view .LVU10
  71 0026 0194     		str	r4, [sp, #4]
  72              		.loc 1 43 3 view .LVU11
ARM GAS  /tmp/cccEOuEY.s 			page 3


  73 0028 1A6B     		ldr	r2, [r3, #48]
  74 002a 42F00102 		orr	r2, r2, #1
  75 002e 1A63     		str	r2, [r3, #48]
  76              		.loc 1 43 3 view .LVU12
  77 0030 1A6B     		ldr	r2, [r3, #48]
  78 0032 02F00102 		and	r2, r2, #1
  79 0036 0192     		str	r2, [sp, #4]
  80              		.loc 1 43 3 view .LVU13
  81 0038 019A     		ldr	r2, [sp, #4]
  82              	.LBE3:
  83              		.loc 1 43 3 view .LVU14
  44:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  84              		.loc 1 44 3 view .LVU15
  85              	.LBB4:
  86              		.loc 1 44 3 view .LVU16
  87 003a 0294     		str	r4, [sp, #8]
  88              		.loc 1 44 3 view .LVU17
  89 003c 1A6B     		ldr	r2, [r3, #48]
  90 003e 42F00202 		orr	r2, r2, #2
  91 0042 1A63     		str	r2, [r3, #48]
  92              		.loc 1 44 3 view .LVU18
  93 0044 1B6B     		ldr	r3, [r3, #48]
  94 0046 03F00203 		and	r3, r3, #2
  95 004a 0293     		str	r3, [sp, #8]
  96              		.loc 1 44 3 view .LVU19
  97 004c 029B     		ldr	r3, [sp, #8]
  98              	.LBE4:
  99              		.loc 1 44 3 view .LVU20
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  47:Core/Src/gpio.c ****   HAL_GPIO_WritePin(BackEMF_GPIO_Port, BackEMF_Pin, GPIO_PIN_RESET);
 100              		.loc 1 47 3 view .LVU21
 101 004e 134D     		ldr	r5, .L3+4
 102 0050 2246     		mov	r2, r4
 103 0052 1021     		movs	r1, #16
 104 0054 2846     		mov	r0, r5
 105 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 106              	.LVL0:
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin */
  50:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ENC_1_Pin|ENC_2_Pin;
 107              		.loc 1 50 3 view .LVU22
 108              		.loc 1 50 23 is_stmt 0 view .LVU23
 109 005a 0323     		movs	r3, #3
 110 005c 0393     		str	r3, [sp, #12]
  51:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 111              		.loc 1 51 3 is_stmt 1 view .LVU24
 112              		.loc 1 51 24 is_stmt 0 view .LVU25
 113 005e 104B     		ldr	r3, .L3+8
 114 0060 0493     		str	r3, [sp, #16]
  52:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 52 3 is_stmt 1 view .LVU26
 116              		.loc 1 52 24 is_stmt 0 view .LVU27
 117 0062 0594     		str	r4, [sp, #20]
  53:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 118              		.loc 1 53 3 is_stmt 1 view .LVU28
 119 0064 0F4E     		ldr	r6, .L3+12
ARM GAS  /tmp/cccEOuEY.s 			page 4


 120 0066 03A9     		add	r1, sp, #12
 121 0068 3046     		mov	r0, r6
 122 006a FFF7FEFF 		bl	HAL_GPIO_Init
 123              	.LVL1:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = MODE_BTN_Pin;
 124              		.loc 1 56 3 view .LVU29
 125              		.loc 1 56 23 is_stmt 0 view .LVU30
 126 006e 4FF40073 		mov	r3, #512
 127 0072 0393     		str	r3, [sp, #12]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 128              		.loc 1 57 3 is_stmt 1 view .LVU31
 129              		.loc 1 57 24 is_stmt 0 view .LVU32
 130 0074 0494     		str	r4, [sp, #16]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 131              		.loc 1 58 3 is_stmt 1 view .LVU33
 132              		.loc 1 58 24 is_stmt 0 view .LVU34
 133 0076 0594     		str	r4, [sp, #20]
  59:Core/Src/gpio.c ****   HAL_GPIO_Init(MODE_BTN_GPIO_Port, &GPIO_InitStruct);
 134              		.loc 1 59 3 is_stmt 1 view .LVU35
 135 0078 03A9     		add	r1, sp, #12
 136 007a 3046     		mov	r0, r6
 137 007c FFF7FEFF 		bl	HAL_GPIO_Init
 138              	.LVL2:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = BackEMF_Pin;
 139              		.loc 1 62 3 view .LVU36
 140              		.loc 1 62 23 is_stmt 0 view .LVU37
 141 0080 1023     		movs	r3, #16
 142 0082 0393     		str	r3, [sp, #12]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 143              		.loc 1 63 3 is_stmt 1 view .LVU38
 144              		.loc 1 63 24 is_stmt 0 view .LVU39
 145 0084 0123     		movs	r3, #1
 146 0086 0493     		str	r3, [sp, #16]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 147              		.loc 1 64 3 is_stmt 1 view .LVU40
 148              		.loc 1 64 24 is_stmt 0 view .LVU41
 149 0088 0594     		str	r4, [sp, #20]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 150              		.loc 1 65 3 is_stmt 1 view .LVU42
 151              		.loc 1 65 25 is_stmt 0 view .LVU43
 152 008a 0694     		str	r4, [sp, #24]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(BackEMF_GPIO_Port, &GPIO_InitStruct);
 153              		.loc 1 66 3 is_stmt 1 view .LVU44
 154 008c 03A9     		add	r1, sp, #12
 155 008e 2846     		mov	r0, r5
 156 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 157              	.LVL3:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c **** }
 158              		.loc 1 68 1 is_stmt 0 view .LVU45
 159 0094 08B0     		add	sp, sp, #32
 160              	.LCFI2:
 161              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cccEOuEY.s 			page 5


 162              		@ sp needed
 163 0096 70BD     		pop	{r4, r5, r6, pc}
 164              	.L4:
 165              		.align	2
 166              	.L3:
 167 0098 00380240 		.word	1073887232
 168 009c 00040240 		.word	1073873920
 169 00a0 00001110 		.word	269549568
 170 00a4 00080240 		.word	1073874944
 171              		.cfi_endproc
 172              	.LFE130:
 174              		.text
 175              	.Letext0:
 176              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 177              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 178              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 179              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 180              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 181              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 182              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cccEOuEY.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cccEOuEY.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cccEOuEY.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cccEOuEY.s:167    .text.MX_GPIO_Init:0000000000000098 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
