// Seed: 2255855684
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    output wor id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wand id_7
);
  assign id_1 = id_5;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_5 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  inout wire _id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  inout tri id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  bufif1 primCall (id_2, id_3, id_4);
  assign id_3 = id_4 ? id_3 * (id_2 + id_1 || id_2[id_5 : 1'd0]) : -1;
endmodule : SymbolIdentifier
