{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:04:27 2019 " "Info: Processing started: Wed Dec 11 18:04:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dicegame -c dicegame " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dicegame -c dicegame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file radom.v" { { "Info" "ISGN_ENTITY_NAME" "1 radom " "Info: Found entity 1: radom" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file turn_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn_control " "Info: Found entity 1: turn_control" {  } { { "turn_control.v" "" { Text "E:/Work/Verilog/dicegame/turn_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Info: Found entity 1: add" {  } { { "add.v" "" { Text "E:/Work/Verilog/dicegame/add.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dicegame.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dicegame.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dicegame " "Info: Found entity 1: dicegame" {  } { { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_turn.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_turn.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_turn " "Info: Found entity 1: count_turn" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rules.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rules.v" { { "Info" "ISGN_ENTITY_NAME" "1 rules " "Info: Found entity 1: rules" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div10.v" { { "Info" "ISGN_ENTITY_NAME" "1 div10 " "Info: Found entity 1: div10" {  } { { "div10.v" "" { Text "E:/Work/Verilog/dicegame/div10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div50.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div50.v" { { "Info" "ISGN_ENTITY_NAME" "1 div50 " "Info: Found entity 1: div50" {  } { { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div100.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div100.v" { { "Info" "ISGN_ENTITY_NAME" "1 div100 " "Info: Found entity 1: div100" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianxuan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pianxuan.v" { { "Info" "ISGN_ENTITY_NAME" "1 pianxuan " "Info: Found entity 1: pianxuan" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/Work/Verilog/dicegame/decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dicegame " "Info: Elaborating entity \"dicegame\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rules rules:inst34 " "Info: Elaborating entity \"rules\" for hierarchy \"rules:inst34\"" {  } { { "dicegame.bdf" "inst34" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -256 704 872 -128 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst10 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst10\"" {  } { { "dicegame.bdf" "inst10" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -496 24 120 -400 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.v(11) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(11): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div100 div100:inst23 " "Info: Elaborating entity \"div100\" for hierarchy \"div100:inst23\"" {  } { { "dicegame.bdf" "inst23" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -48 -152 -24 48 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 div100.v(14) " "Warning (10230): Verilog HDL assignment warning at div100.v(14): truncated value with size 32 to match size of target (16)" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div50 div50:inst21 " "Info: Elaborating entity \"div50\" for hierarchy \"div50:inst21\"" {  } { { "dicegame.bdf" "inst21" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -48 -448 -320 48 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 div50.v(14) " "Warning (10230): Verilog HDL assignment warning at div50.v(14): truncated value with size 32 to match size of target (16)" {  } { { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:inst8 " "Info: Elaborating entity \"add\" for hierarchy \"add:inst8\"" {  } { { "dicegame.bdf" "inst8" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -224 456 632 -128 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radom radom:inst5 " "Info: Elaborating entity \"radom\" for hierarchy \"radom:inst5\"" {  } { { "dicegame.bdf" "inst5" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -224 248 376 -96 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 radom.v(25) " "Warning (10230): Verilog HDL assignment warning at radom.v(25): truncated value with size 32 to match size of target (4)" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_turn count_turn:inst16 " "Info: Elaborating entity \"count_turn\" for hierarchy \"count_turn:inst16\"" {  } { { "dicegame.bdf" "inst16" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -512 224 352 -416 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_turn.v(10) " "Warning (10230): Verilog HDL assignment warning at count_turn.v(10): truncated value with size 32 to match size of target (4)" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pianxuan pianxuan:inst20 " "Info: Elaborating entity \"pianxuan\" for hierarchy \"pianxuan:inst20\"" {  } { { "dicegame.bdf" "inst20" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -304 1224 1344 -144 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "dicegame.bdf" "inst1" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -304 936 1120 -208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "pianxuan:inst20\|e\[7\] data_in GND " "Warning (14130): Reduced register \"pianxuan:inst20\|e\[7\]\" with stuck data_in port to stuck value GND" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 16 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "count_turn:inst16\|count\[3\] data_in GND " "Warning (14130): Reduced register \"count_turn:inst16\|count\[3\]\" with stuck data_in port to stuck value GND" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 10 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "count_turn:inst16\|count\[2\] data_in GND " "Warning (14130): Reduced register \"count_turn:inst16\|count\[2\]\" with stuck data_in port to stuck value GND" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 10 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[0\] radom:inst2\|save_num\[0\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[0\]\" merged to single register \"radom:inst2\|save_num\[0\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[3\] radom:inst2\|save_num\[3\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[3\]\" merged to single register \"radom:inst2\|save_num\[3\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[2\] radom:inst2\|save_num\[2\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[2\]\" merged to single register \"radom:inst2\|save_num\[2\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[1\] radom:inst2\|save_num\[1\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[1\]\" merged to single register \"radom:inst2\|save_num\[1\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|pianxuan:inst20\|f 5 " "Info: State machine \"\|dicegame\|pianxuan:inst20\|f\" contains 5 states" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|radom:inst2\|state 3 " "Info: State machine \"\|dicegame\|radom:inst2\|state\" contains 3 states" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|rules:inst35\|a 7 " "Info: State machine \"\|dicegame\|rules:inst35\|a\" contains 7 states" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|radom:inst5\|state 3 " "Info: State machine \"\|dicegame\|radom:inst5\|state\" contains 3 states" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|rules:inst34\|a 7 " "Info: State machine \"\|dicegame\|rules:inst34\|a\" contains 7 states" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|pianxuan:inst20\|f " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|pianxuan:inst20\|f\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|pianxuan:inst20\|f " "Info: Encoding result for state machine \"\|dicegame\|pianxuan:inst20\|f\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0011 " "Info: Encoded state bit \"pianxuan:inst20\|f.0011\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0010 " "Info: Encoded state bit \"pianxuan:inst20\|f.0010\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0001 " "Info: Encoded state bit \"pianxuan:inst20\|f.0001\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0000 " "Info: Encoded state bit \"pianxuan:inst20\|f.0000\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0100 " "Info: Encoded state bit \"pianxuan:inst20\|f.0100\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0000 00000 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0000\" uses code string \"00000\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0001 00110 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0001\" uses code string \"00110\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0010 01010 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0010\" uses code string \"01010\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0011 10010 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0011\" uses code string \"10010\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0100 00011 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0100\" uses code string \"00011\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|radom:inst2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|radom:inst2\|state\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|radom:inst2\|state " "Info: Encoding result for state machine \"\|dicegame\|radom:inst2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst2\|state.0000 " "Info: Encoded state bit \"radom:inst2\|state.0000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst2\|state.0010 " "Info: Encoded state bit \"radom:inst2\|state.0010\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst2\|state.0001 " "Info: Encoded state bit \"radom:inst2\|state.0001\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst2\|state.0000 000 " "Info: State \"\|dicegame\|radom:inst2\|state.0000\" uses code string \"000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst2\|state.0001 101 " "Info: State \"\|dicegame\|radom:inst2\|state.0001\" uses code string \"101\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst2\|state.0010 110 " "Info: State \"\|dicegame\|radom:inst2\|state.0010\" uses code string \"110\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|rules:inst35\|a " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|rules:inst35\|a\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|rules:inst35\|a " "Info: Encoding result for state machine \"\|dicegame\|rules:inst35\|a\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0110 " "Info: Encoded state bit \"rules:inst35\|a.0110\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0101 " "Info: Encoded state bit \"rules:inst35\|a.0101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0100 " "Info: Encoded state bit \"rules:inst35\|a.0100\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0011 " "Info: Encoded state bit \"rules:inst35\|a.0011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0010 " "Info: Encoded state bit \"rules:inst35\|a.0010\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0001 " "Info: Encoded state bit \"rules:inst35\|a.0001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0000 " "Info: Encoded state bit \"rules:inst35\|a.0000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0000 0000000 " "Info: State \"\|dicegame\|rules:inst35\|a.0000\" uses code string \"0000000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0001 0000011 " "Info: State \"\|dicegame\|rules:inst35\|a.0001\" uses code string \"0000011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0010 0000101 " "Info: State \"\|dicegame\|rules:inst35\|a.0010\" uses code string \"0000101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0011 0001001 " "Info: State \"\|dicegame\|rules:inst35\|a.0011\" uses code string \"0001001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0100 0010001 " "Info: State \"\|dicegame\|rules:inst35\|a.0100\" uses code string \"0010001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0101 0100001 " "Info: State \"\|dicegame\|rules:inst35\|a.0101\" uses code string \"0100001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0110 1000001 " "Info: State \"\|dicegame\|rules:inst35\|a.0110\" uses code string \"1000001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|radom:inst5\|state " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|radom:inst5\|state\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|radom:inst5\|state " "Info: Encoding result for state machine \"\|dicegame\|radom:inst5\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst5\|state.0000 " "Info: Encoded state bit \"radom:inst5\|state.0000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst5\|state.0010 " "Info: Encoded state bit \"radom:inst5\|state.0010\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst5\|state.0001 " "Info: Encoded state bit \"radom:inst5\|state.0001\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst5\|state.0000 000 " "Info: State \"\|dicegame\|radom:inst5\|state.0000\" uses code string \"000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst5\|state.0001 101 " "Info: State \"\|dicegame\|radom:inst5\|state.0001\" uses code string \"101\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst5\|state.0010 110 " "Info: State \"\|dicegame\|radom:inst5\|state.0010\" uses code string \"110\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|rules:inst34\|a " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|rules:inst34\|a\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|rules:inst34\|a " "Info: Encoding result for state machine \"\|dicegame\|rules:inst34\|a\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0110 " "Info: Encoded state bit \"rules:inst34\|a.0110\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0101 " "Info: Encoded state bit \"rules:inst34\|a.0101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0100 " "Info: Encoded state bit \"rules:inst34\|a.0100\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0011 " "Info: Encoded state bit \"rules:inst34\|a.0011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0010 " "Info: Encoded state bit \"rules:inst34\|a.0010\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0001 " "Info: Encoded state bit \"rules:inst34\|a.0001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0000 " "Info: Encoded state bit \"rules:inst34\|a.0000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0000 0000000 " "Info: State \"\|dicegame\|rules:inst34\|a.0000\" uses code string \"0000000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0001 0000011 " "Info: State \"\|dicegame\|rules:inst34\|a.0001\" uses code string \"0000011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0010 0000101 " "Info: State \"\|dicegame\|rules:inst34\|a.0010\" uses code string \"0000101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0011 0001001 " "Info: State \"\|dicegame\|rules:inst34\|a.0011\" uses code string \"0001001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0100 0010001 " "Info: State \"\|dicegame\|rules:inst34\|a.0100\" uses code string \"0010001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0101 0100001 " "Info: State \"\|dicegame\|rules:inst34\|a.0101\" uses code string \"0100001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0110 1000001 " "Info: State \"\|dicegame\|rules:inst34\|a.0110\" uses code string \"1000001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0100 pianxuan:inst20\|n\[4\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0100\" merged to single register \"pianxuan:inst20\|n\[4\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "pianxuan:inst20\|f.0000 pianxuan:inst20\|n\[3\] " "Info (13350): Duplicate register \"pianxuan:inst20\|f.0000\" merged to single register \"pianxuan:inst20\|n\[3\]\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0001 pianxuan:inst20\|n\[2\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0001\" merged to single register \"pianxuan:inst20\|n\[2\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0010 pianxuan:inst20\|n\[1\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0010\" merged to single register \"pianxuan:inst20\|n\[1\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0011 pianxuan:inst20\|n\[0\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0011\" merged to single register \"pianxuan:inst20\|n\[0\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "radom:inst2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"radom:inst2\|Mod0\"" {  } { { "radom.v" "Mod0" { Text "E:/Work/Verilog/dicegame/radom.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "radom:inst2\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"radom:inst2\|lpm_divide:Mod0\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "radom:inst2\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"radom:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_88m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_88m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_88m " "Info: Found entity 1: lpm_divide_88m" {  } { { "db/lpm_divide_88m.tdf" "" { Text "E:/Work/Verilog/dicegame/db/lpm_divide_88m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Info: Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "E:/Work/Verilog/dicegame/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Info: Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "E:/Work/Verilog/dicegame/db/alt_u_div_eve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Work/Verilog/dicegame/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Work/Verilog/dicegame/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst10\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst10\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst3\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst3\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst14\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst14\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led\[7\] GND " "Warning (13410): Pin \"led\[7\]\" is stuck at GND" {  } { { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -280 1376 1552 -264 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 15 " "Info: 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pianxuan:inst20\|f~7 " "Info: Register \"pianxuan:inst20\|f~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pianxuan:inst20\|f~8 " "Info: Register \"pianxuan:inst20\|f~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pianxuan:inst20\|f~10 " "Info: Register \"pianxuan:inst20\|f~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst2\|state~16 " "Info: Register \"radom:inst2\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst2\|state~17 " "Info: Register \"radom:inst2\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~188 " "Info: Register \"rules:inst35\|a~188\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~189 " "Info: Register \"rules:inst35\|a~189\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~190 " "Info: Register \"rules:inst35\|a~190\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~191 " "Info: Register \"rules:inst35\|a~191\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst5\|state~16 " "Info: Register \"radom:inst5\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst5\|state~17 " "Info: Register \"radom:inst5\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~188 " "Info: Register \"rules:inst34\|a~188\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~189 " "Info: Register \"rules:inst34\|a~189\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~190 " "Info: Register \"rules:inst34\|a~190\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~191 " "Info: Register \"rules:inst34\|a~191\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Info: Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Info: Implemented 296 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:04:31 2019 " "Info: Processing ended: Wed Dec 11 18:04:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
