
---------- Begin Simulation Statistics ----------
final_tick                                 3207278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 391249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 178596                       # Number of bytes of host memory used
host_op_rate                                   391247                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.50                       # Real time elapsed on the host
host_tick_rate                              142541427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8803289                       # Number of instructions simulated
sim_ops                                       8803289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003207                       # Number of seconds simulated
sim_ticks                                  3207278500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.423468                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  869257                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               892246                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             39118                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1010786                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19575                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21235                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1660                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1345953                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  104228                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          135                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             38999                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1156154                       # Number of branches committed
system.cpu.commit.bw_lim_events                340103                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           15366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          641993                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8954001                       # Number of instructions committed
system.cpu.commit.committedOps                8954001                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4754198                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.883388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.299890                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1698211     35.72%     35.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       852905     17.94%     53.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1210459     25.46%     79.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       169421      3.56%     82.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       207528      4.37%     87.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       102917      2.16%     89.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       102184      2.15%     91.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        70470      1.48%     92.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       340103      7.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4754198                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      88003                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                90995                       # Number of function calls committed.
system.cpu.commit.int_insts                   8635073                       # Number of committed integer instructions.
system.cpu.commit.loads                       1220514                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       150724      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693471     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30796      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3936      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8300      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8560      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1208991     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747126      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16469      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954001                       # Class of committed instruction
system.cpu.commit.refs                        1985865                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8803289                       # Number of Instructions Simulated
system.cpu.committedOps                       8803289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.728660                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.728660                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1041892                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   648                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               849170                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                9921665                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1893162                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1612016                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  41446                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2106                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                207769                       # Number of cycles decode is unblocking
system.cpu.dtb.data_accesses                  2100693                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                      2100573                       # DTB hits
system.cpu.dtb.data_misses                        120                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  1299278                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                      1299174                       # DTB read hits
system.cpu.dtb.read_misses                        104                       # DTB read misses
system.cpu.dtb.write_accesses                  801415                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                      801399                       # DTB write hits
system.cpu.dtb.write_misses                        16                       # DTB write misses
system.cpu.fetch.Branches                     1345953                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1461600                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2417548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 18668                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10280794                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  571                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3734                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   84058                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.209826                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2332266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             993060                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.602716                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4796285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.143491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.967577                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2709188     56.49%     56.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   226038      4.71%     61.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   256533      5.35%     66.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   288868      6.02%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   191329      3.99%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   238010      4.96%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   124952      2.61%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   120928      2.52%     86.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   640439     13.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4796285                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    111462                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    60252                       # number of floating regfile writes
system.cpu.idleCycles                         1618323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40219                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1214228                       # Number of branches executed
system.cpu.iew.exec_nop                        162277                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.429464                       # Inst execution rate
system.cpu.iew.exec_refs                      2100968                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     801417                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     641                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1318542                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              10771                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             91456                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               827570                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9596151                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1299551                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             78059                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9169452                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  41446                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           139978                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1088                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3156                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         6110                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        98028                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        62219                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3156                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21823                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18396                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8746255                       # num instructions consuming a value
system.cpu.iew.wb_count                       9137460                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.696376                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6090682                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.424477                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9141004                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13574589                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7168985                       # number of integer regfile writes
system.cpu.ipc                               1.372381                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.372381                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               529      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7002291     75.72%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                67493      0.73%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               31338      0.34%     76.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4001      0.04%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8405      0.09%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8644      0.09%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.02%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1297664     14.03%     91.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              790073      8.54%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           17081      0.18%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18272      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9247511                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   97945                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              187426                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88949                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              93577                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       96909                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010479                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   6587      6.80%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      6.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  36300     37.46%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 45538     46.99%     91.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               365      0.38%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             8119      8.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9245946                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23202630                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9048511                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9974025                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9418147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9247511                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               15727                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          630584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1840                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            361                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       353758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4796285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.928057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.864645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1437963     29.98%     29.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              837189     17.45%     47.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              908170     18.93%     66.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              738602     15.40%     81.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              436105      9.09%     90.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              212528      4.43%     95.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               85897      1.79%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               62914      1.31%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               76917      1.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4796285                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.441633                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1462189                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                     1461600                       # ITB hits
system.cpu.itb.fetch_misses                       589                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            110097                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42130                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1318542                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              827570                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46856                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.numCycles                          6414608                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2394                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6967298                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents           380299                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                  1989349                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups              14311058                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9783333                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7573702                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1723871                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                  41446                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                436623                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   606404                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            115599                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14179473                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         602602                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              29973                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1030795                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          10884                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     14009283                       # The number of ROB reads
system.cpu.rob.rob_writes                    19234079                       # The number of ROB writes
system.cpu.timesIdled                           21070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  5473                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3207278500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25719                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::WritebackClean        24500                       # Transaction distribution
system.membus.trans_dist::CleanEvict              171                       # Transaction distribution
system.membus.trans_dist::ReadExReq               256                       # Transaction distribution
system.membus.trans_dist::ReadExResp              256                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          25005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           715                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        74509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3168256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        65600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3233856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25978                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000038                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006204                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25977    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25978                       # Request fanout histogram
system.membus.reqLayer0.occupancy           151377000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130319999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5228750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3207278500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1600320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1662464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1600320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1600320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           25005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           54                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 54                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         498965088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19375929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             518341017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    498965088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        498965088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1077549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1077549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1077549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        498965088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19375929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            519418566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     17333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000975680500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1408                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1408                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               59997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22087                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24554                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24554                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7684                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              603                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    254745000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   91460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               597720000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13926.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32676.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20207                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24554                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.839570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   230.681360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.320602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1674     20.95%     20.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2171     27.17%     48.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1277     15.98%     64.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          877     10.97%     75.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          609      7.62%     82.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          423      5.29%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          310      3.88%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      3.13%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          400      5.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7991                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1408                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.982244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     12.150753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.738626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1162     82.53%     82.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           237     16.83%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      0.28%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1408                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.667614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.620889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.306711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1067     75.78%     75.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      2.20%     77.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              136      9.66%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      5.61%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               82      5.82%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.78%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1408                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1170688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  491776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1501952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1662464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1571456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       365.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       468.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    518.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    489.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3207229000                       # Total gap between requests
system.mem_ctrls.avgGap                      63471.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1109312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        61376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1501952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 345873300.369768321514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19136473.493025317788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 468294848.732344210148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        25005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24554                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    557553500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40166500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  79011417500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     22297.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41366.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3217863.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7482720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3954390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13587420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11656260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     252617040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        737169030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        610821120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1637287980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.491365                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1580662750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    106860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1519755750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             49658700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             26371455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           117017460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          110846700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     252617040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        915319680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        460799520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1932630555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.576469                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1190183250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    106860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1910235250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      3207278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3207278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1435180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1435180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1435180                       # number of overall hits
system.cpu.icache.overall_hits::total         1435180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        26416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26416                       # number of overall misses
system.cpu.icache.overall_misses::total         26416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1402901999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1402901999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1402901999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1402901999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1461596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1461596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1461596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1461596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018073                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018073                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018073                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018073                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53108.040544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53108.040544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53108.040544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53108.040544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1172                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.880000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24500                       # number of writebacks
system.cpu.icache.writebacks::total             24500                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1411                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1411                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1411                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1411                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        25005                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25005                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        25005                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25005                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1313291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1313291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1313291000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1313291000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017108                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017108                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017108                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017108                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52521.135773                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52521.135773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52521.135773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52521.135773                       # average overall mshr miss latency
system.cpu.icache.replacements                  24500                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1435180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1435180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1402901999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1402901999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1461596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1461596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018073                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53108.040544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53108.040544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1411                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1411                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        25005                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25005                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1313291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1313291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017108                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52521.135773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52521.135773                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3207278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.468937                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              539800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24500                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.032653                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.468937                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.963807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2948196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2948196                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3207278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1906116                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1906116                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1906116                       # number of overall hits
system.cpu.dcache.overall_hits::total         1906116                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2408                       # number of overall misses
system.cpu.dcache.overall_misses::total          2408                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    155849474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    155849474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    155849474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    155849474                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1908524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1908524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1908524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1908524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001262                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001262                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64721.542359                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64721.542359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64721.542359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64721.542359                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.567568                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           54                       # number of writebacks
system.cpu.dcache.writebacks::total                54                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71182500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71182500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73308.444902                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73308.444902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73308.444902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73308.444902                       # average overall mshr miss latency
system.cpu.dcache.replacements                    225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1146713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1146713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     97603000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     97603000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1148119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1148119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69418.918919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69418.918919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          713                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          713                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76752.454418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76752.454418                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       759403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     58246474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58246474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58130.213573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58130.213573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          744                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          744                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63790.697674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63790.697674                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        59250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        59250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        58250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3207278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           604.025987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.906667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   604.025987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.589869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.589869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          723                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3837805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3837805                       # Number of data accesses

---------- End Simulation Statistics   ----------
