# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab2/SRAMtoMC6800/MC68000.V" \
"../../../../../lab2/SRAMtoMC6800/Sram.v" \
"../../../../project_2.srcs/sources_1/new/not_gate.v" \
"../../../../project_2.srcs/sources_1/new/nor_gate.v" \
"../../../../../lab2/SRAMtoMC6800/DECODER.V" \
"../../../../project_2.srcs/sources_1/new/splitter_addresses.v" \
"../../../../project_2.srcs/sources_1/new/splitter_data.v" \
"../../../../project_2.srcs/sources_1/new/nand_gate.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_mc68000_0_0/sim/design_1_mc68000_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_0_0/sim/design_1_ram8kx8_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_ram8kx8_1_0/sim/design_1_ram8kx8_1_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_nor_gate_0_0/sim/design_1_nor_gate_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_decoder_0_0/sim/design_1_decoder_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_splitter_addresses_0_0/sim/design_1_splitter_addresses_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_splitter_data_0_0/sim/design_1_splitter_data_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_0_0/sim/design_1_nand_gate_0_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_1_0/sim/design_1_nand_gate_1_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_nand_gate_2_0/sim/design_1_nand_gate_2_0.v" \
"../../../../project_2.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_2.srcs/sim_1/new/simulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
