|pe_array
ck => pe:rgen:0:cgen:0:mac.ck
ck => pe:rgen:0:cgen:1:mac.ck
ck => pe:rgen:0:cgen:2:mac.ck
ck => pe:rgen:0:cgen:3:mac.ck
ck => pe:rgen:1:cgen:0:mac.ck
ck => pe:rgen:1:cgen:1:mac.ck
ck => pe:rgen:1:cgen:2:mac.ck
ck => pe:rgen:1:cgen:3:mac.ck
ck => pe:rgen:2:cgen:0:mac.ck
ck => pe:rgen:2:cgen:1:mac.ck
ck => pe:rgen:2:cgen:2:mac.ck
ck => pe:rgen:2:cgen:3:mac.ck
ck => pe:rgen:3:cgen:0:mac.ck
ck => pe:rgen:3:cgen:1:mac.ck
ck => pe:rgen:3:cgen:2:mac.ck
ck => pe:rgen:3:cgen:3:mac.ck
ck => pe:rgen:4:cgen:0:mac.ck
ck => pe:rgen:4:cgen:1:mac.ck
ck => pe:rgen:4:cgen:2:mac.ck
ck => pe:rgen:4:cgen:3:mac.ck
ck => binary_adder_tree:sum:0:add.ck
ck => binary_adder_tree:sum:1:add.ck
ck => binary_adder_tree:sum:2:add.ck
ck => binary_adder_tree:sum:3:add.ck
rstn => pe:rgen:0:cgen:0:mac.rstn
rstn => pe:rgen:0:cgen:1:mac.rstn
rstn => pe:rgen:0:cgen:2:mac.rstn
rstn => pe:rgen:0:cgen:3:mac.rstn
rstn => pe:rgen:1:cgen:0:mac.rstn
rstn => pe:rgen:1:cgen:1:mac.rstn
rstn => pe:rgen:1:cgen:2:mac.rstn
rstn => pe:rgen:1:cgen:3:mac.rstn
rstn => pe:rgen:2:cgen:0:mac.rstn
rstn => pe:rgen:2:cgen:1:mac.rstn
rstn => pe:rgen:2:cgen:2:mac.rstn
rstn => pe:rgen:2:cgen:3:mac.rstn
rstn => pe:rgen:3:cgen:0:mac.rstn
rstn => pe:rgen:3:cgen:1:mac.rstn
rstn => pe:rgen:3:cgen:2:mac.rstn
rstn => pe:rgen:3:cgen:3:mac.rstn
rstn => pe:rgen:4:cgen:0:mac.rstn
rstn => pe:rgen:4:cgen:1:mac.rstn
rstn => pe:rgen:4:cgen:2:mac.rstn
rstn => pe:rgen:4:cgen:3:mac.rstn
rstn => binary_adder_tree:sum:0:add.rstn
rstn => binary_adder_tree:sum:1:add.rstn
rstn => binary_adder_tree:sum:2:add.rstn
rstn => binary_adder_tree:sum:3:add.rstn
im[7][-8] => pe:rgen:4:cgen:3:mac.im[-8]
im[7][-7] => pe:rgen:4:cgen:3:mac.im[-7]
im[7][-6] => pe:rgen:4:cgen:3:mac.im[-6]
im[7][-5] => pe:rgen:4:cgen:3:mac.im[-5]
im[7][-4] => pe:rgen:4:cgen:3:mac.im[-4]
im[7][-3] => pe:rgen:4:cgen:3:mac.im[-3]
im[7][-2] => pe:rgen:4:cgen:3:mac.im[-2]
im[7][-1] => pe:rgen:4:cgen:3:mac.im[-1]
im[7][0] => pe:rgen:4:cgen:3:mac.im[0]
im[7][1] => pe:rgen:4:cgen:3:mac.im[1]
im[7][2] => pe:rgen:4:cgen:3:mac.im[2]
im[7][3] => pe:rgen:4:cgen:3:mac.im[3]
im[7][4] => pe:rgen:4:cgen:3:mac.im[4]
im[7][5] => pe:rgen:4:cgen:3:mac.im[5]
im[7][6] => pe:rgen:4:cgen:3:mac.im[6]
im[7][7] => pe:rgen:4:cgen:3:mac.im[7]
im[6][-8] => pe:rgen:3:cgen:3:mac.im[-8]
im[6][-8] => pe:rgen:4:cgen:2:mac.im[-8]
im[6][-7] => pe:rgen:3:cgen:3:mac.im[-7]
im[6][-7] => pe:rgen:4:cgen:2:mac.im[-7]
im[6][-6] => pe:rgen:3:cgen:3:mac.im[-6]
im[6][-6] => pe:rgen:4:cgen:2:mac.im[-6]
im[6][-5] => pe:rgen:3:cgen:3:mac.im[-5]
im[6][-5] => pe:rgen:4:cgen:2:mac.im[-5]
im[6][-4] => pe:rgen:3:cgen:3:mac.im[-4]
im[6][-4] => pe:rgen:4:cgen:2:mac.im[-4]
im[6][-3] => pe:rgen:3:cgen:3:mac.im[-3]
im[6][-3] => pe:rgen:4:cgen:2:mac.im[-3]
im[6][-2] => pe:rgen:3:cgen:3:mac.im[-2]
im[6][-2] => pe:rgen:4:cgen:2:mac.im[-2]
im[6][-1] => pe:rgen:3:cgen:3:mac.im[-1]
im[6][-1] => pe:rgen:4:cgen:2:mac.im[-1]
im[6][0] => pe:rgen:3:cgen:3:mac.im[0]
im[6][0] => pe:rgen:4:cgen:2:mac.im[0]
im[6][1] => pe:rgen:3:cgen:3:mac.im[1]
im[6][1] => pe:rgen:4:cgen:2:mac.im[1]
im[6][2] => pe:rgen:3:cgen:3:mac.im[2]
im[6][2] => pe:rgen:4:cgen:2:mac.im[2]
im[6][3] => pe:rgen:3:cgen:3:mac.im[3]
im[6][3] => pe:rgen:4:cgen:2:mac.im[3]
im[6][4] => pe:rgen:3:cgen:3:mac.im[4]
im[6][4] => pe:rgen:4:cgen:2:mac.im[4]
im[6][5] => pe:rgen:3:cgen:3:mac.im[5]
im[6][5] => pe:rgen:4:cgen:2:mac.im[5]
im[6][6] => pe:rgen:3:cgen:3:mac.im[6]
im[6][6] => pe:rgen:4:cgen:2:mac.im[6]
im[6][7] => pe:rgen:3:cgen:3:mac.im[7]
im[6][7] => pe:rgen:4:cgen:2:mac.im[7]
im[5][-8] => pe:rgen:2:cgen:3:mac.im[-8]
im[5][-8] => pe:rgen:3:cgen:2:mac.im[-8]
im[5][-8] => pe:rgen:4:cgen:1:mac.im[-8]
im[5][-7] => pe:rgen:2:cgen:3:mac.im[-7]
im[5][-7] => pe:rgen:3:cgen:2:mac.im[-7]
im[5][-7] => pe:rgen:4:cgen:1:mac.im[-7]
im[5][-6] => pe:rgen:2:cgen:3:mac.im[-6]
im[5][-6] => pe:rgen:3:cgen:2:mac.im[-6]
im[5][-6] => pe:rgen:4:cgen:1:mac.im[-6]
im[5][-5] => pe:rgen:2:cgen:3:mac.im[-5]
im[5][-5] => pe:rgen:3:cgen:2:mac.im[-5]
im[5][-5] => pe:rgen:4:cgen:1:mac.im[-5]
im[5][-4] => pe:rgen:2:cgen:3:mac.im[-4]
im[5][-4] => pe:rgen:3:cgen:2:mac.im[-4]
im[5][-4] => pe:rgen:4:cgen:1:mac.im[-4]
im[5][-3] => pe:rgen:2:cgen:3:mac.im[-3]
im[5][-3] => pe:rgen:3:cgen:2:mac.im[-3]
im[5][-3] => pe:rgen:4:cgen:1:mac.im[-3]
im[5][-2] => pe:rgen:2:cgen:3:mac.im[-2]
im[5][-2] => pe:rgen:3:cgen:2:mac.im[-2]
im[5][-2] => pe:rgen:4:cgen:1:mac.im[-2]
im[5][-1] => pe:rgen:2:cgen:3:mac.im[-1]
im[5][-1] => pe:rgen:3:cgen:2:mac.im[-1]
im[5][-1] => pe:rgen:4:cgen:1:mac.im[-1]
im[5][0] => pe:rgen:2:cgen:3:mac.im[0]
im[5][0] => pe:rgen:3:cgen:2:mac.im[0]
im[5][0] => pe:rgen:4:cgen:1:mac.im[0]
im[5][1] => pe:rgen:2:cgen:3:mac.im[1]
im[5][1] => pe:rgen:3:cgen:2:mac.im[1]
im[5][1] => pe:rgen:4:cgen:1:mac.im[1]
im[5][2] => pe:rgen:2:cgen:3:mac.im[2]
im[5][2] => pe:rgen:3:cgen:2:mac.im[2]
im[5][2] => pe:rgen:4:cgen:1:mac.im[2]
im[5][3] => pe:rgen:2:cgen:3:mac.im[3]
im[5][3] => pe:rgen:3:cgen:2:mac.im[3]
im[5][3] => pe:rgen:4:cgen:1:mac.im[3]
im[5][4] => pe:rgen:2:cgen:3:mac.im[4]
im[5][4] => pe:rgen:3:cgen:2:mac.im[4]
im[5][4] => pe:rgen:4:cgen:1:mac.im[4]
im[5][5] => pe:rgen:2:cgen:3:mac.im[5]
im[5][5] => pe:rgen:3:cgen:2:mac.im[5]
im[5][5] => pe:rgen:4:cgen:1:mac.im[5]
im[5][6] => pe:rgen:2:cgen:3:mac.im[6]
im[5][6] => pe:rgen:3:cgen:2:mac.im[6]
im[5][6] => pe:rgen:4:cgen:1:mac.im[6]
im[5][7] => pe:rgen:2:cgen:3:mac.im[7]
im[5][7] => pe:rgen:3:cgen:2:mac.im[7]
im[5][7] => pe:rgen:4:cgen:1:mac.im[7]
im[4][-8] => pe:rgen:1:cgen:3:mac.im[-8]
im[4][-8] => pe:rgen:2:cgen:2:mac.im[-8]
im[4][-8] => pe:rgen:3:cgen:1:mac.im[-8]
im[4][-8] => pe:rgen:4:cgen:0:mac.im[-8]
im[4][-7] => pe:rgen:1:cgen:3:mac.im[-7]
im[4][-7] => pe:rgen:2:cgen:2:mac.im[-7]
im[4][-7] => pe:rgen:3:cgen:1:mac.im[-7]
im[4][-7] => pe:rgen:4:cgen:0:mac.im[-7]
im[4][-6] => pe:rgen:1:cgen:3:mac.im[-6]
im[4][-6] => pe:rgen:2:cgen:2:mac.im[-6]
im[4][-6] => pe:rgen:3:cgen:1:mac.im[-6]
im[4][-6] => pe:rgen:4:cgen:0:mac.im[-6]
im[4][-5] => pe:rgen:1:cgen:3:mac.im[-5]
im[4][-5] => pe:rgen:2:cgen:2:mac.im[-5]
im[4][-5] => pe:rgen:3:cgen:1:mac.im[-5]
im[4][-5] => pe:rgen:4:cgen:0:mac.im[-5]
im[4][-4] => pe:rgen:1:cgen:3:mac.im[-4]
im[4][-4] => pe:rgen:2:cgen:2:mac.im[-4]
im[4][-4] => pe:rgen:3:cgen:1:mac.im[-4]
im[4][-4] => pe:rgen:4:cgen:0:mac.im[-4]
im[4][-3] => pe:rgen:1:cgen:3:mac.im[-3]
im[4][-3] => pe:rgen:2:cgen:2:mac.im[-3]
im[4][-3] => pe:rgen:3:cgen:1:mac.im[-3]
im[4][-3] => pe:rgen:4:cgen:0:mac.im[-3]
im[4][-2] => pe:rgen:1:cgen:3:mac.im[-2]
im[4][-2] => pe:rgen:2:cgen:2:mac.im[-2]
im[4][-2] => pe:rgen:3:cgen:1:mac.im[-2]
im[4][-2] => pe:rgen:4:cgen:0:mac.im[-2]
im[4][-1] => pe:rgen:1:cgen:3:mac.im[-1]
im[4][-1] => pe:rgen:2:cgen:2:mac.im[-1]
im[4][-1] => pe:rgen:3:cgen:1:mac.im[-1]
im[4][-1] => pe:rgen:4:cgen:0:mac.im[-1]
im[4][0] => pe:rgen:1:cgen:3:mac.im[0]
im[4][0] => pe:rgen:2:cgen:2:mac.im[0]
im[4][0] => pe:rgen:3:cgen:1:mac.im[0]
im[4][0] => pe:rgen:4:cgen:0:mac.im[0]
im[4][1] => pe:rgen:1:cgen:3:mac.im[1]
im[4][1] => pe:rgen:2:cgen:2:mac.im[1]
im[4][1] => pe:rgen:3:cgen:1:mac.im[1]
im[4][1] => pe:rgen:4:cgen:0:mac.im[1]
im[4][2] => pe:rgen:1:cgen:3:mac.im[2]
im[4][2] => pe:rgen:2:cgen:2:mac.im[2]
im[4][2] => pe:rgen:3:cgen:1:mac.im[2]
im[4][2] => pe:rgen:4:cgen:0:mac.im[2]
im[4][3] => pe:rgen:1:cgen:3:mac.im[3]
im[4][3] => pe:rgen:2:cgen:2:mac.im[3]
im[4][3] => pe:rgen:3:cgen:1:mac.im[3]
im[4][3] => pe:rgen:4:cgen:0:mac.im[3]
im[4][4] => pe:rgen:1:cgen:3:mac.im[4]
im[4][4] => pe:rgen:2:cgen:2:mac.im[4]
im[4][4] => pe:rgen:3:cgen:1:mac.im[4]
im[4][4] => pe:rgen:4:cgen:0:mac.im[4]
im[4][5] => pe:rgen:1:cgen:3:mac.im[5]
im[4][5] => pe:rgen:2:cgen:2:mac.im[5]
im[4][5] => pe:rgen:3:cgen:1:mac.im[5]
im[4][5] => pe:rgen:4:cgen:0:mac.im[5]
im[4][6] => pe:rgen:1:cgen:3:mac.im[6]
im[4][6] => pe:rgen:2:cgen:2:mac.im[6]
im[4][6] => pe:rgen:3:cgen:1:mac.im[6]
im[4][6] => pe:rgen:4:cgen:0:mac.im[6]
im[4][7] => pe:rgen:1:cgen:3:mac.im[7]
im[4][7] => pe:rgen:2:cgen:2:mac.im[7]
im[4][7] => pe:rgen:3:cgen:1:mac.im[7]
im[4][7] => pe:rgen:4:cgen:0:mac.im[7]
im[3][-8] => pe:rgen:0:cgen:3:mac.im[-8]
im[3][-8] => pe:rgen:1:cgen:2:mac.im[-8]
im[3][-8] => pe:rgen:2:cgen:1:mac.im[-8]
im[3][-8] => pe:rgen:3:cgen:0:mac.im[-8]
im[3][-7] => pe:rgen:0:cgen:3:mac.im[-7]
im[3][-7] => pe:rgen:1:cgen:2:mac.im[-7]
im[3][-7] => pe:rgen:2:cgen:1:mac.im[-7]
im[3][-7] => pe:rgen:3:cgen:0:mac.im[-7]
im[3][-6] => pe:rgen:0:cgen:3:mac.im[-6]
im[3][-6] => pe:rgen:1:cgen:2:mac.im[-6]
im[3][-6] => pe:rgen:2:cgen:1:mac.im[-6]
im[3][-6] => pe:rgen:3:cgen:0:mac.im[-6]
im[3][-5] => pe:rgen:0:cgen:3:mac.im[-5]
im[3][-5] => pe:rgen:1:cgen:2:mac.im[-5]
im[3][-5] => pe:rgen:2:cgen:1:mac.im[-5]
im[3][-5] => pe:rgen:3:cgen:0:mac.im[-5]
im[3][-4] => pe:rgen:0:cgen:3:mac.im[-4]
im[3][-4] => pe:rgen:1:cgen:2:mac.im[-4]
im[3][-4] => pe:rgen:2:cgen:1:mac.im[-4]
im[3][-4] => pe:rgen:3:cgen:0:mac.im[-4]
im[3][-3] => pe:rgen:0:cgen:3:mac.im[-3]
im[3][-3] => pe:rgen:1:cgen:2:mac.im[-3]
im[3][-3] => pe:rgen:2:cgen:1:mac.im[-3]
im[3][-3] => pe:rgen:3:cgen:0:mac.im[-3]
im[3][-2] => pe:rgen:0:cgen:3:mac.im[-2]
im[3][-2] => pe:rgen:1:cgen:2:mac.im[-2]
im[3][-2] => pe:rgen:2:cgen:1:mac.im[-2]
im[3][-2] => pe:rgen:3:cgen:0:mac.im[-2]
im[3][-1] => pe:rgen:0:cgen:3:mac.im[-1]
im[3][-1] => pe:rgen:1:cgen:2:mac.im[-1]
im[3][-1] => pe:rgen:2:cgen:1:mac.im[-1]
im[3][-1] => pe:rgen:3:cgen:0:mac.im[-1]
im[3][0] => pe:rgen:0:cgen:3:mac.im[0]
im[3][0] => pe:rgen:1:cgen:2:mac.im[0]
im[3][0] => pe:rgen:2:cgen:1:mac.im[0]
im[3][0] => pe:rgen:3:cgen:0:mac.im[0]
im[3][1] => pe:rgen:0:cgen:3:mac.im[1]
im[3][1] => pe:rgen:1:cgen:2:mac.im[1]
im[3][1] => pe:rgen:2:cgen:1:mac.im[1]
im[3][1] => pe:rgen:3:cgen:0:mac.im[1]
im[3][2] => pe:rgen:0:cgen:3:mac.im[2]
im[3][2] => pe:rgen:1:cgen:2:mac.im[2]
im[3][2] => pe:rgen:2:cgen:1:mac.im[2]
im[3][2] => pe:rgen:3:cgen:0:mac.im[2]
im[3][3] => pe:rgen:0:cgen:3:mac.im[3]
im[3][3] => pe:rgen:1:cgen:2:mac.im[3]
im[3][3] => pe:rgen:2:cgen:1:mac.im[3]
im[3][3] => pe:rgen:3:cgen:0:mac.im[3]
im[3][4] => pe:rgen:0:cgen:3:mac.im[4]
im[3][4] => pe:rgen:1:cgen:2:mac.im[4]
im[3][4] => pe:rgen:2:cgen:1:mac.im[4]
im[3][4] => pe:rgen:3:cgen:0:mac.im[4]
im[3][5] => pe:rgen:0:cgen:3:mac.im[5]
im[3][5] => pe:rgen:1:cgen:2:mac.im[5]
im[3][5] => pe:rgen:2:cgen:1:mac.im[5]
im[3][5] => pe:rgen:3:cgen:0:mac.im[5]
im[3][6] => pe:rgen:0:cgen:3:mac.im[6]
im[3][6] => pe:rgen:1:cgen:2:mac.im[6]
im[3][6] => pe:rgen:2:cgen:1:mac.im[6]
im[3][6] => pe:rgen:3:cgen:0:mac.im[6]
im[3][7] => pe:rgen:0:cgen:3:mac.im[7]
im[3][7] => pe:rgen:1:cgen:2:mac.im[7]
im[3][7] => pe:rgen:2:cgen:1:mac.im[7]
im[3][7] => pe:rgen:3:cgen:0:mac.im[7]
im[2][-8] => pe:rgen:0:cgen:2:mac.im[-8]
im[2][-8] => pe:rgen:1:cgen:1:mac.im[-8]
im[2][-8] => pe:rgen:2:cgen:0:mac.im[-8]
im[2][-7] => pe:rgen:0:cgen:2:mac.im[-7]
im[2][-7] => pe:rgen:1:cgen:1:mac.im[-7]
im[2][-7] => pe:rgen:2:cgen:0:mac.im[-7]
im[2][-6] => pe:rgen:0:cgen:2:mac.im[-6]
im[2][-6] => pe:rgen:1:cgen:1:mac.im[-6]
im[2][-6] => pe:rgen:2:cgen:0:mac.im[-6]
im[2][-5] => pe:rgen:0:cgen:2:mac.im[-5]
im[2][-5] => pe:rgen:1:cgen:1:mac.im[-5]
im[2][-5] => pe:rgen:2:cgen:0:mac.im[-5]
im[2][-4] => pe:rgen:0:cgen:2:mac.im[-4]
im[2][-4] => pe:rgen:1:cgen:1:mac.im[-4]
im[2][-4] => pe:rgen:2:cgen:0:mac.im[-4]
im[2][-3] => pe:rgen:0:cgen:2:mac.im[-3]
im[2][-3] => pe:rgen:1:cgen:1:mac.im[-3]
im[2][-3] => pe:rgen:2:cgen:0:mac.im[-3]
im[2][-2] => pe:rgen:0:cgen:2:mac.im[-2]
im[2][-2] => pe:rgen:1:cgen:1:mac.im[-2]
im[2][-2] => pe:rgen:2:cgen:0:mac.im[-2]
im[2][-1] => pe:rgen:0:cgen:2:mac.im[-1]
im[2][-1] => pe:rgen:1:cgen:1:mac.im[-1]
im[2][-1] => pe:rgen:2:cgen:0:mac.im[-1]
im[2][0] => pe:rgen:0:cgen:2:mac.im[0]
im[2][0] => pe:rgen:1:cgen:1:mac.im[0]
im[2][0] => pe:rgen:2:cgen:0:mac.im[0]
im[2][1] => pe:rgen:0:cgen:2:mac.im[1]
im[2][1] => pe:rgen:1:cgen:1:mac.im[1]
im[2][1] => pe:rgen:2:cgen:0:mac.im[1]
im[2][2] => pe:rgen:0:cgen:2:mac.im[2]
im[2][2] => pe:rgen:1:cgen:1:mac.im[2]
im[2][2] => pe:rgen:2:cgen:0:mac.im[2]
im[2][3] => pe:rgen:0:cgen:2:mac.im[3]
im[2][3] => pe:rgen:1:cgen:1:mac.im[3]
im[2][3] => pe:rgen:2:cgen:0:mac.im[3]
im[2][4] => pe:rgen:0:cgen:2:mac.im[4]
im[2][4] => pe:rgen:1:cgen:1:mac.im[4]
im[2][4] => pe:rgen:2:cgen:0:mac.im[4]
im[2][5] => pe:rgen:0:cgen:2:mac.im[5]
im[2][5] => pe:rgen:1:cgen:1:mac.im[5]
im[2][5] => pe:rgen:2:cgen:0:mac.im[5]
im[2][6] => pe:rgen:0:cgen:2:mac.im[6]
im[2][6] => pe:rgen:1:cgen:1:mac.im[6]
im[2][6] => pe:rgen:2:cgen:0:mac.im[6]
im[2][7] => pe:rgen:0:cgen:2:mac.im[7]
im[2][7] => pe:rgen:1:cgen:1:mac.im[7]
im[2][7] => pe:rgen:2:cgen:0:mac.im[7]
im[1][-8] => pe:rgen:0:cgen:1:mac.im[-8]
im[1][-8] => pe:rgen:1:cgen:0:mac.im[-8]
im[1][-7] => pe:rgen:0:cgen:1:mac.im[-7]
im[1][-7] => pe:rgen:1:cgen:0:mac.im[-7]
im[1][-6] => pe:rgen:0:cgen:1:mac.im[-6]
im[1][-6] => pe:rgen:1:cgen:0:mac.im[-6]
im[1][-5] => pe:rgen:0:cgen:1:mac.im[-5]
im[1][-5] => pe:rgen:1:cgen:0:mac.im[-5]
im[1][-4] => pe:rgen:0:cgen:1:mac.im[-4]
im[1][-4] => pe:rgen:1:cgen:0:mac.im[-4]
im[1][-3] => pe:rgen:0:cgen:1:mac.im[-3]
im[1][-3] => pe:rgen:1:cgen:0:mac.im[-3]
im[1][-2] => pe:rgen:0:cgen:1:mac.im[-2]
im[1][-2] => pe:rgen:1:cgen:0:mac.im[-2]
im[1][-1] => pe:rgen:0:cgen:1:mac.im[-1]
im[1][-1] => pe:rgen:1:cgen:0:mac.im[-1]
im[1][0] => pe:rgen:0:cgen:1:mac.im[0]
im[1][0] => pe:rgen:1:cgen:0:mac.im[0]
im[1][1] => pe:rgen:0:cgen:1:mac.im[1]
im[1][1] => pe:rgen:1:cgen:0:mac.im[1]
im[1][2] => pe:rgen:0:cgen:1:mac.im[2]
im[1][2] => pe:rgen:1:cgen:0:mac.im[2]
im[1][3] => pe:rgen:0:cgen:1:mac.im[3]
im[1][3] => pe:rgen:1:cgen:0:mac.im[3]
im[1][4] => pe:rgen:0:cgen:1:mac.im[4]
im[1][4] => pe:rgen:1:cgen:0:mac.im[4]
im[1][5] => pe:rgen:0:cgen:1:mac.im[5]
im[1][5] => pe:rgen:1:cgen:0:mac.im[5]
im[1][6] => pe:rgen:0:cgen:1:mac.im[6]
im[1][6] => pe:rgen:1:cgen:0:mac.im[6]
im[1][7] => pe:rgen:0:cgen:1:mac.im[7]
im[1][7] => pe:rgen:1:cgen:0:mac.im[7]
im[0][-8] => pe:rgen:0:cgen:0:mac.im[-8]
im[0][-7] => pe:rgen:0:cgen:0:mac.im[-7]
im[0][-6] => pe:rgen:0:cgen:0:mac.im[-6]
im[0][-5] => pe:rgen:0:cgen:0:mac.im[-5]
im[0][-4] => pe:rgen:0:cgen:0:mac.im[-4]
im[0][-3] => pe:rgen:0:cgen:0:mac.im[-3]
im[0][-2] => pe:rgen:0:cgen:0:mac.im[-2]
im[0][-1] => pe:rgen:0:cgen:0:mac.im[-1]
im[0][0] => pe:rgen:0:cgen:0:mac.im[0]
im[0][1] => pe:rgen:0:cgen:0:mac.im[1]
im[0][2] => pe:rgen:0:cgen:0:mac.im[2]
im[0][3] => pe:rgen:0:cgen:0:mac.im[3]
im[0][4] => pe:rgen:0:cgen:0:mac.im[4]
im[0][5] => pe:rgen:0:cgen:0:mac.im[5]
im[0][6] => pe:rgen:0:cgen:0:mac.im[6]
im[0][7] => pe:rgen:0:cgen:0:mac.im[7]
k[4][-8] => pe:rgen:4:cgen:0:mac.k[-8]
k[4][-8] => pe:rgen:4:cgen:1:mac.k[-8]
k[4][-8] => pe:rgen:4:cgen:2:mac.k[-8]
k[4][-8] => pe:rgen:4:cgen:3:mac.k[-8]
k[4][-7] => pe:rgen:4:cgen:0:mac.k[-7]
k[4][-7] => pe:rgen:4:cgen:1:mac.k[-7]
k[4][-7] => pe:rgen:4:cgen:2:mac.k[-7]
k[4][-7] => pe:rgen:4:cgen:3:mac.k[-7]
k[4][-6] => pe:rgen:4:cgen:0:mac.k[-6]
k[4][-6] => pe:rgen:4:cgen:1:mac.k[-6]
k[4][-6] => pe:rgen:4:cgen:2:mac.k[-6]
k[4][-6] => pe:rgen:4:cgen:3:mac.k[-6]
k[4][-5] => pe:rgen:4:cgen:0:mac.k[-5]
k[4][-5] => pe:rgen:4:cgen:1:mac.k[-5]
k[4][-5] => pe:rgen:4:cgen:2:mac.k[-5]
k[4][-5] => pe:rgen:4:cgen:3:mac.k[-5]
k[4][-4] => pe:rgen:4:cgen:0:mac.k[-4]
k[4][-4] => pe:rgen:4:cgen:1:mac.k[-4]
k[4][-4] => pe:rgen:4:cgen:2:mac.k[-4]
k[4][-4] => pe:rgen:4:cgen:3:mac.k[-4]
k[4][-3] => pe:rgen:4:cgen:0:mac.k[-3]
k[4][-3] => pe:rgen:4:cgen:1:mac.k[-3]
k[4][-3] => pe:rgen:4:cgen:2:mac.k[-3]
k[4][-3] => pe:rgen:4:cgen:3:mac.k[-3]
k[4][-2] => pe:rgen:4:cgen:0:mac.k[-2]
k[4][-2] => pe:rgen:4:cgen:1:mac.k[-2]
k[4][-2] => pe:rgen:4:cgen:2:mac.k[-2]
k[4][-2] => pe:rgen:4:cgen:3:mac.k[-2]
k[4][-1] => pe:rgen:4:cgen:0:mac.k[-1]
k[4][-1] => pe:rgen:4:cgen:1:mac.k[-1]
k[4][-1] => pe:rgen:4:cgen:2:mac.k[-1]
k[4][-1] => pe:rgen:4:cgen:3:mac.k[-1]
k[4][0] => pe:rgen:4:cgen:0:mac.k[0]
k[4][0] => pe:rgen:4:cgen:1:mac.k[0]
k[4][0] => pe:rgen:4:cgen:2:mac.k[0]
k[4][0] => pe:rgen:4:cgen:3:mac.k[0]
k[4][1] => pe:rgen:4:cgen:0:mac.k[1]
k[4][1] => pe:rgen:4:cgen:1:mac.k[1]
k[4][1] => pe:rgen:4:cgen:2:mac.k[1]
k[4][1] => pe:rgen:4:cgen:3:mac.k[1]
k[4][2] => pe:rgen:4:cgen:0:mac.k[2]
k[4][2] => pe:rgen:4:cgen:1:mac.k[2]
k[4][2] => pe:rgen:4:cgen:2:mac.k[2]
k[4][2] => pe:rgen:4:cgen:3:mac.k[2]
k[4][3] => pe:rgen:4:cgen:0:mac.k[3]
k[4][3] => pe:rgen:4:cgen:1:mac.k[3]
k[4][3] => pe:rgen:4:cgen:2:mac.k[3]
k[4][3] => pe:rgen:4:cgen:3:mac.k[3]
k[4][4] => pe:rgen:4:cgen:0:mac.k[4]
k[4][4] => pe:rgen:4:cgen:1:mac.k[4]
k[4][4] => pe:rgen:4:cgen:2:mac.k[4]
k[4][4] => pe:rgen:4:cgen:3:mac.k[4]
k[4][5] => pe:rgen:4:cgen:0:mac.k[5]
k[4][5] => pe:rgen:4:cgen:1:mac.k[5]
k[4][5] => pe:rgen:4:cgen:2:mac.k[5]
k[4][5] => pe:rgen:4:cgen:3:mac.k[5]
k[4][6] => pe:rgen:4:cgen:0:mac.k[6]
k[4][6] => pe:rgen:4:cgen:1:mac.k[6]
k[4][6] => pe:rgen:4:cgen:2:mac.k[6]
k[4][6] => pe:rgen:4:cgen:3:mac.k[6]
k[4][7] => pe:rgen:4:cgen:0:mac.k[7]
k[4][7] => pe:rgen:4:cgen:1:mac.k[7]
k[4][7] => pe:rgen:4:cgen:2:mac.k[7]
k[4][7] => pe:rgen:4:cgen:3:mac.k[7]
k[3][-8] => pe:rgen:3:cgen:0:mac.k[-8]
k[3][-8] => pe:rgen:3:cgen:1:mac.k[-8]
k[3][-8] => pe:rgen:3:cgen:2:mac.k[-8]
k[3][-8] => pe:rgen:3:cgen:3:mac.k[-8]
k[3][-7] => pe:rgen:3:cgen:0:mac.k[-7]
k[3][-7] => pe:rgen:3:cgen:1:mac.k[-7]
k[3][-7] => pe:rgen:3:cgen:2:mac.k[-7]
k[3][-7] => pe:rgen:3:cgen:3:mac.k[-7]
k[3][-6] => pe:rgen:3:cgen:0:mac.k[-6]
k[3][-6] => pe:rgen:3:cgen:1:mac.k[-6]
k[3][-6] => pe:rgen:3:cgen:2:mac.k[-6]
k[3][-6] => pe:rgen:3:cgen:3:mac.k[-6]
k[3][-5] => pe:rgen:3:cgen:0:mac.k[-5]
k[3][-5] => pe:rgen:3:cgen:1:mac.k[-5]
k[3][-5] => pe:rgen:3:cgen:2:mac.k[-5]
k[3][-5] => pe:rgen:3:cgen:3:mac.k[-5]
k[3][-4] => pe:rgen:3:cgen:0:mac.k[-4]
k[3][-4] => pe:rgen:3:cgen:1:mac.k[-4]
k[3][-4] => pe:rgen:3:cgen:2:mac.k[-4]
k[3][-4] => pe:rgen:3:cgen:3:mac.k[-4]
k[3][-3] => pe:rgen:3:cgen:0:mac.k[-3]
k[3][-3] => pe:rgen:3:cgen:1:mac.k[-3]
k[3][-3] => pe:rgen:3:cgen:2:mac.k[-3]
k[3][-3] => pe:rgen:3:cgen:3:mac.k[-3]
k[3][-2] => pe:rgen:3:cgen:0:mac.k[-2]
k[3][-2] => pe:rgen:3:cgen:1:mac.k[-2]
k[3][-2] => pe:rgen:3:cgen:2:mac.k[-2]
k[3][-2] => pe:rgen:3:cgen:3:mac.k[-2]
k[3][-1] => pe:rgen:3:cgen:0:mac.k[-1]
k[3][-1] => pe:rgen:3:cgen:1:mac.k[-1]
k[3][-1] => pe:rgen:3:cgen:2:mac.k[-1]
k[3][-1] => pe:rgen:3:cgen:3:mac.k[-1]
k[3][0] => pe:rgen:3:cgen:0:mac.k[0]
k[3][0] => pe:rgen:3:cgen:1:mac.k[0]
k[3][0] => pe:rgen:3:cgen:2:mac.k[0]
k[3][0] => pe:rgen:3:cgen:3:mac.k[0]
k[3][1] => pe:rgen:3:cgen:0:mac.k[1]
k[3][1] => pe:rgen:3:cgen:1:mac.k[1]
k[3][1] => pe:rgen:3:cgen:2:mac.k[1]
k[3][1] => pe:rgen:3:cgen:3:mac.k[1]
k[3][2] => pe:rgen:3:cgen:0:mac.k[2]
k[3][2] => pe:rgen:3:cgen:1:mac.k[2]
k[3][2] => pe:rgen:3:cgen:2:mac.k[2]
k[3][2] => pe:rgen:3:cgen:3:mac.k[2]
k[3][3] => pe:rgen:3:cgen:0:mac.k[3]
k[3][3] => pe:rgen:3:cgen:1:mac.k[3]
k[3][3] => pe:rgen:3:cgen:2:mac.k[3]
k[3][3] => pe:rgen:3:cgen:3:mac.k[3]
k[3][4] => pe:rgen:3:cgen:0:mac.k[4]
k[3][4] => pe:rgen:3:cgen:1:mac.k[4]
k[3][4] => pe:rgen:3:cgen:2:mac.k[4]
k[3][4] => pe:rgen:3:cgen:3:mac.k[4]
k[3][5] => pe:rgen:3:cgen:0:mac.k[5]
k[3][5] => pe:rgen:3:cgen:1:mac.k[5]
k[3][5] => pe:rgen:3:cgen:2:mac.k[5]
k[3][5] => pe:rgen:3:cgen:3:mac.k[5]
k[3][6] => pe:rgen:3:cgen:0:mac.k[6]
k[3][6] => pe:rgen:3:cgen:1:mac.k[6]
k[3][6] => pe:rgen:3:cgen:2:mac.k[6]
k[3][6] => pe:rgen:3:cgen:3:mac.k[6]
k[3][7] => pe:rgen:3:cgen:0:mac.k[7]
k[3][7] => pe:rgen:3:cgen:1:mac.k[7]
k[3][7] => pe:rgen:3:cgen:2:mac.k[7]
k[3][7] => pe:rgen:3:cgen:3:mac.k[7]
k[2][-8] => pe:rgen:2:cgen:0:mac.k[-8]
k[2][-8] => pe:rgen:2:cgen:1:mac.k[-8]
k[2][-8] => pe:rgen:2:cgen:2:mac.k[-8]
k[2][-8] => pe:rgen:2:cgen:3:mac.k[-8]
k[2][-7] => pe:rgen:2:cgen:0:mac.k[-7]
k[2][-7] => pe:rgen:2:cgen:1:mac.k[-7]
k[2][-7] => pe:rgen:2:cgen:2:mac.k[-7]
k[2][-7] => pe:rgen:2:cgen:3:mac.k[-7]
k[2][-6] => pe:rgen:2:cgen:0:mac.k[-6]
k[2][-6] => pe:rgen:2:cgen:1:mac.k[-6]
k[2][-6] => pe:rgen:2:cgen:2:mac.k[-6]
k[2][-6] => pe:rgen:2:cgen:3:mac.k[-6]
k[2][-5] => pe:rgen:2:cgen:0:mac.k[-5]
k[2][-5] => pe:rgen:2:cgen:1:mac.k[-5]
k[2][-5] => pe:rgen:2:cgen:2:mac.k[-5]
k[2][-5] => pe:rgen:2:cgen:3:mac.k[-5]
k[2][-4] => pe:rgen:2:cgen:0:mac.k[-4]
k[2][-4] => pe:rgen:2:cgen:1:mac.k[-4]
k[2][-4] => pe:rgen:2:cgen:2:mac.k[-4]
k[2][-4] => pe:rgen:2:cgen:3:mac.k[-4]
k[2][-3] => pe:rgen:2:cgen:0:mac.k[-3]
k[2][-3] => pe:rgen:2:cgen:1:mac.k[-3]
k[2][-3] => pe:rgen:2:cgen:2:mac.k[-3]
k[2][-3] => pe:rgen:2:cgen:3:mac.k[-3]
k[2][-2] => pe:rgen:2:cgen:0:mac.k[-2]
k[2][-2] => pe:rgen:2:cgen:1:mac.k[-2]
k[2][-2] => pe:rgen:2:cgen:2:mac.k[-2]
k[2][-2] => pe:rgen:2:cgen:3:mac.k[-2]
k[2][-1] => pe:rgen:2:cgen:0:mac.k[-1]
k[2][-1] => pe:rgen:2:cgen:1:mac.k[-1]
k[2][-1] => pe:rgen:2:cgen:2:mac.k[-1]
k[2][-1] => pe:rgen:2:cgen:3:mac.k[-1]
k[2][0] => pe:rgen:2:cgen:0:mac.k[0]
k[2][0] => pe:rgen:2:cgen:1:mac.k[0]
k[2][0] => pe:rgen:2:cgen:2:mac.k[0]
k[2][0] => pe:rgen:2:cgen:3:mac.k[0]
k[2][1] => pe:rgen:2:cgen:0:mac.k[1]
k[2][1] => pe:rgen:2:cgen:1:mac.k[1]
k[2][1] => pe:rgen:2:cgen:2:mac.k[1]
k[2][1] => pe:rgen:2:cgen:3:mac.k[1]
k[2][2] => pe:rgen:2:cgen:0:mac.k[2]
k[2][2] => pe:rgen:2:cgen:1:mac.k[2]
k[2][2] => pe:rgen:2:cgen:2:mac.k[2]
k[2][2] => pe:rgen:2:cgen:3:mac.k[2]
k[2][3] => pe:rgen:2:cgen:0:mac.k[3]
k[2][3] => pe:rgen:2:cgen:1:mac.k[3]
k[2][3] => pe:rgen:2:cgen:2:mac.k[3]
k[2][3] => pe:rgen:2:cgen:3:mac.k[3]
k[2][4] => pe:rgen:2:cgen:0:mac.k[4]
k[2][4] => pe:rgen:2:cgen:1:mac.k[4]
k[2][4] => pe:rgen:2:cgen:2:mac.k[4]
k[2][4] => pe:rgen:2:cgen:3:mac.k[4]
k[2][5] => pe:rgen:2:cgen:0:mac.k[5]
k[2][5] => pe:rgen:2:cgen:1:mac.k[5]
k[2][5] => pe:rgen:2:cgen:2:mac.k[5]
k[2][5] => pe:rgen:2:cgen:3:mac.k[5]
k[2][6] => pe:rgen:2:cgen:0:mac.k[6]
k[2][6] => pe:rgen:2:cgen:1:mac.k[6]
k[2][6] => pe:rgen:2:cgen:2:mac.k[6]
k[2][6] => pe:rgen:2:cgen:3:mac.k[6]
k[2][7] => pe:rgen:2:cgen:0:mac.k[7]
k[2][7] => pe:rgen:2:cgen:1:mac.k[7]
k[2][7] => pe:rgen:2:cgen:2:mac.k[7]
k[2][7] => pe:rgen:2:cgen:3:mac.k[7]
k[1][-8] => pe:rgen:1:cgen:0:mac.k[-8]
k[1][-8] => pe:rgen:1:cgen:1:mac.k[-8]
k[1][-8] => pe:rgen:1:cgen:2:mac.k[-8]
k[1][-8] => pe:rgen:1:cgen:3:mac.k[-8]
k[1][-7] => pe:rgen:1:cgen:0:mac.k[-7]
k[1][-7] => pe:rgen:1:cgen:1:mac.k[-7]
k[1][-7] => pe:rgen:1:cgen:2:mac.k[-7]
k[1][-7] => pe:rgen:1:cgen:3:mac.k[-7]
k[1][-6] => pe:rgen:1:cgen:0:mac.k[-6]
k[1][-6] => pe:rgen:1:cgen:1:mac.k[-6]
k[1][-6] => pe:rgen:1:cgen:2:mac.k[-6]
k[1][-6] => pe:rgen:1:cgen:3:mac.k[-6]
k[1][-5] => pe:rgen:1:cgen:0:mac.k[-5]
k[1][-5] => pe:rgen:1:cgen:1:mac.k[-5]
k[1][-5] => pe:rgen:1:cgen:2:mac.k[-5]
k[1][-5] => pe:rgen:1:cgen:3:mac.k[-5]
k[1][-4] => pe:rgen:1:cgen:0:mac.k[-4]
k[1][-4] => pe:rgen:1:cgen:1:mac.k[-4]
k[1][-4] => pe:rgen:1:cgen:2:mac.k[-4]
k[1][-4] => pe:rgen:1:cgen:3:mac.k[-4]
k[1][-3] => pe:rgen:1:cgen:0:mac.k[-3]
k[1][-3] => pe:rgen:1:cgen:1:mac.k[-3]
k[1][-3] => pe:rgen:1:cgen:2:mac.k[-3]
k[1][-3] => pe:rgen:1:cgen:3:mac.k[-3]
k[1][-2] => pe:rgen:1:cgen:0:mac.k[-2]
k[1][-2] => pe:rgen:1:cgen:1:mac.k[-2]
k[1][-2] => pe:rgen:1:cgen:2:mac.k[-2]
k[1][-2] => pe:rgen:1:cgen:3:mac.k[-2]
k[1][-1] => pe:rgen:1:cgen:0:mac.k[-1]
k[1][-1] => pe:rgen:1:cgen:1:mac.k[-1]
k[1][-1] => pe:rgen:1:cgen:2:mac.k[-1]
k[1][-1] => pe:rgen:1:cgen:3:mac.k[-1]
k[1][0] => pe:rgen:1:cgen:0:mac.k[0]
k[1][0] => pe:rgen:1:cgen:1:mac.k[0]
k[1][0] => pe:rgen:1:cgen:2:mac.k[0]
k[1][0] => pe:rgen:1:cgen:3:mac.k[0]
k[1][1] => pe:rgen:1:cgen:0:mac.k[1]
k[1][1] => pe:rgen:1:cgen:1:mac.k[1]
k[1][1] => pe:rgen:1:cgen:2:mac.k[1]
k[1][1] => pe:rgen:1:cgen:3:mac.k[1]
k[1][2] => pe:rgen:1:cgen:0:mac.k[2]
k[1][2] => pe:rgen:1:cgen:1:mac.k[2]
k[1][2] => pe:rgen:1:cgen:2:mac.k[2]
k[1][2] => pe:rgen:1:cgen:3:mac.k[2]
k[1][3] => pe:rgen:1:cgen:0:mac.k[3]
k[1][3] => pe:rgen:1:cgen:1:mac.k[3]
k[1][3] => pe:rgen:1:cgen:2:mac.k[3]
k[1][3] => pe:rgen:1:cgen:3:mac.k[3]
k[1][4] => pe:rgen:1:cgen:0:mac.k[4]
k[1][4] => pe:rgen:1:cgen:1:mac.k[4]
k[1][4] => pe:rgen:1:cgen:2:mac.k[4]
k[1][4] => pe:rgen:1:cgen:3:mac.k[4]
k[1][5] => pe:rgen:1:cgen:0:mac.k[5]
k[1][5] => pe:rgen:1:cgen:1:mac.k[5]
k[1][5] => pe:rgen:1:cgen:2:mac.k[5]
k[1][5] => pe:rgen:1:cgen:3:mac.k[5]
k[1][6] => pe:rgen:1:cgen:0:mac.k[6]
k[1][6] => pe:rgen:1:cgen:1:mac.k[6]
k[1][6] => pe:rgen:1:cgen:2:mac.k[6]
k[1][6] => pe:rgen:1:cgen:3:mac.k[6]
k[1][7] => pe:rgen:1:cgen:0:mac.k[7]
k[1][7] => pe:rgen:1:cgen:1:mac.k[7]
k[1][7] => pe:rgen:1:cgen:2:mac.k[7]
k[1][7] => pe:rgen:1:cgen:3:mac.k[7]
k[0][-8] => pe:rgen:0:cgen:0:mac.k[-8]
k[0][-8] => pe:rgen:0:cgen:1:mac.k[-8]
k[0][-8] => pe:rgen:0:cgen:2:mac.k[-8]
k[0][-8] => pe:rgen:0:cgen:3:mac.k[-8]
k[0][-7] => pe:rgen:0:cgen:0:mac.k[-7]
k[0][-7] => pe:rgen:0:cgen:1:mac.k[-7]
k[0][-7] => pe:rgen:0:cgen:2:mac.k[-7]
k[0][-7] => pe:rgen:0:cgen:3:mac.k[-7]
k[0][-6] => pe:rgen:0:cgen:0:mac.k[-6]
k[0][-6] => pe:rgen:0:cgen:1:mac.k[-6]
k[0][-6] => pe:rgen:0:cgen:2:mac.k[-6]
k[0][-6] => pe:rgen:0:cgen:3:mac.k[-6]
k[0][-5] => pe:rgen:0:cgen:0:mac.k[-5]
k[0][-5] => pe:rgen:0:cgen:1:mac.k[-5]
k[0][-5] => pe:rgen:0:cgen:2:mac.k[-5]
k[0][-5] => pe:rgen:0:cgen:3:mac.k[-5]
k[0][-4] => pe:rgen:0:cgen:0:mac.k[-4]
k[0][-4] => pe:rgen:0:cgen:1:mac.k[-4]
k[0][-4] => pe:rgen:0:cgen:2:mac.k[-4]
k[0][-4] => pe:rgen:0:cgen:3:mac.k[-4]
k[0][-3] => pe:rgen:0:cgen:0:mac.k[-3]
k[0][-3] => pe:rgen:0:cgen:1:mac.k[-3]
k[0][-3] => pe:rgen:0:cgen:2:mac.k[-3]
k[0][-3] => pe:rgen:0:cgen:3:mac.k[-3]
k[0][-2] => pe:rgen:0:cgen:0:mac.k[-2]
k[0][-2] => pe:rgen:0:cgen:1:mac.k[-2]
k[0][-2] => pe:rgen:0:cgen:2:mac.k[-2]
k[0][-2] => pe:rgen:0:cgen:3:mac.k[-2]
k[0][-1] => pe:rgen:0:cgen:0:mac.k[-1]
k[0][-1] => pe:rgen:0:cgen:1:mac.k[-1]
k[0][-1] => pe:rgen:0:cgen:2:mac.k[-1]
k[0][-1] => pe:rgen:0:cgen:3:mac.k[-1]
k[0][0] => pe:rgen:0:cgen:0:mac.k[0]
k[0][0] => pe:rgen:0:cgen:1:mac.k[0]
k[0][0] => pe:rgen:0:cgen:2:mac.k[0]
k[0][0] => pe:rgen:0:cgen:3:mac.k[0]
k[0][1] => pe:rgen:0:cgen:0:mac.k[1]
k[0][1] => pe:rgen:0:cgen:1:mac.k[1]
k[0][1] => pe:rgen:0:cgen:2:mac.k[1]
k[0][1] => pe:rgen:0:cgen:3:mac.k[1]
k[0][2] => pe:rgen:0:cgen:0:mac.k[2]
k[0][2] => pe:rgen:0:cgen:1:mac.k[2]
k[0][2] => pe:rgen:0:cgen:2:mac.k[2]
k[0][2] => pe:rgen:0:cgen:3:mac.k[2]
k[0][3] => pe:rgen:0:cgen:0:mac.k[3]
k[0][3] => pe:rgen:0:cgen:1:mac.k[3]
k[0][3] => pe:rgen:0:cgen:2:mac.k[3]
k[0][3] => pe:rgen:0:cgen:3:mac.k[3]
k[0][4] => pe:rgen:0:cgen:0:mac.k[4]
k[0][4] => pe:rgen:0:cgen:1:mac.k[4]
k[0][4] => pe:rgen:0:cgen:2:mac.k[4]
k[0][4] => pe:rgen:0:cgen:3:mac.k[4]
k[0][5] => pe:rgen:0:cgen:0:mac.k[5]
k[0][5] => pe:rgen:0:cgen:1:mac.k[5]
k[0][5] => pe:rgen:0:cgen:2:mac.k[5]
k[0][5] => pe:rgen:0:cgen:3:mac.k[5]
k[0][6] => pe:rgen:0:cgen:0:mac.k[6]
k[0][6] => pe:rgen:0:cgen:1:mac.k[6]
k[0][6] => pe:rgen:0:cgen:2:mac.k[6]
k[0][6] => pe:rgen:0:cgen:3:mac.k[6]
k[0][7] => pe:rgen:0:cgen:0:mac.k[7]
k[0][7] => pe:rgen:0:cgen:1:mac.k[7]
k[0][7] => pe:rgen:0:cgen:2:mac.k[7]
k[0][7] => pe:rgen:0:cgen:3:mac.k[7]
om[3][-8] <= binary_adder_tree:sum:3:add.result[-8]
om[3][-7] <= binary_adder_tree:sum:3:add.result[-7]
om[3][-6] <= binary_adder_tree:sum:3:add.result[-6]
om[3][-5] <= binary_adder_tree:sum:3:add.result[-5]
om[3][-4] <= binary_adder_tree:sum:3:add.result[-4]
om[3][-3] <= binary_adder_tree:sum:3:add.result[-3]
om[3][-2] <= binary_adder_tree:sum:3:add.result[-2]
om[3][-1] <= binary_adder_tree:sum:3:add.result[-1]
om[3][0] <= binary_adder_tree:sum:3:add.result[0]
om[3][1] <= binary_adder_tree:sum:3:add.result[1]
om[3][2] <= binary_adder_tree:sum:3:add.result[2]
om[3][3] <= binary_adder_tree:sum:3:add.result[3]
om[3][4] <= binary_adder_tree:sum:3:add.result[4]
om[3][5] <= binary_adder_tree:sum:3:add.result[5]
om[3][6] <= binary_adder_tree:sum:3:add.result[6]
om[3][7] <= binary_adder_tree:sum:3:add.result[7]
om[2][-8] <= binary_adder_tree:sum:2:add.result[-8]
om[2][-7] <= binary_adder_tree:sum:2:add.result[-7]
om[2][-6] <= binary_adder_tree:sum:2:add.result[-6]
om[2][-5] <= binary_adder_tree:sum:2:add.result[-5]
om[2][-4] <= binary_adder_tree:sum:2:add.result[-4]
om[2][-3] <= binary_adder_tree:sum:2:add.result[-3]
om[2][-2] <= binary_adder_tree:sum:2:add.result[-2]
om[2][-1] <= binary_adder_tree:sum:2:add.result[-1]
om[2][0] <= binary_adder_tree:sum:2:add.result[0]
om[2][1] <= binary_adder_tree:sum:2:add.result[1]
om[2][2] <= binary_adder_tree:sum:2:add.result[2]
om[2][3] <= binary_adder_tree:sum:2:add.result[3]
om[2][4] <= binary_adder_tree:sum:2:add.result[4]
om[2][5] <= binary_adder_tree:sum:2:add.result[5]
om[2][6] <= binary_adder_tree:sum:2:add.result[6]
om[2][7] <= binary_adder_tree:sum:2:add.result[7]
om[1][-8] <= binary_adder_tree:sum:1:add.result[-8]
om[1][-7] <= binary_adder_tree:sum:1:add.result[-7]
om[1][-6] <= binary_adder_tree:sum:1:add.result[-6]
om[1][-5] <= binary_adder_tree:sum:1:add.result[-5]
om[1][-4] <= binary_adder_tree:sum:1:add.result[-4]
om[1][-3] <= binary_adder_tree:sum:1:add.result[-3]
om[1][-2] <= binary_adder_tree:sum:1:add.result[-2]
om[1][-1] <= binary_adder_tree:sum:1:add.result[-1]
om[1][0] <= binary_adder_tree:sum:1:add.result[0]
om[1][1] <= binary_adder_tree:sum:1:add.result[1]
om[1][2] <= binary_adder_tree:sum:1:add.result[2]
om[1][3] <= binary_adder_tree:sum:1:add.result[3]
om[1][4] <= binary_adder_tree:sum:1:add.result[4]
om[1][5] <= binary_adder_tree:sum:1:add.result[5]
om[1][6] <= binary_adder_tree:sum:1:add.result[6]
om[1][7] <= binary_adder_tree:sum:1:add.result[7]
om[0][-8] <= binary_adder_tree:sum:0:add.result[-8]
om[0][-7] <= binary_adder_tree:sum:0:add.result[-7]
om[0][-6] <= binary_adder_tree:sum:0:add.result[-6]
om[0][-5] <= binary_adder_tree:sum:0:add.result[-5]
om[0][-4] <= binary_adder_tree:sum:0:add.result[-4]
om[0][-3] <= binary_adder_tree:sum:0:add.result[-3]
om[0][-2] <= binary_adder_tree:sum:0:add.result[-2]
om[0][-1] <= binary_adder_tree:sum:0:add.result[-1]
om[0][0] <= binary_adder_tree:sum:0:add.result[0]
om[0][1] <= binary_adder_tree:sum:0:add.result[1]
om[0][2] <= binary_adder_tree:sum:0:add.result[2]
om[0][3] <= binary_adder_tree:sum:0:add.result[3]
om[0][4] <= binary_adder_tree:sum:0:add.result[4]
om[0][5] <= binary_adder_tree:sum:0:add.result[5]
om[0][6] <= binary_adder_tree:sum:0:add.result[6]
om[0][7] <= binary_adder_tree:sum:0:add.result[7]


|pe_array|pe:\rgen:0:cgen:0:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:0:cgen:0:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:0:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:0:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:1:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:0:cgen:1:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:1:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:1:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:2:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:0:cgen:2:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:2:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:2:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:3:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:0:cgen:3:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:3:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:0:cgen:3:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:0:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:1:cgen:0:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:0:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:0:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:1:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:1:cgen:1:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:1:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:1:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:2:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:1:cgen:2:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:2:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:2:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:3:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:1:cgen:3:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:3:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:1:cgen:3:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:0:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:2:cgen:0:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:0:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:0:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:1:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:2:cgen:1:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:1:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:1:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:2:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:2:cgen:2:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:2:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:2:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:3:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:2:cgen:3:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:3:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:2:cgen:3:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:0:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:3:cgen:0:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:0:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:0:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:1:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:3:cgen:1:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:1:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:1:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:2:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:3:cgen:2:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:2:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:2:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:3:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:3:cgen:3:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:3:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:3:cgen:3:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:0:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:4:cgen:0:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:0:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:0:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:1:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:4:cgen:1:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:1:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:1:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:2:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:4:cgen:2:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:2:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:2:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:3:mac
ck => regn:acc.ck
rstn => regn:acc.rstn
im[-8] => multiplier:mul.a[-15]
im[-7] => multiplier:mul.a[-14]
im[-6] => multiplier:mul.a[-13]
im[-5] => multiplier:mul.a[-12]
im[-4] => multiplier:mul.a[-11]
im[-3] => multiplier:mul.a[-10]
im[-2] => multiplier:mul.a[-9]
im[-1] => multiplier:mul.a[-8]
im[0] => multiplier:mul.a[-7]
im[1] => multiplier:mul.a[-6]
im[2] => multiplier:mul.a[-5]
im[3] => multiplier:mul.a[-4]
im[4] => multiplier:mul.a[-3]
im[5] => multiplier:mul.a[-2]
im[6] => multiplier:mul.a[-1]
im[7] => multiplier:mul.a[0]
k[-8] => multiplier:mul.b[-15]
k[-7] => multiplier:mul.b[-14]
k[-6] => multiplier:mul.b[-13]
k[-5] => multiplier:mul.b[-12]
k[-4] => multiplier:mul.b[-11]
k[-3] => multiplier:mul.b[-10]
k[-2] => multiplier:mul.b[-9]
k[-1] => multiplier:mul.b[-8]
k[0] => multiplier:mul.b[-7]
k[1] => multiplier:mul.b[-6]
k[2] => multiplier:mul.b[-5]
k[3] => multiplier:mul.b[-4]
k[4] => multiplier:mul.b[-3]
k[5] => multiplier:mul.b[-2]
k[6] => multiplier:mul.b[-1]
k[7] => multiplier:mul.b[0]
psum[-8] <= regn:acc.q[-13]
psum[-7] <= regn:acc.q[-12]
psum[-6] <= regn:acc.q[-11]
psum[-5] <= regn:acc.q[-10]
psum[-4] <= regn:acc.q[-9]
psum[-3] <= regn:acc.q[-8]
psum[-2] <= regn:acc.q[-7]
psum[-1] <= regn:acc.q[-6]
psum[0] <= regn:acc.q[-5]
psum[1] <= regn:acc.q[-4]
psum[2] <= regn:acc.q[-3]
psum[3] <= regn:acc.q[-2]
psum[4] <= regn:acc.q[-1]
psum[5] <= regn:acc.q[0]
psum[6] <= regn:acc.q[1]
psum[7] <= regn:acc.q[2]


|pe_array|pe:\rgen:4:cgen:3:mac|multiplier:mul
a[-15] => Mult0.IN15
a[-14] => Mult0.IN14
a[-13] => Mult0.IN13
a[-12] => Mult0.IN12
a[-11] => Mult0.IN11
a[-10] => Mult0.IN10
a[-9] => Mult0.IN9
a[-8] => Mult0.IN8
a[-7] => Mult0.IN7
a[-6] => Mult0.IN6
a[-5] => Mult0.IN5
a[-4] => Mult0.IN4
a[-3] => Mult0.IN3
a[-2] => Mult0.IN2
a[-1] => Mult0.IN1
a[0] => Mult0.IN0
b[-15] => Mult0.IN31
b[-14] => Mult0.IN30
b[-13] => Mult0.IN29
b[-12] => Mult0.IN28
b[-11] => Mult0.IN27
b[-10] => Mult0.IN26
b[-9] => Mult0.IN25
b[-8] => Mult0.IN24
b[-7] => Mult0.IN23
b[-6] => Mult0.IN22
b[-5] => Mult0.IN21
b[-4] => Mult0.IN20
b[-3] => Mult0.IN19
b[-2] => Mult0.IN18
b[-1] => Mult0.IN17
b[0] => Mult0.IN16
res[-30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:3:mac|adder:add
a[-30] => Add0.IN34
a[-29] => Add0.IN33
a[-28] => Add0.IN32
a[-27] => Add0.IN31
a[-26] => Add0.IN30
a[-25] => Add0.IN29
a[-24] => Add0.IN28
a[-23] => Add0.IN27
a[-22] => Add0.IN26
a[-21] => Add0.IN25
a[-20] => Add0.IN24
a[-19] => Add0.IN23
a[-18] => Add0.IN22
a[-17] => Add0.IN21
a[-16] => Add0.IN20
a[-15] => Add0.IN19
a[-14] => Add0.IN18
a[-13] => Add0.IN17
a[-12] => Add0.IN16
a[-11] => Add0.IN15
a[-10] => Add0.IN14
a[-9] => Add0.IN13
a[-8] => Add0.IN12
a[-7] => Add0.IN11
a[-6] => Add0.IN10
a[-5] => Add0.IN9
a[-4] => Add0.IN8
a[-3] => Add0.IN7
a[-2] => Add0.IN6
a[-1] => Add0.IN5
a[0] => Add0.IN4
a[1] => Add0.IN3
a[2] => Add0.IN1
a[2] => Add0.IN2
b[-30] => Add0.IN68
b[-29] => Add0.IN67
b[-28] => Add0.IN66
b[-27] => Add0.IN65
b[-26] => Add0.IN64
b[-25] => Add0.IN63
b[-24] => Add0.IN62
b[-23] => Add0.IN61
b[-22] => Add0.IN60
b[-21] => Add0.IN59
b[-20] => Add0.IN58
b[-19] => Add0.IN57
b[-18] => Add0.IN56
b[-17] => Add0.IN55
b[-16] => Add0.IN54
b[-15] => Add0.IN53
b[-14] => Add0.IN52
b[-13] => Add0.IN51
b[-12] => Add0.IN50
b[-11] => Add0.IN49
b[-10] => Add0.IN48
b[-9] => Add0.IN47
b[-8] => Add0.IN46
b[-7] => Add0.IN45
b[-6] => Add0.IN44
b[-5] => Add0.IN43
b[-4] => Add0.IN42
b[-3] => Add0.IN41
b[-2] => Add0.IN40
b[-1] => Add0.IN39
b[0] => Add0.IN38
b[1] => Add0.IN37
b[2] => Add0.IN35
b[2] => Add0.IN36
res[-30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|pe:\rgen:4:cgen:3:mac|regn:acc
d[-30] => q[-30]~reg0.DATAIN
d[-29] => q[-29]~reg0.DATAIN
d[-28] => q[-28]~reg0.DATAIN
d[-27] => q[-27]~reg0.DATAIN
d[-26] => q[-26]~reg0.DATAIN
d[-25] => q[-25]~reg0.DATAIN
d[-24] => q[-24]~reg0.DATAIN
d[-23] => q[-23]~reg0.DATAIN
d[-22] => q[-22]~reg0.DATAIN
d[-21] => q[-21]~reg0.DATAIN
d[-20] => q[-20]~reg0.DATAIN
d[-19] => q[-19]~reg0.DATAIN
d[-18] => q[-18]~reg0.DATAIN
d[-17] => q[-17]~reg0.DATAIN
d[-16] => q[-16]~reg0.DATAIN
d[-15] => q[-15]~reg0.DATAIN
d[-14] => q[-14]~reg0.DATAIN
d[-13] => q[-13]~reg0.DATAIN
d[-12] => q[-12]~reg0.DATAIN
d[-11] => q[-11]~reg0.DATAIN
d[-10] => q[-10]~reg0.DATAIN
d[-9] => q[-9]~reg0.DATAIN
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ck => q[-30]~reg0.CLK
ck => q[-29]~reg0.CLK
ck => q[-28]~reg0.CLK
ck => q[-27]~reg0.CLK
ck => q[-26]~reg0.CLK
ck => q[-25]~reg0.CLK
ck => q[-24]~reg0.CLK
ck => q[-23]~reg0.CLK
ck => q[-22]~reg0.CLK
ck => q[-21]~reg0.CLK
ck => q[-20]~reg0.CLK
ck => q[-19]~reg0.CLK
ck => q[-18]~reg0.CLK
ck => q[-17]~reg0.CLK
ck => q[-16]~reg0.CLK
ck => q[-15]~reg0.CLK
ck => q[-14]~reg0.CLK
ck => q[-13]~reg0.CLK
ck => q[-12]~reg0.CLK
ck => q[-11]~reg0.CLK
ck => q[-10]~reg0.CLK
ck => q[-9]~reg0.CLK
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
rstn => q[-30]~reg0.ACLR
rstn => q[-29]~reg0.ACLR
rstn => q[-28]~reg0.ACLR
rstn => q[-27]~reg0.ACLR
rstn => q[-26]~reg0.ACLR
rstn => q[-25]~reg0.ACLR
rstn => q[-24]~reg0.ACLR
rstn => q[-23]~reg0.ACLR
rstn => q[-22]~reg0.ACLR
rstn => q[-21]~reg0.ACLR
rstn => q[-20]~reg0.ACLR
rstn => q[-19]~reg0.ACLR
rstn => q[-18]~reg0.ACLR
rstn => q[-17]~reg0.ACLR
rstn => q[-16]~reg0.ACLR
rstn => q[-15]~reg0.ACLR
rstn => q[-14]~reg0.ACLR
rstn => q[-13]~reg0.ACLR
rstn => q[-12]~reg0.ACLR
rstn => q[-11]~reg0.ACLR
rstn => q[-10]~reg0.ACLR
rstn => q[-9]~reg0.ACLR
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
en => q[-30]~reg0.ENA
en => q[-29]~reg0.ENA
en => q[-28]~reg0.ENA
en => q[-27]~reg0.ENA
en => q[-26]~reg0.ENA
en => q[-25]~reg0.ENA
en => q[-24]~reg0.ENA
en => q[-23]~reg0.ENA
en => q[-22]~reg0.ENA
en => q[-21]~reg0.ENA
en => q[-20]~reg0.ENA
en => q[-19]~reg0.ENA
en => q[-18]~reg0.ENA
en => q[-17]~reg0.ENA
en => q[-16]~reg0.ENA
en => q[-15]~reg0.ENA
en => q[-14]~reg0.ENA
en => q[-13]~reg0.ENA
en => q[-12]~reg0.ENA
en => q[-11]~reg0.ENA
en => q[-10]~reg0.ENA
en => q[-9]~reg0.ENA
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
q[-30] <= q[-30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-29] <= q[-29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-28] <= q[-28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-27] <= q[-27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-26] <= q[-26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-25] <= q[-25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-24] <= q[-24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-23] <= q[-23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-22] <= q[-22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-21] <= q[-21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-20] <= q[-20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-19] <= q[-19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-18] <= q[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-17] <= q[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-16] <= q[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-15] <= q[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-14] <= q[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-13] <= q[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-12] <= q[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-11] <= q[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-10] <= q[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-9] <= q[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add
ck => regn:r0_0.ck
ck => regn:r0_1.ck
ck => regn:r1_0.ck
ck => regn:r1_1.ck
rstn => regn:r0_0.rstn
rstn => regn:r0_1.rstn
rstn => regn:r1_0.rstn
rstn => regn:r1_1.rstn
a[-8] => adder:s0_0.a[-8]
a[-7] => adder:s0_0.a[-7]
a[-6] => adder:s0_0.a[-6]
a[-5] => adder:s0_0.a[-5]
a[-4] => adder:s0_0.a[-4]
a[-3] => adder:s0_0.a[-3]
a[-2] => adder:s0_0.a[-2]
a[-1] => adder:s0_0.a[-1]
a[0] => adder:s0_0.a[0]
a[1] => adder:s0_0.a[1]
a[2] => adder:s0_0.a[2]
a[3] => adder:s0_0.a[3]
a[4] => adder:s0_0.a[4]
a[5] => adder:s0_0.a[5]
a[6] => adder:s0_0.a[6]
a[7] => adder:s0_0.a[7]
b[-8] => adder:s0_0.b[-8]
b[-7] => adder:s0_0.b[-7]
b[-6] => adder:s0_0.b[-6]
b[-5] => adder:s0_0.b[-5]
b[-4] => adder:s0_0.b[-4]
b[-3] => adder:s0_0.b[-3]
b[-2] => adder:s0_0.b[-2]
b[-1] => adder:s0_0.b[-1]
b[0] => adder:s0_0.b[0]
b[1] => adder:s0_0.b[1]
b[2] => adder:s0_0.b[2]
b[3] => adder:s0_0.b[3]
b[4] => adder:s0_0.b[4]
b[5] => adder:s0_0.b[5]
b[6] => adder:s0_0.b[6]
b[7] => adder:s0_0.b[7]
c[-8] => adder:s0_1.a[-8]
c[-7] => adder:s0_1.a[-7]
c[-6] => adder:s0_1.a[-6]
c[-5] => adder:s0_1.a[-5]
c[-4] => adder:s0_1.a[-4]
c[-3] => adder:s0_1.a[-3]
c[-2] => adder:s0_1.a[-2]
c[-1] => adder:s0_1.a[-1]
c[0] => adder:s0_1.a[0]
c[1] => adder:s0_1.a[1]
c[2] => adder:s0_1.a[2]
c[3] => adder:s0_1.a[3]
c[4] => adder:s0_1.a[4]
c[5] => adder:s0_1.a[5]
c[6] => adder:s0_1.a[6]
c[7] => adder:s0_1.a[7]
d[-8] => adder:s0_1.b[-8]
d[-7] => adder:s0_1.b[-7]
d[-6] => adder:s0_1.b[-6]
d[-5] => adder:s0_1.b[-5]
d[-4] => adder:s0_1.b[-4]
d[-3] => adder:s0_1.b[-3]
d[-2] => adder:s0_1.b[-2]
d[-1] => adder:s0_1.b[-1]
d[0] => adder:s0_1.b[0]
d[1] => adder:s0_1.b[1]
d[2] => adder:s0_1.b[2]
d[3] => adder:s0_1.b[3]
d[4] => adder:s0_1.b[4]
d[5] => adder:s0_1.b[5]
d[6] => adder:s0_1.b[6]
d[7] => adder:s0_1.b[7]
e[-8] => adder:s1_1.b[-8]
e[-7] => adder:s1_1.b[-7]
e[-6] => adder:s1_1.b[-6]
e[-5] => adder:s1_1.b[-5]
e[-4] => adder:s1_1.b[-4]
e[-3] => adder:s1_1.b[-3]
e[-2] => adder:s1_1.b[-2]
e[-1] => adder:s1_1.b[-1]
e[0] => adder:s1_1.b[0]
e[1] => adder:s1_1.b[1]
e[2] => adder:s1_1.b[2]
e[3] => adder:s1_1.b[3]
e[4] => adder:s1_1.b[4]
e[5] => adder:s1_1.b[5]
e[6] => adder:s1_1.b[6]
e[7] => adder:s1_1.b[7]
result[-8] <= regn:r1_1.q[-8]
result[-7] <= regn:r1_1.q[-7]
result[-6] <= regn:r1_1.q[-6]
result[-5] <= regn:r1_1.q[-5]
result[-4] <= regn:r1_1.q[-4]
result[-3] <= regn:r1_1.q[-3]
result[-2] <= regn:r1_1.q[-2]
result[-1] <= regn:r1_1.q[-1]
result[0] <= regn:r1_1.q[0]
result[1] <= regn:r1_1.q[1]
result[2] <= regn:r1_1.q[2]
result[3] <= regn:r1_1.q[3]
result[4] <= regn:r1_1.q[4]
result[5] <= regn:r1_1.q[5]
result[6] <= regn:r1_1.q[6]
result[7] <= regn:r1_1.q[7]


|pe_array|binary_adder_tree:\sum:0:add|adder:s0_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add|adder:s0_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add|adder:s1_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add|adder:s1_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add|regn:r0_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add|regn:r0_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add|regn:r1_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:0:add|regn:r1_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add
ck => regn:r0_0.ck
ck => regn:r0_1.ck
ck => regn:r1_0.ck
ck => regn:r1_1.ck
rstn => regn:r0_0.rstn
rstn => regn:r0_1.rstn
rstn => regn:r1_0.rstn
rstn => regn:r1_1.rstn
a[-8] => adder:s0_0.a[-8]
a[-7] => adder:s0_0.a[-7]
a[-6] => adder:s0_0.a[-6]
a[-5] => adder:s0_0.a[-5]
a[-4] => adder:s0_0.a[-4]
a[-3] => adder:s0_0.a[-3]
a[-2] => adder:s0_0.a[-2]
a[-1] => adder:s0_0.a[-1]
a[0] => adder:s0_0.a[0]
a[1] => adder:s0_0.a[1]
a[2] => adder:s0_0.a[2]
a[3] => adder:s0_0.a[3]
a[4] => adder:s0_0.a[4]
a[5] => adder:s0_0.a[5]
a[6] => adder:s0_0.a[6]
a[7] => adder:s0_0.a[7]
b[-8] => adder:s0_0.b[-8]
b[-7] => adder:s0_0.b[-7]
b[-6] => adder:s0_0.b[-6]
b[-5] => adder:s0_0.b[-5]
b[-4] => adder:s0_0.b[-4]
b[-3] => adder:s0_0.b[-3]
b[-2] => adder:s0_0.b[-2]
b[-1] => adder:s0_0.b[-1]
b[0] => adder:s0_0.b[0]
b[1] => adder:s0_0.b[1]
b[2] => adder:s0_0.b[2]
b[3] => adder:s0_0.b[3]
b[4] => adder:s0_0.b[4]
b[5] => adder:s0_0.b[5]
b[6] => adder:s0_0.b[6]
b[7] => adder:s0_0.b[7]
c[-8] => adder:s0_1.a[-8]
c[-7] => adder:s0_1.a[-7]
c[-6] => adder:s0_1.a[-6]
c[-5] => adder:s0_1.a[-5]
c[-4] => adder:s0_1.a[-4]
c[-3] => adder:s0_1.a[-3]
c[-2] => adder:s0_1.a[-2]
c[-1] => adder:s0_1.a[-1]
c[0] => adder:s0_1.a[0]
c[1] => adder:s0_1.a[1]
c[2] => adder:s0_1.a[2]
c[3] => adder:s0_1.a[3]
c[4] => adder:s0_1.a[4]
c[5] => adder:s0_1.a[5]
c[6] => adder:s0_1.a[6]
c[7] => adder:s0_1.a[7]
d[-8] => adder:s0_1.b[-8]
d[-7] => adder:s0_1.b[-7]
d[-6] => adder:s0_1.b[-6]
d[-5] => adder:s0_1.b[-5]
d[-4] => adder:s0_1.b[-4]
d[-3] => adder:s0_1.b[-3]
d[-2] => adder:s0_1.b[-2]
d[-1] => adder:s0_1.b[-1]
d[0] => adder:s0_1.b[0]
d[1] => adder:s0_1.b[1]
d[2] => adder:s0_1.b[2]
d[3] => adder:s0_1.b[3]
d[4] => adder:s0_1.b[4]
d[5] => adder:s0_1.b[5]
d[6] => adder:s0_1.b[6]
d[7] => adder:s0_1.b[7]
e[-8] => adder:s1_1.b[-8]
e[-7] => adder:s1_1.b[-7]
e[-6] => adder:s1_1.b[-6]
e[-5] => adder:s1_1.b[-5]
e[-4] => adder:s1_1.b[-4]
e[-3] => adder:s1_1.b[-3]
e[-2] => adder:s1_1.b[-2]
e[-1] => adder:s1_1.b[-1]
e[0] => adder:s1_1.b[0]
e[1] => adder:s1_1.b[1]
e[2] => adder:s1_1.b[2]
e[3] => adder:s1_1.b[3]
e[4] => adder:s1_1.b[4]
e[5] => adder:s1_1.b[5]
e[6] => adder:s1_1.b[6]
e[7] => adder:s1_1.b[7]
result[-8] <= regn:r1_1.q[-8]
result[-7] <= regn:r1_1.q[-7]
result[-6] <= regn:r1_1.q[-6]
result[-5] <= regn:r1_1.q[-5]
result[-4] <= regn:r1_1.q[-4]
result[-3] <= regn:r1_1.q[-3]
result[-2] <= regn:r1_1.q[-2]
result[-1] <= regn:r1_1.q[-1]
result[0] <= regn:r1_1.q[0]
result[1] <= regn:r1_1.q[1]
result[2] <= regn:r1_1.q[2]
result[3] <= regn:r1_1.q[3]
result[4] <= regn:r1_1.q[4]
result[5] <= regn:r1_1.q[5]
result[6] <= regn:r1_1.q[6]
result[7] <= regn:r1_1.q[7]


|pe_array|binary_adder_tree:\sum:1:add|adder:s0_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add|adder:s0_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add|adder:s1_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add|adder:s1_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add|regn:r0_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add|regn:r0_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add|regn:r1_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:1:add|regn:r1_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add
ck => regn:r0_0.ck
ck => regn:r0_1.ck
ck => regn:r1_0.ck
ck => regn:r1_1.ck
rstn => regn:r0_0.rstn
rstn => regn:r0_1.rstn
rstn => regn:r1_0.rstn
rstn => regn:r1_1.rstn
a[-8] => adder:s0_0.a[-8]
a[-7] => adder:s0_0.a[-7]
a[-6] => adder:s0_0.a[-6]
a[-5] => adder:s0_0.a[-5]
a[-4] => adder:s0_0.a[-4]
a[-3] => adder:s0_0.a[-3]
a[-2] => adder:s0_0.a[-2]
a[-1] => adder:s0_0.a[-1]
a[0] => adder:s0_0.a[0]
a[1] => adder:s0_0.a[1]
a[2] => adder:s0_0.a[2]
a[3] => adder:s0_0.a[3]
a[4] => adder:s0_0.a[4]
a[5] => adder:s0_0.a[5]
a[6] => adder:s0_0.a[6]
a[7] => adder:s0_0.a[7]
b[-8] => adder:s0_0.b[-8]
b[-7] => adder:s0_0.b[-7]
b[-6] => adder:s0_0.b[-6]
b[-5] => adder:s0_0.b[-5]
b[-4] => adder:s0_0.b[-4]
b[-3] => adder:s0_0.b[-3]
b[-2] => adder:s0_0.b[-2]
b[-1] => adder:s0_0.b[-1]
b[0] => adder:s0_0.b[0]
b[1] => adder:s0_0.b[1]
b[2] => adder:s0_0.b[2]
b[3] => adder:s0_0.b[3]
b[4] => adder:s0_0.b[4]
b[5] => adder:s0_0.b[5]
b[6] => adder:s0_0.b[6]
b[7] => adder:s0_0.b[7]
c[-8] => adder:s0_1.a[-8]
c[-7] => adder:s0_1.a[-7]
c[-6] => adder:s0_1.a[-6]
c[-5] => adder:s0_1.a[-5]
c[-4] => adder:s0_1.a[-4]
c[-3] => adder:s0_1.a[-3]
c[-2] => adder:s0_1.a[-2]
c[-1] => adder:s0_1.a[-1]
c[0] => adder:s0_1.a[0]
c[1] => adder:s0_1.a[1]
c[2] => adder:s0_1.a[2]
c[3] => adder:s0_1.a[3]
c[4] => adder:s0_1.a[4]
c[5] => adder:s0_1.a[5]
c[6] => adder:s0_1.a[6]
c[7] => adder:s0_1.a[7]
d[-8] => adder:s0_1.b[-8]
d[-7] => adder:s0_1.b[-7]
d[-6] => adder:s0_1.b[-6]
d[-5] => adder:s0_1.b[-5]
d[-4] => adder:s0_1.b[-4]
d[-3] => adder:s0_1.b[-3]
d[-2] => adder:s0_1.b[-2]
d[-1] => adder:s0_1.b[-1]
d[0] => adder:s0_1.b[0]
d[1] => adder:s0_1.b[1]
d[2] => adder:s0_1.b[2]
d[3] => adder:s0_1.b[3]
d[4] => adder:s0_1.b[4]
d[5] => adder:s0_1.b[5]
d[6] => adder:s0_1.b[6]
d[7] => adder:s0_1.b[7]
e[-8] => adder:s1_1.b[-8]
e[-7] => adder:s1_1.b[-7]
e[-6] => adder:s1_1.b[-6]
e[-5] => adder:s1_1.b[-5]
e[-4] => adder:s1_1.b[-4]
e[-3] => adder:s1_1.b[-3]
e[-2] => adder:s1_1.b[-2]
e[-1] => adder:s1_1.b[-1]
e[0] => adder:s1_1.b[0]
e[1] => adder:s1_1.b[1]
e[2] => adder:s1_1.b[2]
e[3] => adder:s1_1.b[3]
e[4] => adder:s1_1.b[4]
e[5] => adder:s1_1.b[5]
e[6] => adder:s1_1.b[6]
e[7] => adder:s1_1.b[7]
result[-8] <= regn:r1_1.q[-8]
result[-7] <= regn:r1_1.q[-7]
result[-6] <= regn:r1_1.q[-6]
result[-5] <= regn:r1_1.q[-5]
result[-4] <= regn:r1_1.q[-4]
result[-3] <= regn:r1_1.q[-3]
result[-2] <= regn:r1_1.q[-2]
result[-1] <= regn:r1_1.q[-1]
result[0] <= regn:r1_1.q[0]
result[1] <= regn:r1_1.q[1]
result[2] <= regn:r1_1.q[2]
result[3] <= regn:r1_1.q[3]
result[4] <= regn:r1_1.q[4]
result[5] <= regn:r1_1.q[5]
result[6] <= regn:r1_1.q[6]
result[7] <= regn:r1_1.q[7]


|pe_array|binary_adder_tree:\sum:2:add|adder:s0_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add|adder:s0_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add|adder:s1_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add|adder:s1_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add|regn:r0_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add|regn:r0_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add|regn:r1_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:2:add|regn:r1_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add
ck => regn:r0_0.ck
ck => regn:r0_1.ck
ck => regn:r1_0.ck
ck => regn:r1_1.ck
rstn => regn:r0_0.rstn
rstn => regn:r0_1.rstn
rstn => regn:r1_0.rstn
rstn => regn:r1_1.rstn
a[-8] => adder:s0_0.a[-8]
a[-7] => adder:s0_0.a[-7]
a[-6] => adder:s0_0.a[-6]
a[-5] => adder:s0_0.a[-5]
a[-4] => adder:s0_0.a[-4]
a[-3] => adder:s0_0.a[-3]
a[-2] => adder:s0_0.a[-2]
a[-1] => adder:s0_0.a[-1]
a[0] => adder:s0_0.a[0]
a[1] => adder:s0_0.a[1]
a[2] => adder:s0_0.a[2]
a[3] => adder:s0_0.a[3]
a[4] => adder:s0_0.a[4]
a[5] => adder:s0_0.a[5]
a[6] => adder:s0_0.a[6]
a[7] => adder:s0_0.a[7]
b[-8] => adder:s0_0.b[-8]
b[-7] => adder:s0_0.b[-7]
b[-6] => adder:s0_0.b[-6]
b[-5] => adder:s0_0.b[-5]
b[-4] => adder:s0_0.b[-4]
b[-3] => adder:s0_0.b[-3]
b[-2] => adder:s0_0.b[-2]
b[-1] => adder:s0_0.b[-1]
b[0] => adder:s0_0.b[0]
b[1] => adder:s0_0.b[1]
b[2] => adder:s0_0.b[2]
b[3] => adder:s0_0.b[3]
b[4] => adder:s0_0.b[4]
b[5] => adder:s0_0.b[5]
b[6] => adder:s0_0.b[6]
b[7] => adder:s0_0.b[7]
c[-8] => adder:s0_1.a[-8]
c[-7] => adder:s0_1.a[-7]
c[-6] => adder:s0_1.a[-6]
c[-5] => adder:s0_1.a[-5]
c[-4] => adder:s0_1.a[-4]
c[-3] => adder:s0_1.a[-3]
c[-2] => adder:s0_1.a[-2]
c[-1] => adder:s0_1.a[-1]
c[0] => adder:s0_1.a[0]
c[1] => adder:s0_1.a[1]
c[2] => adder:s0_1.a[2]
c[3] => adder:s0_1.a[3]
c[4] => adder:s0_1.a[4]
c[5] => adder:s0_1.a[5]
c[6] => adder:s0_1.a[6]
c[7] => adder:s0_1.a[7]
d[-8] => adder:s0_1.b[-8]
d[-7] => adder:s0_1.b[-7]
d[-6] => adder:s0_1.b[-6]
d[-5] => adder:s0_1.b[-5]
d[-4] => adder:s0_1.b[-4]
d[-3] => adder:s0_1.b[-3]
d[-2] => adder:s0_1.b[-2]
d[-1] => adder:s0_1.b[-1]
d[0] => adder:s0_1.b[0]
d[1] => adder:s0_1.b[1]
d[2] => adder:s0_1.b[2]
d[3] => adder:s0_1.b[3]
d[4] => adder:s0_1.b[4]
d[5] => adder:s0_1.b[5]
d[6] => adder:s0_1.b[6]
d[7] => adder:s0_1.b[7]
e[-8] => adder:s1_1.b[-8]
e[-7] => adder:s1_1.b[-7]
e[-6] => adder:s1_1.b[-6]
e[-5] => adder:s1_1.b[-5]
e[-4] => adder:s1_1.b[-4]
e[-3] => adder:s1_1.b[-3]
e[-2] => adder:s1_1.b[-2]
e[-1] => adder:s1_1.b[-1]
e[0] => adder:s1_1.b[0]
e[1] => adder:s1_1.b[1]
e[2] => adder:s1_1.b[2]
e[3] => adder:s1_1.b[3]
e[4] => adder:s1_1.b[4]
e[5] => adder:s1_1.b[5]
e[6] => adder:s1_1.b[6]
e[7] => adder:s1_1.b[7]
result[-8] <= regn:r1_1.q[-8]
result[-7] <= regn:r1_1.q[-7]
result[-6] <= regn:r1_1.q[-6]
result[-5] <= regn:r1_1.q[-5]
result[-4] <= regn:r1_1.q[-4]
result[-3] <= regn:r1_1.q[-3]
result[-2] <= regn:r1_1.q[-2]
result[-1] <= regn:r1_1.q[-1]
result[0] <= regn:r1_1.q[0]
result[1] <= regn:r1_1.q[1]
result[2] <= regn:r1_1.q[2]
result[3] <= regn:r1_1.q[3]
result[4] <= regn:r1_1.q[4]
result[5] <= regn:r1_1.q[5]
result[6] <= regn:r1_1.q[6]
result[7] <= regn:r1_1.q[7]


|pe_array|binary_adder_tree:\sum:3:add|adder:s0_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add|adder:s0_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add|adder:s1_0
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add|adder:s1_1
a[-8] => Add0.IN17
a[-7] => Add0.IN16
a[-6] => Add0.IN15
a[-5] => Add0.IN14
a[-4] => Add0.IN13
a[-3] => Add0.IN12
a[-2] => Add0.IN11
a[-1] => Add0.IN10
a[0] => Add0.IN9
a[1] => Add0.IN8
a[2] => Add0.IN7
a[3] => Add0.IN6
a[4] => Add0.IN5
a[5] => Add0.IN4
a[6] => Add0.IN3
a[7] => Add0.IN1
a[7] => Add0.IN2
b[-8] => Add0.IN34
b[-7] => Add0.IN33
b[-6] => Add0.IN32
b[-5] => Add0.IN31
b[-4] => Add0.IN30
b[-3] => Add0.IN29
b[-2] => Add0.IN28
b[-1] => Add0.IN27
b[0] => Add0.IN26
b[1] => Add0.IN25
b[2] => Add0.IN24
b[3] => Add0.IN23
b[4] => Add0.IN22
b[5] => Add0.IN21
b[6] => Add0.IN20
b[7] => Add0.IN18
b[7] => Add0.IN19
res[-8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[-1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add|regn:r0_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add|regn:r0_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add|regn:r1_0
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pe_array|binary_adder_tree:\sum:3:add|regn:r1_1
d[-8] => q[-8]~reg0.DATAIN
d[-7] => q[-7]~reg0.DATAIN
d[-6] => q[-6]~reg0.DATAIN
d[-5] => q[-5]~reg0.DATAIN
d[-4] => q[-4]~reg0.DATAIN
d[-3] => q[-3]~reg0.DATAIN
d[-2] => q[-2]~reg0.DATAIN
d[-1] => q[-1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
ck => q[-8]~reg0.CLK
ck => q[-7]~reg0.CLK
ck => q[-6]~reg0.CLK
ck => q[-5]~reg0.CLK
ck => q[-4]~reg0.CLK
ck => q[-3]~reg0.CLK
ck => q[-2]~reg0.CLK
ck => q[-1]~reg0.CLK
ck => q[0]~reg0.CLK
ck => q[1]~reg0.CLK
ck => q[2]~reg0.CLK
ck => q[3]~reg0.CLK
ck => q[4]~reg0.CLK
ck => q[5]~reg0.CLK
ck => q[6]~reg0.CLK
ck => q[7]~reg0.CLK
rstn => q[-8]~reg0.ACLR
rstn => q[-7]~reg0.ACLR
rstn => q[-6]~reg0.ACLR
rstn => q[-5]~reg0.ACLR
rstn => q[-4]~reg0.ACLR
rstn => q[-3]~reg0.ACLR
rstn => q[-2]~reg0.ACLR
rstn => q[-1]~reg0.ACLR
rstn => q[0]~reg0.ACLR
rstn => q[1]~reg0.ACLR
rstn => q[2]~reg0.ACLR
rstn => q[3]~reg0.ACLR
rstn => q[4]~reg0.ACLR
rstn => q[5]~reg0.ACLR
rstn => q[6]~reg0.ACLR
rstn => q[7]~reg0.ACLR
en => q[-8]~reg0.ENA
en => q[-7]~reg0.ENA
en => q[-6]~reg0.ENA
en => q[-5]~reg0.ENA
en => q[-4]~reg0.ENA
en => q[-3]~reg0.ENA
en => q[-2]~reg0.ENA
en => q[-1]~reg0.ENA
en => q[0]~reg0.ENA
en => q[1]~reg0.ENA
en => q[2]~reg0.ENA
en => q[3]~reg0.ENA
en => q[4]~reg0.ENA
en => q[5]~reg0.ENA
en => q[6]~reg0.ENA
en => q[7]~reg0.ENA
q[-8] <= q[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-7] <= q[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-6] <= q[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-5] <= q[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-4] <= q[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-3] <= q[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-2] <= q[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[-1] <= q[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


