# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/McBSPDriver_16Bit_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/UlChannelDataControl_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/UlDualPortRAM_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/UlRdRAMControl_s_t.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/UlWrRAMControl_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sources_1/new/decode_10bTo8b_new_s.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sim_1/new/encode_8bto10b.v" \
"../../../../FiberSurfaceCommBoard_top.srcs/sim_1/new/UlChannelDataControl_s_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
