Protel Design System Design Rule Check
PCB File : D:\Designing\SixSwitchRectifier\SixSwitchRectifier_Board.PcbDoc
Date     : 5/26/2025
Time     : 12:17:48 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=2.54mm) (InNetClass('100')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mm) (((IsTrack Or IsArc) And Not InPoly) And IsFree and IsKeepOut),(((IsTrack Or IsArc) And Not InPoly) And IsFree and IsKeepOut)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.635mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.254mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (IsVia and InAnyComponent)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.203mm) (All)
Rule Violations :0

Processing Rule : Acute Angle Constraint (Minimum=45.000) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=6.375mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.018mm) (InComponentClass('Logo')),(InComponentClass('Logo'))
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.076mm) (IsPad and InAnycomponent),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C15-2(166.374mm,375.031mm) on Top Layer And Text "Z8" (164.472mm,376.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C18-2(189.869mm,362.966mm) on Top Layer And Text "Z10" (187.969mm,364.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C21-2(155.851mm,378.587mm) on Top Layer And Text "R47" (157.55mm,377.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad C23-2(179.346mm,378.587mm) on Top Layer And Text "R73" (181.07mm,377.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad D10-2(161.543mm,345.948mm) on Bottom Layer And Text "R31" (161.087mm,344.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad D13-2(186.689mm,345.821mm) on Bottom Layer And Text "R42" (186.233mm,344.627mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad IC10-4(156.718mm,340.786mm) on Top Layer And Text "R74" (152.883mm,340.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.076mm) Between Pad J1-2(156.845mm,444.881mm) on Multi-Layer And Track (153.67mm,445.897mm)(159.766mm,445.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.076mm) Between Pad J2-2(173.101mm,444.881mm) on Multi-Layer And Track (169.926mm,445.897mm)(176.022mm,445.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad JDC1-3(217.932mm,445.389mm) on Multi-Layer And Track (215.519mm,444.881mm)(229.362mm,444.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad PS5-1(224.409mm,355.473mm) on Multi-Layer And Text "PS6" (228.194mm,356.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad PS6-1(224.409mm,370.078mm) on Multi-Layer And Text "PS7" (228.194mm,370.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad PS7-1(224.409mm,384.683mm) on Multi-Layer And Text "PS8" (228.194mm,385.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad PS8-1(224.409mm,399.288mm) on Multi-Layer And Text "PS9" (228.194mm,400.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Q1-0(218.44mm,271.399mm) on Multi-Layer And Track (210.947mm,269.367mm)(218.313mm,269.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Q1-0(218.44mm,317.335mm) on Multi-Layer And Track (210.947mm,319.405mm)(218.44mm,319.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Q2-0(218.44mm,266.535mm) on Multi-Layer And Track (210.947mm,268.605mm)(218.44mm,268.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Q3-0(218.44mm,169.799mm) on Multi-Layer And Track (210.947mm,167.767mm)(218.313mm,167.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad Q3-0(218.44mm,215.735mm) on Multi-Layer And Track (210.947mm,217.805mm)(218.44mm,217.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R12-2(178.181mm,205.105mm) on Bottom Layer And Track (177.317mm,204.14mm)(177.317mm,206.096mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R12-2(178.181mm,205.105mm) on Bottom Layer And Track (179.045mm,204.343mm)(180.619mm,204.343mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R12-2(178.181mm,205.105mm) on Bottom Layer And Track (179.045mm,205.867mm)(180.619mm,205.867mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R13-1(181.483mm,207.899mm) on Bottom Layer And Track (179.045mm,207.137mm)(180.619mm,207.137mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R13-1(181.483mm,207.899mm) on Bottom Layer And Track (179.045mm,208.661mm)(180.619mm,208.661mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R13-1(181.483mm,207.899mm) on Bottom Layer And Track (182.347mm,206.934mm)(182.347mm,208.89mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R13-2(178.181mm,207.899mm) on Bottom Layer And Track (177.317mm,206.934mm)(177.317mm,208.89mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R13-2(178.181mm,207.899mm) on Bottom Layer And Track (179.045mm,207.137mm)(180.619mm,207.137mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R13-2(178.181mm,207.899mm) on Bottom Layer And Track (179.045mm,208.661mm)(180.619mm,208.661mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R14-1(184.15mm,214.757mm) on Bottom Layer And Track (183.159mm,215.621mm)(185.115mm,215.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R14-1(184.15mm,214.757mm) on Bottom Layer And Track (183.388mm,212.319mm)(183.388mm,213.893mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R14-1(184.15mm,214.757mm) on Bottom Layer And Track (184.912mm,212.319mm)(184.912mm,213.893mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R17-1(124.231mm,339.09mm) on Bottom Layer And Track (123.241mm,339.954mm)(125.197mm,339.954mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R17-1(124.231mm,339.09mm) on Bottom Layer And Track (123.469mm,336.652mm)(123.469mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R17-1(124.231mm,339.09mm) on Bottom Layer And Track (124.993mm,336.652mm)(124.993mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R17-2(124.231mm,335.788mm) on Bottom Layer And Track (123.241mm,334.924mm)(125.197mm,334.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R17-2(124.231mm,335.788mm) on Bottom Layer And Track (123.469mm,336.652mm)(123.469mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R17-2(124.231mm,335.788mm) on Bottom Layer And Track (124.993mm,336.652mm)(124.993mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R18-1(137.82mm,332.867mm) on Bottom Layer And Track (136.83mm,333.731mm)(138.786mm,333.731mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R18-1(137.82mm,332.867mm) on Bottom Layer And Track (137.058mm,330.429mm)(137.058mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R18-1(137.82mm,332.867mm) on Bottom Layer And Track (138.582mm,330.429mm)(138.582mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R18-2(137.82mm,329.565mm) on Bottom Layer And Text "Z1" (137.287mm,328.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R18-2(137.82mm,329.565mm) on Bottom Layer And Track (136.83mm,328.701mm)(138.786mm,328.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R18-2(137.82mm,329.565mm) on Bottom Layer And Track (137.058mm,330.429mm)(137.058mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R18-2(137.82mm,329.565mm) on Bottom Layer And Track (138.582mm,330.429mm)(138.582mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R19-1(131.573mm,375.285mm) on Top Layer And Track (130.608mm,376.149mm)(132.563mm,376.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R19-1(131.573mm,375.285mm) on Top Layer And Track (130.811mm,372.847mm)(130.811mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R19-1(131.573mm,375.285mm) on Top Layer And Track (132.335mm,372.847mm)(132.335mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R19-2(131.573mm,371.983mm) on Top Layer And Track (130.608mm,371.119mm)(132.563mm,371.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R19-2(131.573mm,371.983mm) on Top Layer And Track (130.811mm,372.847mm)(130.811mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R19-2(131.573mm,371.983mm) on Top Layer And Track (132.335mm,372.847mm)(132.335mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R2-1(181.356mm,308.483mm) on Bottom Layer And Track (178.918mm,307.721mm)(180.492mm,307.721mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R2-1(181.356mm,308.483mm) on Bottom Layer And Track (178.918mm,309.245mm)(180.492mm,309.245mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R2-1(181.356mm,308.483mm) on Bottom Layer And Track (182.22mm,307.518mm)(182.22mm,309.474mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R2-2(178.054mm,308.483mm) on Bottom Layer And Track (178.918mm,307.721mm)(180.492mm,307.721mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R2-2(178.054mm,308.483mm) on Bottom Layer And Track (178.918mm,309.245mm)(180.492mm,309.245mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R22-1(146.05mm,378.333mm) on Top Layer And Track (143.612mm,377.571mm)(145.186mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R22-1(146.05mm,378.333mm) on Top Layer And Track (143.612mm,379.095mm)(145.186mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R22-1(146.05mm,378.333mm) on Top Layer And Track (146.914mm,377.342mm)(146.914mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R22-2(142.748mm,378.333mm) on Top Layer And Track (141.884mm,377.342mm)(141.884mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R22-2(142.748mm,378.333mm) on Top Layer And Track (143.612mm,377.571mm)(145.186mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R22-2(142.748mm,378.333mm) on Top Layer And Track (143.612mm,379.095mm)(145.186mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R24-1(142.265mm,332.867mm) on Bottom Layer And Track (141.275mm,333.731mm)(143.231mm,333.731mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R24-1(142.265mm,332.867mm) on Bottom Layer And Track (141.503mm,330.429mm)(141.503mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R24-1(142.265mm,332.867mm) on Bottom Layer And Track (143.027mm,330.429mm)(143.027mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R24-2(142.265mm,329.565mm) on Bottom Layer And Track (141.275mm,328.701mm)(143.231mm,328.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R24-2(142.265mm,329.565mm) on Bottom Layer And Track (141.503mm,330.429mm)(141.503mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R24-2(142.265mm,329.565mm) on Bottom Layer And Track (143.027mm,330.429mm)(143.027mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R25-1(140.202mm,378.333mm) on Top Layer And Track (137.764mm,377.571mm)(139.338mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R25-1(140.202mm,378.333mm) on Top Layer And Track (137.764mm,379.095mm)(139.338mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R25-1(140.202mm,378.333mm) on Top Layer And Track (141.066mm,377.342mm)(141.066mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R25-2(136.9mm,378.333mm) on Top Layer And Track (136.036mm,377.342mm)(136.036mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R25-2(136.9mm,378.333mm) on Top Layer And Track (137.764mm,377.571mm)(139.338mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R25-2(136.9mm,378.333mm) on Top Layer And Track (137.764mm,379.095mm)(139.338mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R26-2(128.549mm,335.788mm) on Bottom Layer And Track (127.559mm,334.924mm)(129.515mm,334.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R26-2(128.549mm,335.788mm) on Bottom Layer And Track (127.787mm,336.652mm)(127.787mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R26-2(128.549mm,335.788mm) on Bottom Layer And Track (129.311mm,336.652mm)(129.311mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R27-1(149.479mm,345.567mm) on Bottom Layer And Track (148.615mm,344.576mm)(148.615mm,346.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R27-1(149.479mm,345.567mm) on Bottom Layer And Track (150.343mm,344.805mm)(151.917mm,344.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R27-1(149.479mm,345.567mm) on Bottom Layer And Track (150.343mm,346.329mm)(151.917mm,346.329mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R27-2(152.781mm,345.567mm) on Bottom Layer And Track (150.343mm,344.805mm)(151.917mm,344.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R27-2(152.781mm,345.567mm) on Bottom Layer And Track (150.343mm,346.329mm)(151.917mm,346.329mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R27-2(152.781mm,345.567mm) on Bottom Layer And Track (153.645mm,344.576mm)(153.645mm,346.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R28-1(149.377mm,339.217mm) on Bottom Layer And Track (148.387mm,340.081mm)(150.343mm,340.081mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R28-1(149.377mm,339.217mm) on Bottom Layer And Track (148.615mm,336.779mm)(148.615mm,338.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R28-1(149.377mm,339.217mm) on Bottom Layer And Track (150.139mm,336.779mm)(150.139mm,338.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R28-2(149.377mm,335.915mm) on Bottom Layer And Track (148.387mm,335.051mm)(150.343mm,335.051mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R28-2(149.377mm,335.915mm) on Bottom Layer And Track (148.615mm,336.779mm)(148.615mm,338.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R28-2(149.377mm,335.915mm) on Bottom Layer And Track (150.139mm,336.779mm)(150.139mm,338.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R29-1(162.966mm,332.994mm) on Bottom Layer And Track (161.976mm,333.858mm)(163.932mm,333.858mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R29-1(162.966mm,332.994mm) on Bottom Layer And Track (162.204mm,330.556mm)(162.204mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R29-1(162.966mm,332.994mm) on Bottom Layer And Track (163.728mm,330.556mm)(163.728mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R29-2(162.966mm,329.692mm) on Bottom Layer And Text "Z3" (162.433mm,328.971mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R29-2(162.966mm,329.692mm) on Bottom Layer And Track (161.976mm,328.828mm)(163.932mm,328.828mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R29-2(162.966mm,329.692mm) on Bottom Layer And Track (162.204mm,330.556mm)(162.204mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R29-2(162.966mm,329.692mm) on Bottom Layer And Track (163.728mm,330.556mm)(163.728mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R30-1(131.598mm,364.109mm) on Top Layer And Track (130.608mm,363.245mm)(132.563mm,363.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R30-1(131.598mm,364.109mm) on Top Layer And Track (130.836mm,364.973mm)(130.836mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R30-1(131.598mm,364.109mm) on Top Layer And Track (132.36mm,364.973mm)(132.36mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R30-2(131.598mm,367.411mm) on Top Layer And Track (130.608mm,368.275mm)(132.563mm,368.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R30-2(131.598mm,367.411mm) on Top Layer And Track (130.836mm,364.973mm)(130.836mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R30-2(131.598mm,367.411mm) on Top Layer And Track (132.36mm,364.973mm)(132.36mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R3-1(181.356mm,311.277mm) on Bottom Layer And Track (178.918mm,310.515mm)(180.492mm,310.515mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R3-1(181.356mm,311.277mm) on Bottom Layer And Track (178.918mm,312.039mm)(180.492mm,312.039mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R3-1(181.356mm,311.277mm) on Bottom Layer And Track (182.22mm,310.312mm)(182.22mm,312.268mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R31-1(156.083mm,345.567mm) on Bottom Layer And Text "R27" (154.483mm,344.754mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R31-1(156.083mm,345.567mm) on Bottom Layer And Track (155.219mm,344.576mm)(155.219mm,346.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R31-1(156.083mm,345.567mm) on Bottom Layer And Track (156.947mm,344.805mm)(158.521mm,344.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R31-1(156.083mm,345.567mm) on Bottom Layer And Track (156.947mm,346.329mm)(158.521mm,346.329mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R31-2(159.385mm,345.567mm) on Bottom Layer And Track (156.947mm,344.805mm)(158.521mm,344.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R31-2(159.385mm,345.567mm) on Bottom Layer And Track (156.947mm,346.329mm)(158.521mm,346.329mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R31-2(159.385mm,345.567mm) on Bottom Layer And Track (160.249mm,344.576mm)(160.249mm,346.532mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R3-2(178.054mm,311.277mm) on Bottom Layer And Track (177.19mm,310.312mm)(177.19mm,312.268mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R3-2(178.054mm,311.277mm) on Bottom Layer And Track (178.918mm,310.515mm)(180.492mm,310.515mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R3-2(178.054mm,311.277mm) on Bottom Layer And Track (178.918mm,312.039mm)(180.492mm,312.039mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R33-2(142.748mm,359.283mm) on Top Layer And Track (141.884mm,358.292mm)(141.884mm,360.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R33-2(142.748mm,359.283mm) on Top Layer And Track (143.612mm,358.521mm)(145.186mm,358.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R33-2(142.748mm,359.283mm) on Top Layer And Track (143.612mm,360.045mm)(145.186mm,360.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R35-1(167.411mm,332.994mm) on Bottom Layer And Track (166.421mm,333.858mm)(168.377mm,333.858mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R35-1(167.411mm,332.994mm) on Bottom Layer And Track (166.649mm,330.556mm)(166.649mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R35-1(167.411mm,332.994mm) on Bottom Layer And Track (168.173mm,330.556mm)(168.173mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R35-2(167.411mm,329.692mm) on Bottom Layer And Track (166.421mm,328.828mm)(168.377mm,328.828mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R35-2(167.411mm,329.692mm) on Bottom Layer And Track (166.649mm,330.556mm)(166.649mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R35-2(167.411mm,329.692mm) on Bottom Layer And Track (168.173mm,330.556mm)(168.173mm,332.13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R36-1(140.202mm,359.283mm) on Top Layer And Track (137.764mm,358.521mm)(139.338mm,358.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R36-1(140.202mm,359.283mm) on Top Layer And Track (137.764mm,360.045mm)(139.338mm,360.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R36-1(140.202mm,359.283mm) on Top Layer And Track (141.066mm,358.292mm)(141.066mm,360.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R36-2(136.9mm,359.283mm) on Top Layer And Track (136.036mm,358.292mm)(136.036mm,360.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R36-2(136.9mm,359.283mm) on Top Layer And Track (137.764mm,358.521mm)(139.338mm,358.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R36-2(136.9mm,359.283mm) on Top Layer And Track (137.764mm,360.045mm)(139.338mm,360.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R37-1(153.695mm,339.217mm) on Bottom Layer And Text "IC5" (155.092mm,341.579mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R37-1(153.695mm,339.217mm) on Bottom Layer And Track (152.705mm,340.081mm)(154.661mm,340.081mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R37-1(153.695mm,339.217mm) on Bottom Layer And Track (152.933mm,336.779mm)(152.933mm,338.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R37-1(153.695mm,339.217mm) on Bottom Layer And Track (154.457mm,336.779mm)(154.457mm,338.353mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R38-1(174.625mm,345.44mm) on Bottom Layer And Track (173.761mm,344.449mm)(173.761mm,346.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R38-1(174.625mm,345.44mm) on Bottom Layer And Track (175.489mm,344.678mm)(177.063mm,344.678mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R38-1(174.625mm,345.44mm) on Bottom Layer And Track (175.489mm,346.202mm)(177.063mm,346.202mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R38-2(177.927mm,345.44mm) on Bottom Layer And Track (175.489mm,344.678mm)(177.063mm,344.678mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R38-2(177.927mm,345.44mm) on Bottom Layer And Track (175.489mm,346.202mm)(177.063mm,346.202mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R38-2(177.927mm,345.44mm) on Bottom Layer And Track (178.791mm,344.449mm)(178.791mm,346.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R39-1(174.523mm,339.09mm) on Bottom Layer And Track (173.533mm,339.954mm)(175.489mm,339.954mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R39-1(174.523mm,339.09mm) on Bottom Layer And Track (173.761mm,336.652mm)(173.761mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R39-1(174.523mm,339.09mm) on Bottom Layer And Track (175.285mm,336.652mm)(175.285mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R39-2(174.523mm,335.788mm) on Bottom Layer And Track (173.533mm,334.924mm)(175.489mm,334.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R39-2(174.523mm,335.788mm) on Bottom Layer And Track (173.761mm,336.652mm)(173.761mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R39-2(174.523mm,335.788mm) on Bottom Layer And Track (175.285mm,336.652mm)(175.285mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R40-1(188.112mm,332.867mm) on Bottom Layer And Track (187.122mm,333.731mm)(189.078mm,333.731mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R40-1(188.112mm,332.867mm) on Bottom Layer And Track (187.35mm,330.429mm)(187.35mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R40-1(188.112mm,332.867mm) on Bottom Layer And Track (188.874mm,330.429mm)(188.874mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R40-2(188.112mm,329.565mm) on Bottom Layer And Text "Z5" (187.579mm,328.844mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R40-2(188.112mm,329.565mm) on Bottom Layer And Track (187.122mm,328.701mm)(189.078mm,328.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R40-2(188.112mm,329.565mm) on Bottom Layer And Track (187.35mm,330.429mm)(187.35mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R40-2(188.112mm,329.565mm) on Bottom Layer And Track (188.874mm,330.429mm)(188.874mm,332.003mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R4-1(184.023mm,318.135mm) on Bottom Layer And Track (183.032mm,318.999mm)(184.988mm,318.999mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R4-1(184.023mm,318.135mm) on Bottom Layer And Track (183.261mm,315.697mm)(183.261mm,317.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R4-1(184.023mm,318.135mm) on Bottom Layer And Track (184.785mm,315.697mm)(184.785mm,317.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R41-1(153.925mm,375.285mm) on Top Layer And Track (152.96mm,376.149mm)(154.915mm,376.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R41-1(153.925mm,375.285mm) on Top Layer And Track (153.163mm,372.847mm)(153.163mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R41-1(153.925mm,375.285mm) on Top Layer And Track (154.687mm,372.847mm)(154.687mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R41-2(153.925mm,371.983mm) on Top Layer And Track (152.96mm,371.119mm)(154.915mm,371.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R41-2(153.925mm,371.983mm) on Top Layer And Track (153.163mm,372.847mm)(153.163mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R41-2(153.925mm,371.983mm) on Top Layer And Track (154.687mm,372.847mm)(154.687mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R4-2(184.023mm,314.833mm) on Bottom Layer And Track (183.032mm,313.969mm)(184.988mm,313.969mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R4-2(184.023mm,314.833mm) on Bottom Layer And Track (183.261mm,315.697mm)(183.261mm,317.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R4-2(184.023mm,314.833mm) on Bottom Layer And Track (184.785mm,315.697mm)(184.785mm,317.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R42-1(181.229mm,345.44mm) on Bottom Layer And Text "R38" (179.629mm,344.653mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R42-1(181.229mm,345.44mm) on Bottom Layer And Track (180.365mm,344.449mm)(180.365mm,346.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R42-1(181.229mm,345.44mm) on Bottom Layer And Track (182.093mm,344.678mm)(183.667mm,344.678mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R42-1(181.229mm,345.44mm) on Bottom Layer And Track (182.093mm,346.202mm)(183.667mm,346.202mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R42-2(184.531mm,345.44mm) on Bottom Layer And Track (182.093mm,344.678mm)(183.667mm,344.678mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R42-2(184.531mm,345.44mm) on Bottom Layer And Track (182.093mm,346.202mm)(183.667mm,346.202mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R42-2(184.531mm,345.44mm) on Bottom Layer And Track (185.395mm,344.449mm)(185.395mm,346.405mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R44-1(168.402mm,378.333mm) on Top Layer And Track (165.964mm,377.571mm)(167.538mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R44-1(168.402mm,378.333mm) on Top Layer And Track (165.964mm,379.095mm)(167.538mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R44-1(168.402mm,378.333mm) on Top Layer And Track (169.266mm,377.342mm)(169.266mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R44-2(165.1mm,378.333mm) on Top Layer And Track (164.236mm,377.342mm)(164.236mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R44-2(165.1mm,378.333mm) on Top Layer And Track (165.964mm,377.571mm)(167.538mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R44-2(165.1mm,378.333mm) on Top Layer And Track (165.964mm,379.095mm)(167.538mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R45-1(192.557mm,340.868mm) on Bottom Layer And Track (191.567mm,341.732mm)(193.523mm,341.732mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R45-1(192.557mm,340.868mm) on Bottom Layer And Track (191.795mm,338.43mm)(191.795mm,340.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R45-1(192.557mm,340.868mm) on Bottom Layer And Track (193.319mm,338.43mm)(193.319mm,340.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R47-1(162.554mm,378.333mm) on Top Layer And Text "R44" (163.398mm,377.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R47-1(162.554mm,378.333mm) on Top Layer And Track (160.116mm,377.571mm)(161.69mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R47-1(162.554mm,378.333mm) on Top Layer And Track (160.116mm,379.095mm)(161.69mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R47-1(162.554mm,378.333mm) on Top Layer And Track (163.418mm,377.342mm)(163.418mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R47-2(159.252mm,378.333mm) on Top Layer And Track (158.388mm,377.342mm)(158.388mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R47-2(159.252mm,378.333mm) on Top Layer And Track (160.116mm,377.571mm)(161.69mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R47-2(159.252mm,378.333mm) on Top Layer And Track (160.116mm,379.095mm)(161.69mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R48-1(178.841mm,339.09mm) on Bottom Layer And Text "IC6" (180.238mm,341.497mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R48-1(178.841mm,339.09mm) on Bottom Layer And Track (177.851mm,339.954mm)(179.807mm,339.954mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R48-1(178.841mm,339.09mm) on Bottom Layer And Track (178.079mm,336.652mm)(178.079mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R48-1(178.841mm,339.09mm) on Bottom Layer And Track (179.603mm,336.652mm)(179.603mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R48-2(178.841mm,335.788mm) on Bottom Layer And Track (177.851mm,334.924mm)(179.807mm,334.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R48-2(178.841mm,335.788mm) on Bottom Layer And Track (178.079mm,336.652mm)(178.079mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R48-2(178.841mm,335.788mm) on Bottom Layer And Track (179.603mm,336.652mm)(179.603mm,338.226mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R49-1(127.635mm,345.489mm) on Top Layer And Track (125.197mm,344.727mm)(126.771mm,344.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R49-1(127.635mm,345.489mm) on Top Layer And Track (125.197mm,346.251mm)(126.771mm,346.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R49-1(127.635mm,345.489mm) on Top Layer And Track (128.499mm,344.499mm)(128.499mm,346.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R49-2(124.333mm,345.489mm) on Top Layer And Track (123.469mm,344.499mm)(123.469mm,346.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R49-2(124.333mm,345.489mm) on Top Layer And Track (125.197mm,344.727mm)(126.771mm,344.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R49-2(124.333mm,345.489mm) on Top Layer And Track (125.197mm,346.251mm)(126.771mm,346.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R50-1(124.206mm,339.09mm) on Top Layer And Track (123.241mm,339.954mm)(125.197mm,339.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R50-1(124.206mm,339.09mm) on Top Layer And Track (123.444mm,336.652mm)(123.444mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R50-1(124.206mm,339.09mm) on Top Layer And Track (124.968mm,336.652mm)(124.968mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R50-2(124.206mm,335.788mm) on Top Layer And Track (123.241mm,334.924mm)(125.197mm,334.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R50-2(124.206mm,335.788mm) on Top Layer And Track (123.444mm,336.652mm)(123.444mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R50-2(124.206mm,335.788mm) on Top Layer And Track (124.968mm,336.652mm)(124.968mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R51-1(137.77mm,332.867mm) on Top Layer And Track (136.805mm,333.731mm)(138.76mm,333.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R51-1(137.77mm,332.867mm) on Top Layer And Track (137.008mm,330.429mm)(137.008mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R51-1(137.77mm,332.867mm) on Top Layer And Track (138.532mm,330.429mm)(138.532mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R51-2(137.77mm,329.565mm) on Top Layer And Track (136.805mm,328.701mm)(138.76mm,328.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R51-2(137.77mm,329.565mm) on Top Layer And Track (137.008mm,330.429mm)(137.008mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R51-2(137.77mm,329.565mm) on Top Layer And Track (138.532mm,330.429mm)(138.532mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R52-1(153.95mm,364.109mm) on Top Layer And Track (152.96mm,363.245mm)(154.915mm,363.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R52-1(153.95mm,364.109mm) on Top Layer And Track (153.188mm,364.973mm)(153.188mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R52-1(153.95mm,364.109mm) on Top Layer And Track (154.712mm,364.973mm)(154.712mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R52-2(153.95mm,367.411mm) on Top Layer And Track (152.96mm,368.275mm)(154.915mm,368.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R52-2(153.95mm,367.411mm) on Top Layer And Track (153.188mm,364.973mm)(153.188mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R52-2(153.95mm,367.411mm) on Top Layer And Track (154.712mm,364.973mm)(154.712mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R54-2(130.937mm,345.489mm) on Top Layer And Track (130.073mm,344.499mm)(130.073mm,346.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R54-2(130.937mm,345.489mm) on Top Layer And Track (131.801mm,344.727mm)(133.375mm,344.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R54-2(130.937mm,345.489mm) on Top Layer And Track (131.801mm,346.251mm)(133.375mm,346.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R55-1(137.77mm,340.868mm) on Top Layer And Track (136.805mm,341.732mm)(138.76mm,341.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R55-1(137.77mm,340.868mm) on Top Layer And Track (137.008mm,338.43mm)(137.008mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R55-1(137.77mm,340.868mm) on Top Layer And Track (138.532mm,338.43mm)(138.532mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R58-1(142.24mm,340.868mm) on Top Layer And Track (141.275mm,341.732mm)(143.231mm,341.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R58-1(142.24mm,340.868mm) on Top Layer And Track (141.478mm,338.43mm)(141.478mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R58-1(142.24mm,340.868mm) on Top Layer And Track (143.002mm,338.43mm)(143.002mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R59-1(142.24mm,332.867mm) on Top Layer And Track (141.275mm,333.731mm)(143.231mm,333.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R59-1(142.24mm,332.867mm) on Top Layer And Track (141.478mm,330.429mm)(141.478mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R59-1(142.24mm,332.867mm) on Top Layer And Track (143.002mm,330.429mm)(143.002mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R59-2(142.24mm,329.565mm) on Top Layer And Track (141.275mm,328.701mm)(143.231mm,328.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R59-2(142.24mm,329.565mm) on Top Layer And Track (141.478mm,330.429mm)(141.478mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R59-2(142.24mm,329.565mm) on Top Layer And Track (143.002mm,330.429mm)(143.002mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R60-1(162.554mm,359.283mm) on Top Layer And Track (160.116mm,358.521mm)(161.69mm,358.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R60-1(162.554mm,359.283mm) on Top Layer And Track (160.116mm,360.045mm)(161.69mm,360.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R60-1(162.554mm,359.283mm) on Top Layer And Track (163.418mm,358.292mm)(163.418mm,360.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R60-2(159.252mm,359.283mm) on Top Layer And Track (158.388mm,358.292mm)(158.388mm,360.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R60-2(159.252mm,359.283mm) on Top Layer And Track (160.116mm,358.521mm)(161.69mm,358.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R60-2(159.252mm,359.283mm) on Top Layer And Track (160.116mm,360.045mm)(161.69mm,360.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R61-1(128.524mm,339.09mm) on Top Layer And Track (127.559mm,339.954mm)(129.515mm,339.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R61-1(128.524mm,339.09mm) on Top Layer And Track (127.762mm,336.652mm)(127.762mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R61-1(128.524mm,339.09mm) on Top Layer And Track (129.286mm,336.652mm)(129.286mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R61-2(128.524mm,335.788mm) on Top Layer And Track (127.559mm,334.924mm)(129.515mm,334.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R61-2(128.524mm,335.788mm) on Top Layer And Track (127.762mm,336.652mm)(127.762mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R61-2(128.524mm,335.788mm) on Top Layer And Track (129.286mm,336.652mm)(129.286mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R64-1(162.916mm,332.994mm) on Top Layer And Track (161.951mm,333.858mm)(163.906mm,333.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R64-1(162.916mm,332.994mm) on Top Layer And Track (162.154mm,330.556mm)(162.154mm,332.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R64-1(162.916mm,332.994mm) on Top Layer And Track (163.678mm,330.556mm)(163.678mm,332.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R65-1(177.42mm,375.285mm) on Top Layer And Track (176.455mm,376.149mm)(178.41mm,376.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R65-1(177.42mm,375.285mm) on Top Layer And Track (176.658mm,372.847mm)(176.658mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R65-1(177.42mm,375.285mm) on Top Layer And Track (178.182mm,372.847mm)(178.182mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R65-2(177.42mm,371.983mm) on Top Layer And Track (176.455mm,371.119mm)(178.41mm,371.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R65-2(177.42mm,371.983mm) on Top Layer And Track (176.658mm,372.847mm)(176.658mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R65-2(177.42mm,371.983mm) on Top Layer And Track (178.182mm,372.847mm)(178.182mm,374.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R67-1(159.385mm,345.616mm) on Top Layer And Track (156.947mm,344.854mm)(158.521mm,344.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R67-1(159.385mm,345.616mm) on Top Layer And Track (156.947mm,346.378mm)(158.521mm,346.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R67-1(159.385mm,345.616mm) on Top Layer And Track (160.249mm,344.626mm)(160.249mm,346.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R67-2(156.083mm,345.616mm) on Top Layer And Track (155.219mm,344.626mm)(155.219mm,346.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R67-2(156.083mm,345.616mm) on Top Layer And Track (156.947mm,344.854mm)(158.521mm,344.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R67-2(156.083mm,345.616mm) on Top Layer And Track (156.947mm,346.378mm)(158.521mm,346.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R70-1(191.897mm,378.333mm) on Top Layer And Track (189.459mm,377.571mm)(191.033mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R70-1(191.897mm,378.333mm) on Top Layer And Track (189.459mm,379.095mm)(191.033mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R70-1(191.897mm,378.333mm) on Top Layer And Track (192.761mm,377.342mm)(192.761mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R70-2(188.595mm,378.333mm) on Top Layer And Track (187.731mm,377.342mm)(187.731mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R70-2(188.595mm,378.333mm) on Top Layer And Track (189.459mm,377.571mm)(191.033mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R70-2(188.595mm,378.333mm) on Top Layer And Track (189.459mm,379.095mm)(191.033mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R7-1(181.356mm,256.794mm) on Bottom Layer And Track (178.918mm,256.032mm)(180.492mm,256.032mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R7-1(181.356mm,256.794mm) on Bottom Layer And Track (178.918mm,257.556mm)(180.492mm,257.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R7-1(181.356mm,256.794mm) on Bottom Layer And Track (182.22mm,255.829mm)(182.22mm,257.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R71-1(167.386mm,337.693mm) on Top Layer And Track (166.395mm,336.829mm)(168.351mm,336.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R71-1(167.386mm,337.693mm) on Top Layer And Track (166.624mm,338.557mm)(166.624mm,340.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R71-1(167.386mm,337.693mm) on Top Layer And Track (168.148mm,338.557mm)(168.148mm,340.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R71-2(167.386mm,340.995mm) on Top Layer And Track (166.395mm,341.859mm)(168.351mm,341.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R71-2(167.386mm,340.995mm) on Top Layer And Track (166.624mm,338.557mm)(166.624mm,340.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R71-2(167.386mm,340.995mm) on Top Layer And Track (168.148mm,338.557mm)(168.148mm,340.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R7-2(178.054mm,256.794mm) on Bottom Layer And Track (177.19mm,255.829mm)(177.19mm,257.785mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R7-2(178.054mm,256.794mm) on Bottom Layer And Track (178.918mm,256.032mm)(180.492mm,256.032mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R7-2(178.054mm,256.794mm) on Bottom Layer And Track (178.918mm,257.556mm)(180.492mm,257.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R72-1(167.386mm,329.692mm) on Top Layer And Track (166.395mm,328.828mm)(168.351mm,328.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R72-1(167.386mm,329.692mm) on Top Layer And Track (166.624mm,330.556mm)(166.624mm,332.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R72-1(167.386mm,329.692mm) on Top Layer And Track (168.148mm,330.556mm)(168.148mm,332.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R72-2(167.386mm,332.994mm) on Top Layer And Track (166.395mm,333.858mm)(168.351mm,333.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R72-2(167.386mm,332.994mm) on Top Layer And Track (166.624mm,330.556mm)(166.624mm,332.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R72-2(167.386mm,332.994mm) on Top Layer And Track (168.148mm,330.556mm)(168.148mm,332.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Pad R73-1(186.049mm,378.333mm) on Top Layer And Text "R70" (186.919mm,377.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R73-1(186.049mm,378.333mm) on Top Layer And Track (183.611mm,377.571mm)(185.185mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R73-1(186.049mm,378.333mm) on Top Layer And Track (183.611mm,379.095mm)(185.185mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R73-1(186.049mm,378.333mm) on Top Layer And Track (186.913mm,377.342mm)(186.913mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R73-2(182.747mm,378.333mm) on Top Layer And Track (181.883mm,377.342mm)(181.883mm,379.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R73-2(182.747mm,378.333mm) on Top Layer And Track (183.611mm,377.571mm)(185.185mm,377.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R73-2(182.747mm,378.333mm) on Top Layer And Track (183.611mm,379.095mm)(185.185mm,379.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R74-1(153.67mm,335.915mm) on Top Layer And Track (152.679mm,335.051mm)(154.635mm,335.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R74-1(153.67mm,335.915mm) on Top Layer And Track (152.908mm,336.779mm)(152.908mm,338.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R74-1(153.67mm,335.915mm) on Top Layer And Track (154.432mm,336.779mm)(154.432mm,338.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R74-2(153.67mm,339.217mm) on Top Layer And Track (152.679mm,340.081mm)(154.635mm,340.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R74-2(153.67mm,339.217mm) on Top Layer And Track (152.908mm,336.779mm)(152.908mm,338.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R74-2(153.67mm,339.217mm) on Top Layer And Track (154.432mm,336.779mm)(154.432mm,338.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R75-1(177.927mm,345.489mm) on Top Layer And Track (175.489mm,344.727mm)(177.063mm,344.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R75-1(177.927mm,345.489mm) on Top Layer And Track (175.489mm,346.251mm)(177.063mm,346.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R75-1(177.927mm,345.489mm) on Top Layer And Track (178.791mm,344.499mm)(178.791mm,346.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R75-2(174.625mm,345.489mm) on Top Layer And Track (173.761mm,344.499mm)(173.761mm,346.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R75-2(174.625mm,345.489mm) on Top Layer And Track (175.489mm,344.727mm)(177.063mm,344.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R75-2(174.625mm,345.489mm) on Top Layer And Track (175.489mm,346.251mm)(177.063mm,346.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R76-1(174.498mm,339.09mm) on Top Layer And Track (173.533mm,339.954mm)(175.489mm,339.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R76-1(174.498mm,339.09mm) on Top Layer And Track (173.736mm,336.652mm)(173.736mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R76-1(174.498mm,339.09mm) on Top Layer And Track (175.26mm,336.652mm)(175.26mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R76-2(174.498mm,335.788mm) on Top Layer And Track (173.533mm,334.924mm)(175.489mm,334.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R76-2(174.498mm,335.788mm) on Top Layer And Track (173.736mm,336.652mm)(173.736mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R76-2(174.498mm,335.788mm) on Top Layer And Track (175.26mm,336.652mm)(175.26mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R77-1(188.062mm,332.867mm) on Top Layer And Track (187.097mm,333.731mm)(189.052mm,333.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R77-1(188.062mm,332.867mm) on Top Layer And Track (187.3mm,330.429mm)(187.3mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R77-1(188.062mm,332.867mm) on Top Layer And Track (188.824mm,330.429mm)(188.824mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R77-2(188.062mm,329.565mm) on Top Layer And Track (187.097mm,328.701mm)(189.052mm,328.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R77-2(188.062mm,329.565mm) on Top Layer And Track (187.3mm,330.429mm)(187.3mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R77-2(188.062mm,329.565mm) on Top Layer And Track (188.824mm,330.429mm)(188.824mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R78-1(177.445mm,364.109mm) on Top Layer And Track (176.455mm,363.245mm)(178.41mm,363.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R78-1(177.445mm,364.109mm) on Top Layer And Track (176.683mm,364.973mm)(176.683mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R78-1(177.445mm,364.109mm) on Top Layer And Track (178.207mm,364.973mm)(178.207mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R78-2(177.445mm,367.411mm) on Top Layer And Track (176.455mm,368.275mm)(178.41mm,368.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R78-2(177.445mm,367.411mm) on Top Layer And Track (176.683mm,364.973mm)(176.683mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R78-2(177.445mm,367.411mm) on Top Layer And Track (178.207mm,364.973mm)(178.207mm,366.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R80-1(184.531mm,345.489mm) on Top Layer And Track (182.093mm,344.727mm)(183.667mm,344.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R80-1(184.531mm,345.489mm) on Top Layer And Track (182.093mm,346.251mm)(183.667mm,346.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R80-1(184.531mm,345.489mm) on Top Layer And Track (185.395mm,344.499mm)(185.395mm,346.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R80-2(181.229mm,345.489mm) on Top Layer And Track (180.365mm,344.499mm)(180.365mm,346.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R80-2(181.229mm,345.489mm) on Top Layer And Track (182.093mm,344.727mm)(183.667mm,344.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R80-2(181.229mm,345.489mm) on Top Layer And Track (182.093mm,346.251mm)(183.667mm,346.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R8-1(181.356mm,259.588mm) on Bottom Layer And Track (178.918mm,258.826mm)(180.492mm,258.826mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R8-1(181.356mm,259.588mm) on Bottom Layer And Track (178.918mm,260.35mm)(180.492mm,260.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R8-1(181.356mm,259.588mm) on Bottom Layer And Track (182.22mm,258.623mm)(182.22mm,260.579mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R81-2(188.062mm,337.566mm) on Top Layer And Track (187.097mm,336.702mm)(189.052mm,336.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R81-2(188.062mm,337.566mm) on Top Layer And Track (187.3mm,338.43mm)(187.3mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R81-2(188.062mm,337.566mm) on Top Layer And Track (188.824mm,338.43mm)(188.824mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R8-2(178.054mm,259.588mm) on Bottom Layer And Track (177.19mm,258.623mm)(177.19mm,260.579mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R8-2(178.054mm,259.588mm) on Bottom Layer And Track (178.918mm,258.826mm)(180.492mm,258.826mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R8-2(178.054mm,259.588mm) on Bottom Layer And Track (178.918mm,260.35mm)(180.492mm,260.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.076mm) Between Pad R82-2(157.353mm,291.084mm) on Multi-Layer And Track (136.776mm,292.74mm)(162.776mm,292.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R84-1(192.532mm,337.566mm) on Top Layer And Track (191.541mm,336.702mm)(193.497mm,336.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R84-1(192.532mm,337.566mm) on Top Layer And Track (191.77mm,338.43mm)(191.77mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R84-1(192.532mm,337.566mm) on Top Layer And Track (193.294mm,338.43mm)(193.294mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R84-2(192.532mm,340.868mm) on Top Layer And Track (191.541mm,341.732mm)(193.497mm,341.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R84-2(192.532mm,340.868mm) on Top Layer And Track (191.77mm,338.43mm)(191.77mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R84-2(192.532mm,340.868mm) on Top Layer And Track (193.294mm,338.43mm)(193.294mm,340.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R85-2(192.532mm,332.867mm) on Top Layer And Track (191.541mm,333.731mm)(193.497mm,333.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R85-2(192.532mm,332.867mm) on Top Layer And Track (193.294mm,330.429mm)(193.294mm,332.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R87-1(178.816mm,335.788mm) on Top Layer And Track (177.825mm,334.924mm)(179.781mm,334.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R87-1(178.816mm,335.788mm) on Top Layer And Track (178.054mm,336.652mm)(178.054mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R87-1(178.816mm,335.788mm) on Top Layer And Track (179.578mm,336.652mm)(179.578mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R87-2(178.816mm,339.09mm) on Top Layer And Track (177.825mm,339.954mm)(179.781mm,339.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R87-2(178.816mm,339.09mm) on Top Layer And Track (178.054mm,336.652mm)(178.054mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R87-2(178.816mm,339.09mm) on Top Layer And Track (179.578mm,336.652mm)(179.578mm,338.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R90-1(133.858mm,314.325mm) on Bottom Layer And Track (132.867mm,315.189mm)(134.823mm,315.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R90-1(133.858mm,314.325mm) on Bottom Layer And Track (133.096mm,311.887mm)(133.096mm,313.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R90-1(133.858mm,314.325mm) on Bottom Layer And Track (134.62mm,311.887mm)(134.62mm,313.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R90-2(133.858mm,311.023mm) on Bottom Layer And Track (132.867mm,310.159mm)(134.823mm,310.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R90-2(133.858mm,311.023mm) on Bottom Layer And Track (133.096mm,311.887mm)(133.096mm,313.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R90-2(133.858mm,311.023mm) on Bottom Layer And Track (134.62mm,311.887mm)(134.62mm,313.461mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R9-1(184.023mm,266.446mm) on Bottom Layer And Track (183.032mm,267.31mm)(184.988mm,267.31mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R9-1(184.023mm,266.446mm) on Bottom Layer And Track (183.261mm,264.008mm)(183.261mm,265.582mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R9-1(184.023mm,266.446mm) on Bottom Layer And Track (184.785mm,264.008mm)(184.785mm,265.582mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R91-1(199.771mm,162.052mm) on Bottom Layer And Track (198.806mm,161.188mm)(200.762mm,161.188mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R91-1(199.771mm,162.052mm) on Bottom Layer And Track (199.009mm,162.916mm)(199.009mm,164.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R91-1(199.771mm,162.052mm) on Bottom Layer And Track (200.533mm,162.916mm)(200.533mm,164.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R91-2(199.771mm,165.354mm) on Bottom Layer And Track (198.806mm,166.218mm)(200.762mm,166.218mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R91-2(199.771mm,165.354mm) on Bottom Layer And Track (199.009mm,162.916mm)(199.009mm,164.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R91-2(199.771mm,165.354mm) on Bottom Layer And Track (200.533mm,162.916mm)(200.533mm,164.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R9-2(184.023mm,263.144mm) on Bottom Layer And Track (183.032mm,262.28mm)(184.988mm,262.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R9-2(184.023mm,263.144mm) on Bottom Layer And Track (183.261mm,264.008mm)(183.261mm,265.582mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R9-2(184.023mm,263.144mm) on Bottom Layer And Track (184.785mm,264.008mm)(184.785mm,265.582mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R92-1(163.449mm,395.478mm) on Top Layer And Track (162.484mm,396.342mm)(164.44mm,396.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R92-1(163.449mm,395.478mm) on Top Layer And Track (162.687mm,393.04mm)(162.687mm,394.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R92-1(163.449mm,395.478mm) on Top Layer And Track (164.211mm,393.04mm)(164.211mm,394.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R92-2(163.449mm,392.176mm) on Top Layer And Track (162.484mm,391.312mm)(164.44mm,391.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R92-2(163.449mm,392.176mm) on Top Layer And Track (162.687mm,393.04mm)(162.687mm,394.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R92-2(163.449mm,392.176mm) on Top Layer And Track (164.211mm,393.04mm)(164.211mm,394.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R93-1(192.852mm,423.696mm) on Top Layer And Track (191.861mm,422.832mm)(193.817mm,422.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R93-1(192.852mm,423.696mm) on Top Layer And Track (192.09mm,424.56mm)(192.09mm,426.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R93-1(192.852mm,423.696mm) on Top Layer And Track (193.614mm,424.56mm)(193.614mm,426.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.076mm) Between Pad R93-2(192.852mm,426.998mm) on Top Layer And Track (191.861mm,427.862mm)(193.817mm,427.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R93-2(192.852mm,426.998mm) on Top Layer And Track (192.09mm,424.56mm)(192.09mm,426.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.076mm) Between Pad R93-2(192.852mm,426.998mm) on Top Layer And Track (193.614mm,424.56mm)(193.614mm,426.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.076mm) Between Pad Z12-1(181.501mm,374.904mm) on Top Layer And Text "D21" (182.375mm,372.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.076mm) Between Pad Z12-2(185.801mm,374.904mm) on Top Layer And Text "D21" (182.375mm,372.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.076mm) Between Pad Z8-1(158.006mm,374.904mm) on Top Layer And Text "D15" (158.88mm,372.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.076mm) Between Pad Z8-2(162.306mm,374.904mm) on Top Layer And Text "D15" (158.88mm,372.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
Rule Violations :385

Processing Rule : Silk To Solder Mask (Clearance=0.076mm) (All),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Arc (199.136mm,259.207mm) on Bottom Overlay And Via (198.78mm,259.334mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Arc (199.136mm,310.896mm) on Bottom Overlay And Via (198.78mm,311.023mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Arc (199.263mm,207.518mm) on Bottom Overlay And Via (198.933mm,207.366mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "C10" (179.514mm,211.963mm) on Bottom Overlay And Via (178.181mm,211.36mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "C9" (202.734mm,209.042mm) on Bottom Overlay And Via (200.228mm,208.813mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "IC10" (156.108mm,342.595mm) on Top Overlay And Via (159.715mm,342.697mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "IC11" (181.254mm,342.468mm) on Top Overlay And Via (183.083mm,343.052mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "IC11" (181.254mm,342.468mm) on Top Overlay And Via (184.709mm,342.773mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "IC5" (155.092mm,341.579mm) on Bottom Overlay And Via (155.042mm,341.528mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "IC9" (130.962mm,342.513mm) on Top Overlay And Via (134.569mm,342.621mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "L1" (201.93mm,423.334mm) on Top Overlay And Via (201.295mm,424.942mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R101" (203.051mm,315.468mm) on Bottom Overlay And Via (198.78mm,316.103mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R109" (203.136mm,263.779mm) on Bottom Overlay And Via (198.78mm,264.414mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R114" (203.03mm,204.343mm) on Bottom Overlay And Via (200.228mm,204.699mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R13" (179.514mm,209.296mm) on Bottom Overlay And Via (178.181mm,211.36mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R19" (130.048mm,371.158mm) on Top Overlay And Via (129.87mm,372.694mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R37" (152.908mm,334.213mm) on Bottom Overlay And Via (153.67mm,334.467mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R74" (152.883mm,340.919mm) on Top Overlay And Via (155.042mm,341.528mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Text "R98" (202.48mm,307.721mm) on Bottom Overlay And Via (200.152mm,308.077mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (131.027mm,339.344mm)(135.927mm,339.344mm) on Bottom Overlay And Via (133.477mm,339.217mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (131.027mm,339.389mm)(135.927mm,339.389mm) on Top Overlay And Via (133.477mm,339.217mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.076mm) Between Track (136.805mm,336.702mm)(136.805mm,341.732mm) on Top Overlay And Via (136.322mm,342.062mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.076mm) Between Track (136.805mm,341.732mm)(138.76mm,341.732mm) on Top Overlay And Via (136.322mm,342.062mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.076mm) Between Track (136.83mm,336.702mm)(136.83mm,341.732mm) on Bottom Overlay And Via (136.322mm,342.062mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.076mm) Between Track (136.83mm,341.732mm)(138.786mm,341.732mm) on Bottom Overlay And Via (136.322mm,342.062mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.076mm) Between Track (146.66mm,366.776mm)(146.66mm,369.57mm) on Top Overlay And Via (146.075mm,368.198mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.076mm) Between Track (152.679mm,335.051mm)(154.635mm,335.051mm) on Top Overlay And Via (153.67mm,334.467mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.076mm) Between Track (152.705mm,335.051mm)(154.661mm,335.051mm) on Bottom Overlay And Via (153.67mm,334.467mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (158.388mm,360.248mm)(163.418mm,360.248mm) on Top Overlay And Via (161.239mm,359.943mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (160.116mm,360.045mm)(161.69mm,360.045mm) on Top Overlay And Via (161.239mm,359.943mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.076mm) Between Track (164.236mm,358.292mm)(169.266mm,358.292mm) on Top Overlay And Via (168.402mm,357.708mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.003mm < 0.076mm) Between Track (181.051mm,373.629mm)(186.251mm,373.629mm) on Top Overlay And Via (186.334mm,373.05mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.003mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.009mm,359.351mm)(199.009mm,362.399mm) on Top Overlay And Via (199.288mm,361.696mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.009mm,373.829mm)(199.009mm,376.877mm) on Top Overlay And Via (199.288mm,375.827mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.009mm,388.434mm)(199.009mm,391.482mm) on Top Overlay And Via (199.288mm,390.788mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.009mm,419.422mm)(199.009mm,422.47mm) on Top Overlay And Via (199.288mm,421.776mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Track (199.136mm,258.191mm)(199.136mm,258.826mm) on Bottom Overlay And Via (198.78mm,259.334mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.136mm,259.588mm)(199.136mm,260.223mm) on Bottom Overlay And Via (198.78mm,259.334mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.076mm) Between Track (199.136mm,309.88mm)(199.136mm,310.515mm) on Bottom Overlay And Via (198.78mm,311.023mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.136mm,311.277mm)(199.136mm,311.912mm) on Bottom Overlay And Via (198.78mm,311.023mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.136mm,311.912mm)(202.819mm,311.912mm) on Bottom Overlay And Via (200.141mm,312.191mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.136mm,311.912mm)(202.819mm,311.912mm) on Bottom Overlay And Via (200.152mm,312.136mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.263mm,206.502mm)(199.263mm,207.137mm) on Bottom Overlay And Via (198.933mm,207.366mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (199.263mm,208.534mm)(202.946mm,208.534mm) on Bottom Overlay And Via (200.228mm,208.813mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (203.364mm,263.414mm)(206.814mm,263.414mm) on Bottom Overlay And Via (204.089mm,263.169mm) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (203.609mm,328.938mm)(227.409mm,328.938mm) on Top Overlay And Via (205.181mm,329.082mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (210.349mm,271.145mm)(210.349mm,321.945mm) on Top Overlay And Via (209.804mm,281.203mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.076mm) Between Track (210.349mm,271.145mm)(210.349mm,321.945mm) on Top Overlay And Via (209.982mm,308.051mm) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :48

Processing Rule : Silk to Silk (Clearance=0mm) ((HasFootprint('Pb-Free_Overlay_Medium') OR HasFootprint('Pb-Free_Overlay_Small'))),((HasFootprint('Pb-Free_Overlay_Medium') OR HasFootprint('Pb-Free_Overlay_Small')))
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.102mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (OnCopper and Not InComponentClass('Logo') and not InComponentClass('FiducialMark') and not InRegion(1000,500,4000,800))
   Violation between Board Outline Clearance(Outline Edge): (0.85mm < 1.905mm) Between Board Edge And Pad Free-0(104mm,134mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.85mm < 1.905mm) Between Board Edge And Pad Free-0(105mm,324mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.85mm < 1.905mm) Between Board Edge And Pad Free-0(195mm,445mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.85mm < 1.905mm) Between Board Edge And Pad Free-0(226mm,134mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.85mm < 1.905mm) Between Board Edge And Pad Free-0(226mm,324mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.69mm < 1.905mm) Between Board Edge And Pad J8-1(102.997mm,447.548mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.905mm < 1.905mm) Between Board Edge And Pad J8-2(102.997mm,445.008mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.905mm < 1.905mm) Between Board Edge And Pad J8-3(102.997mm,442.493mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.854mm < 1.905mm) Between Board Edge And Pad J8-4(102.946mm,439.928mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.854mm < 1.905mm) Between Board Edge And Pad J8-5(102.946mm,437.388mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.854mm < 1.905mm) Between Board Edge And Pad J8-6(102.946mm,434.848mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.854mm < 1.905mm) Between Board Edge And Pad J8-7(102.946mm,432.308mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.703mm < 1.905mm) Between Board Edge And Pad J8-8(105.524mm,447.535mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_G1-1(228.219mm,288.457mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_G2-1(228.219mm,310.437mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_G3-1(228.219mm,237.657mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_G4-1(228.219mm,259.637mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_G5-1(228.219mm,186.857mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_G6-1(228.219mm,208.837mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_S1-1(228.219mm,283.377mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_S2-1(228.219mm,305.357mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_S3-1(228.219mm,232.577mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_S4-1(228.219mm,254.557mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_S5-1(228.219mm,181.777mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.676mm < 1.905mm) Between Board Edge And Pad TP_S6-1(228.219mm,203.757mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.745mm < 1.905mm) Between Board Edge And Pad U1-5(104.145mm,148.082mm) on Multi-Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.708mm < 1.905mm) Between Board Edge And Pad XF1-1(130.683mm,105.108mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.708mm < 1.905mm) Between Board Edge And Pad XF2-1(118.808mm,105.108mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.708mm < 1.905mm) Between Board Edge And Pad XF3-1(106.934mm,105.108mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.863mm < 1.905mm) Between Board Edge And Track (100.99mm,327.965mm)(100.99mm,389.966mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.863mm < 1.905mm) Between Board Edge And Track (100.99mm,327.965mm)(101.424mm,327.531mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (0.863mm < 1.905mm) Between Board Edge And Track (100.99mm,389.966mm)(104.343mm,393.319mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.297mm < 1.905mm) Between Board Edge And Track (101.424mm,327.531mm)(105.415mm,327.531mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.346mm < 1.905mm) Between Board Edge And Track (101.473mm,429.387mm)(101.473mm,438.531mm) on PWR 
   Violation between Board Outline Clearance(Outline Edge): (1.346mm < 1.905mm) Between Board Edge And Track (101.473mm,429.387mm)(111.887mm,418.973mm) on PWR 
   Violation between Board Outline Clearance(Outline Edge): (1.346mm < 1.905mm) Between Board Edge And Track (101.473mm,429.832mm)(101.473mm,447.497mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.346mm < 1.905mm) Between Board Edge And Track (101.473mm,429.832mm)(109.982mm,421.322mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.346mm < 1.905mm) Between Board Edge And Track (101.473mm,438.531mm)(102.87mm,439.928mm) on PWR 
   Violation between Board Outline Clearance(Outline Edge): (1.346mm < 1.905mm) Between Board Edge And Track (101.473mm,447.497mm)(101.524mm,447.548mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.371mm < 1.905mm) Between Board Edge And Track (101.498mm,328.58mm)(101.498mm,377.241mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.371mm < 1.905mm) Between Board Edge And Track (101.498mm,328.58mm)(102.039mm,328.039mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.371mm < 1.905mm) Between Board Edge And Track (101.498mm,377.241mm)(106.274mm,382.016mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.397mm < 1.905mm) Between Board Edge And Track (101.524mm,442.773mm)(101.524mm,448.259mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.397mm < 1.905mm) Between Board Edge And Track (101.524mm,442.773mm)(101.803mm,442.493mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.397mm < 1.905mm) Between Board Edge And Track (101.524mm,447.548mm)(102.997mm,447.548mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.182mm < 1.905mm) Between Board Edge And Track (101.524mm,448.259mm)(101.956mm,448.691mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.676mm < 1.905mm) Between Board Edge And Track (101.803mm,442.493mm)(102.997mm,442.493mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.786mm < 1.905mm) Between Board Edge And Track (101.913mm,417.36mm)(101.913mm,426.809mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.786mm < 1.905mm) Between Board Edge And Track (101.913mm,417.36mm)(103.467mm,415.806mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.786mm < 1.905mm) Between Board Edge And Track (101.913mm,426.809mm)(106.142mm,431.038mm) on Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.182mm < 1.905mm) Between Board Edge And Track (101.956mm,448.691mm)(124.587mm,448.691mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.879mm < 1.905mm) Between Board Edge And Track (102.006mm,328.371mm)(102.006mm,331.876mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.879mm < 1.905mm) Between Board Edge And Track (102.006mm,328.371mm)(102.845mm,327.533mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.879mm < 1.905mm) Between Board Edge And Track (102.006mm,331.876mm)(103.505mm,333.375mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.182mm < 1.905mm) Between Board Edge And Track (124.587mm,448.691mm)(134.235mm,439.043mm) on Top Layer 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (223.456mm,186.857mm)(228.219mm,186.857mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (223.456mm,237.657mm)(228.219mm,237.657mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (223.456mm,288.457mm)(228.219mm,288.457mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.679mm,184.317mm)(228.219mm,181.777mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.679mm,206.297mm)(228.219mm,203.757mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.679mm,235.117mm)(228.219mm,232.577mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.679mm,257.097mm)(228.219mm,254.557mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.679mm,285.917mm)(228.219mm,283.377mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.831mm,208.837mm)(228.219mm,208.837mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.831mm,259.637mm)(228.219mm,259.637mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.831mm,310.437mm)(228.219mm,310.437mm) on GND 
   Violation between Board Outline Clearance(Outline Edge): (1.654mm < 1.905mm) Between Board Edge And Track (225.972mm,305.357mm)(228.219mm,305.357mm) on GND 
Rule Violations :67

Processing Rule : Board Clearance Constraint (Gap=0mm) (OnCopper and InPoly)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (OnCopper and InComponentClass('Mounting Holes'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=53.34mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:14