Analysis & Synthesis report for fifi_ip
Fri May 05 16:31:14 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component
 13. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated
 14. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p
 15. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p
 16. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram
 17. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp
 18. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12
 19. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp
 20. Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15
 21. Parameter Settings for User Entity Instance: fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component
 22. dcfifo Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "fifo_256_8:fifo_256_8_inst"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 05 16:31:14 2017       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; fifi_ip                                     ;
; Top-level Entity Name              ; fifo                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 116                                         ;
;     Total combinational functions  ; 53                                          ;
;     Dedicated logic registers      ; 89                                          ;
; Total registers                    ; 89                                          ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; fifo               ; fifi_ip            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; ipcore_dir/fifo_256_8.v          ; yes             ; User Wizard-Generated File   ; E:/Verilog/Project/FIFO_IP/quartus_prj/ipcore_dir/fifo_256_8.v     ;         ;
; ../design/fifo.v                 ; yes             ; User Verilog HDL File        ; E:/Verilog/Project/FIFO_IP/design/fifo.v                           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc      ;         ;
; db/dcfifo_iif1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/dcfifo_iif1.tdf          ;         ;
; db/a_graycounter_rn6.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/a_graycounter_rn6.tdf    ;         ;
; db/a_graycounter_n5c.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/a_graycounter_n5c.tdf    ;         ;
; db/altsyncram_at01.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/altsyncram_at01.tdf      ;         ;
; db/alt_synch_pipe_36d.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/alt_synch_pipe_36d.tdf   ;         ;
; db/dffpipe_2v8.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/dffpipe_2v8.tdf          ;         ;
; db/alt_synch_pipe_46d.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/alt_synch_pipe_46d.tdf   ;         ;
; db/dffpipe_3v8.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/dffpipe_3v8.tdf          ;         ;
; db/cmpr_f66.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Verilog/Project/FIFO_IP/quartus_prj/db/cmpr_f66.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 116            ;
;                                             ;                ;
; Total combinational functions               ; 53             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 34             ;
;     -- 3 input functions                    ; 8              ;
;     -- <=2 input functions                  ; 11             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 53             ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 89             ;
;     -- Dedicated logic registers            ; 89             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 36             ;
; Total memory bits                           ; 2048           ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; w_clk[0]~input ;
; Maximum fan-out                             ; 57             ;
; Total fan-out                               ; 599            ;
; Average fan-out                             ; 2.70           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fifo                                     ; 53 (0)            ; 89 (0)       ; 2048        ; 0            ; 0       ; 0         ; 36   ; 0            ; |fifo                                                                                                                                ; work         ;
;    |fifo_256_8:fifo_256_8_inst|           ; 53 (0)            ; 89 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|           ; 53 (0)            ; 89 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_iif1:auto_generated|     ; 53 (6)            ; 89 (27)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated                                                  ; work         ;
;             |a_graycounter_n5c:wrptr_g1p| ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p                      ; work         ;
;             |a_graycounter_rn6:rdptr_g1p| ; 18 (18)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_36d:rs_dgwp|  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp                       ; work         ;
;                |dffpipe_2v8:dffpipe12|    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12 ; work         ;
;             |alt_synch_pipe_46d:ws_dgrp|  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp                       ; work         ;
;                |dffpipe_3v8:dffpipe15|    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15 ; work         ;
;             |altsyncram_at01:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram                         ; work         ;
;             |cmpr_f66:rdempty_eq_comp|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;             |cmpr_f66:wrfull_eq_comp|     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |fifo|fifo_256_8:fifo_256_8_inst ; E:/Verilog/Project/FIFO_IP/quartus_prj/ipcore_dir/fifo_256_8.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 89    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter5a0 ; 8       ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0 ; 7       ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity6    ; 5       ;
; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 4                                                                               ;         ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                   ;
+-------------------------+--------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 8            ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                         ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                ;
; USE_EAB                 ; ON           ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_iif1  ; Untyped                                                ;
+-------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 1                                                  ;
; Entity Instance            ; fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 8                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo_256_8:fifo_256_8_inst"                                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdclk ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wrclk ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri May 05 16:31:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fifi_ip -c fifi_ip
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ipcore_dir/fifo_256_8.v
    Info (12023): Found entity 1: fifo_256_8
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/project/fifo_ip/design/fifo.v
    Info (12023): Found entity 1: fifo
Info (12127): Elaborating entity "fifo" for the top level hierarchy
Info (12128): Elaborating entity "fifo_256_8" for hierarchy "fifo_256_8:fifo_256_8_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_iif1.tdf
    Info (12023): Found entity 1: dcfifo_iif1
Info (12128): Elaborating entity "dcfifo_iif1" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_rn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|a_graycounter_n5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_at01.tdf
    Info (12023): Found entity 1: altsyncram_at01
Info (12128): Elaborating entity "altsyncram_at01" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|altsyncram_at01:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_36d
Info (12128): Elaborating entity "alt_synch_pipe_36d" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_46d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_46d
Info (12128): Elaborating entity "alt_synch_pipe_46d" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "fifo_256_8:fifo_256_8_inst|dcfifo:dcfifo_component|dcfifo_iif1:auto_generated|cmpr_f66:rdempty_eq_comp"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "w_clk[1]"
    Warning (15610): No output dependent on input pin "w_clk[2]"
    Warning (15610): No output dependent on input pin "w_clk[3]"
    Warning (15610): No output dependent on input pin "w_clk[4]"
    Warning (15610): No output dependent on input pin "w_clk[5]"
    Warning (15610): No output dependent on input pin "w_clk[6]"
    Warning (15610): No output dependent on input pin "w_clk[7]"
    Warning (15610): No output dependent on input pin "r_clk[1]"
    Warning (15610): No output dependent on input pin "r_clk[2]"
    Warning (15610): No output dependent on input pin "r_clk[3]"
    Warning (15610): No output dependent on input pin "r_clk[4]"
    Warning (15610): No output dependent on input pin "r_clk[5]"
    Warning (15610): No output dependent on input pin "r_clk[6]"
    Warning (15610): No output dependent on input pin "r_clk[7]"
Info (21057): Implemented 160 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 116 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Fri May 05 16:31:14 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


