
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a7c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08009c04  08009c04  0000ac04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c5c  08009c5c  0000b1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009c5c  08009c5c  0000ac5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c64  08009c64  0000b1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c64  08009c64  0000ac64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c68  08009c68  0000ac68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  08009c6c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001514  200001d0  08009e38  0000b1d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200016e4  08009e38  0000b6e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019b93  00000000  00000000  0000b1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004622  00000000  00000000  00024d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  000293b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010e9  00000000  00000000  0002a9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005b22  00000000  00000000  0002bac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d0ae  00000000  00000000  000315eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3d77  00000000  00000000  0004e699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00112410  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006144  00000000  00000000  00112454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00118598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001d0 	.word	0x200001d0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009bec 	.word	0x08009bec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001d4 	.word	0x200001d4
 80001c4:	08009bec 	.word	0x08009bec

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__gesf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpsf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__lesf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpsf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpsf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a6e:	d011      	beq.n	8000a94 <__cmpsf2+0x40>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000a76:	bf18      	it	ne
 8000a78:	ea90 0f01 	teqne	r0, r1
 8000a7c:	bf58      	it	pl
 8000a7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000a82:	bf88      	it	hi
 8000a84:	17c8      	asrhi	r0, r1, #31
 8000a86:	bf38      	it	cc
 8000a88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000a8c:	bf18      	it	ne
 8000a8e:	f040 0001 	orrne.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a98:	d102      	bne.n	8000aa0 <__cmpsf2+0x4c>
 8000a9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000a9e:	d105      	bne.n	8000aac <__cmpsf2+0x58>
 8000aa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000aa4:	d1e4      	bne.n	8000a70 <__cmpsf2+0x1c>
 8000aa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000aaa:	d0e1      	beq.n	8000a70 <__cmpsf2+0x1c>
 8000aac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_cfrcmple>:
 8000ab4:	4684      	mov	ip, r0
 8000ab6:	4608      	mov	r0, r1
 8000ab8:	4661      	mov	r1, ip
 8000aba:	e7ff      	b.n	8000abc <__aeabi_cfcmpeq>

08000abc <__aeabi_cfcmpeq>:
 8000abc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000abe:	f7ff ffc9 	bl	8000a54 <__cmpsf2>
 8000ac2:	2800      	cmp	r0, #0
 8000ac4:	bf48      	it	mi
 8000ac6:	f110 0f00 	cmnmi.w	r0, #0
 8000aca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000acc <__aeabi_fcmpeq>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff fff4 	bl	8000abc <__aeabi_cfcmpeq>
 8000ad4:	bf0c      	ite	eq
 8000ad6:	2001      	moveq	r0, #1
 8000ad8:	2000      	movne	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_fcmplt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffea 	bl	8000abc <__aeabi_cfcmpeq>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_fcmple>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffe0 	bl	8000abc <__aeabi_cfcmpeq>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_fcmpge>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffd2 	bl	8000ab4 <__aeabi_cfrcmple>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fcmpgt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffc8 	bl	8000ab4 <__aeabi_cfrcmple>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_uldivmod>:
 8000b30:	b953      	cbnz	r3, 8000b48 <__aeabi_uldivmod+0x18>
 8000b32:	b94a      	cbnz	r2, 8000b48 <__aeabi_uldivmod+0x18>
 8000b34:	2900      	cmp	r1, #0
 8000b36:	bf08      	it	eq
 8000b38:	2800      	cmpeq	r0, #0
 8000b3a:	bf1c      	itt	ne
 8000b3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b40:	f04f 30ff 	movne.w	r0, #4294967295
 8000b44:	f000 b98c 	b.w	8000e60 <__aeabi_idiv0>
 8000b48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b50:	f000 f806 	bl	8000b60 <__udivmoddi4>
 8000b54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5c:	b004      	add	sp, #16
 8000b5e:	4770      	bx	lr

08000b60 <__udivmoddi4>:
 8000b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b64:	9d08      	ldr	r5, [sp, #32]
 8000b66:	468e      	mov	lr, r1
 8000b68:	4604      	mov	r4, r0
 8000b6a:	4688      	mov	r8, r1
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d14a      	bne.n	8000c06 <__udivmoddi4+0xa6>
 8000b70:	428a      	cmp	r2, r1
 8000b72:	4617      	mov	r7, r2
 8000b74:	d962      	bls.n	8000c3c <__udivmoddi4+0xdc>
 8000b76:	fab2 f682 	clz	r6, r2
 8000b7a:	b14e      	cbz	r6, 8000b90 <__udivmoddi4+0x30>
 8000b7c:	f1c6 0320 	rsb	r3, r6, #32
 8000b80:	fa01 f806 	lsl.w	r8, r1, r6
 8000b84:	fa20 f303 	lsr.w	r3, r0, r3
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	ea43 0808 	orr.w	r8, r3, r8
 8000b8e:	40b4      	lsls	r4, r6
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b98:	fa1f fc87 	uxth.w	ip, r7
 8000b9c:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ba0:	fb01 f20c 	mul.w	r2, r1, ip
 8000ba4:	0c23      	lsrs	r3, r4, #16
 8000ba6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d909      	bls.n	8000bc2 <__udivmoddi4+0x62>
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bb4:	f080 80eb 	bcs.w	8000d8e <__udivmoddi4+0x22e>
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	f240 80e8 	bls.w	8000d8e <__udivmoddi4+0x22e>
 8000bbe:	3902      	subs	r1, #2
 8000bc0:	443b      	add	r3, r7
 8000bc2:	1a9a      	subs	r2, r3, r2
 8000bc4:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bc8:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bcc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bd0:	b2a3      	uxth	r3, r4
 8000bd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bd6:	459c      	cmp	ip, r3
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0x8e>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000be0:	f080 80d7 	bcs.w	8000d92 <__udivmoddi4+0x232>
 8000be4:	459c      	cmp	ip, r3
 8000be6:	f240 80d4 	bls.w	8000d92 <__udivmoddi4+0x232>
 8000bea:	443b      	add	r3, r7
 8000bec:	3802      	subs	r0, #2
 8000bee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	eba3 030c 	sub.w	r3, r3, ip
 8000bf8:	b11d      	cbz	r5, 8000c02 <__udivmoddi4+0xa2>
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	40f3      	lsrs	r3, r6
 8000bfe:	e9c5 3200 	strd	r3, r2, [r5]
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d905      	bls.n	8000c16 <__udivmoddi4+0xb6>
 8000c0a:	b10d      	cbz	r5, 8000c10 <__udivmoddi4+0xb0>
 8000c0c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c10:	2100      	movs	r1, #0
 8000c12:	4608      	mov	r0, r1
 8000c14:	e7f5      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000c16:	fab3 f183 	clz	r1, r3
 8000c1a:	2900      	cmp	r1, #0
 8000c1c:	d146      	bne.n	8000cac <__udivmoddi4+0x14c>
 8000c1e:	4573      	cmp	r3, lr
 8000c20:	d302      	bcc.n	8000c28 <__udivmoddi4+0xc8>
 8000c22:	4282      	cmp	r2, r0
 8000c24:	f200 8108 	bhi.w	8000e38 <__udivmoddi4+0x2d8>
 8000c28:	1a84      	subs	r4, r0, r2
 8000c2a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c2e:	2001      	movs	r0, #1
 8000c30:	4690      	mov	r8, r2
 8000c32:	2d00      	cmp	r5, #0
 8000c34:	d0e5      	beq.n	8000c02 <__udivmoddi4+0xa2>
 8000c36:	e9c5 4800 	strd	r4, r8, [r5]
 8000c3a:	e7e2      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	f000 8091 	beq.w	8000d64 <__udivmoddi4+0x204>
 8000c42:	fab2 f682 	clz	r6, r2
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f040 80a5 	bne.w	8000d96 <__udivmoddi4+0x236>
 8000c4c:	1a8a      	subs	r2, r1, r2
 8000c4e:	2101      	movs	r1, #1
 8000c50:	0c03      	lsrs	r3, r0, #16
 8000c52:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c56:	b280      	uxth	r0, r0
 8000c58:	b2bc      	uxth	r4, r7
 8000c5a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c5e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c66:	fb04 f20c 	mul.w	r2, r4, ip
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x11e>
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x11c>
 8000c76:	429a      	cmp	r2, r3
 8000c78:	f200 80e3 	bhi.w	8000e42 <__udivmoddi4+0x2e2>
 8000c7c:	46c4      	mov	ip, r8
 8000c7e:	1a9b      	subs	r3, r3, r2
 8000c80:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c84:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c88:	fb02 f404 	mul.w	r4, r2, r4
 8000c8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c90:	429c      	cmp	r4, r3
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0x144>
 8000c94:	18fb      	adds	r3, r7, r3
 8000c96:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0x142>
 8000c9c:	429c      	cmp	r4, r3
 8000c9e:	f200 80cd 	bhi.w	8000e3c <__udivmoddi4+0x2dc>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000caa:	e7a5      	b.n	8000bf8 <__udivmoddi4+0x98>
 8000cac:	f1c1 0620 	rsb	r6, r1, #32
 8000cb0:	408b      	lsls	r3, r1
 8000cb2:	fa22 f706 	lsr.w	r7, r2, r6
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	fa2e fa06 	lsr.w	sl, lr, r6
 8000cbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cc0:	fbba f8f9 	udiv	r8, sl, r9
 8000cc4:	fa0e fe01 	lsl.w	lr, lr, r1
 8000cc8:	fa20 f306 	lsr.w	r3, r0, r6
 8000ccc:	fb09 aa18 	mls	sl, r9, r8, sl
 8000cd0:	fa1f fc87 	uxth.w	ip, r7
 8000cd4:	ea43 030e 	orr.w	r3, r3, lr
 8000cd8:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cdc:	fb08 f00c 	mul.w	r0, r8, ip
 8000ce0:	0c1c      	lsrs	r4, r3, #16
 8000ce2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000ce6:	42a0      	cmp	r0, r4
 8000ce8:	fa02 f201 	lsl.w	r2, r2, r1
 8000cec:	d90a      	bls.n	8000d04 <__udivmoddi4+0x1a4>
 8000cee:	193c      	adds	r4, r7, r4
 8000cf0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cf4:	f080 809e 	bcs.w	8000e34 <__udivmoddi4+0x2d4>
 8000cf8:	42a0      	cmp	r0, r4
 8000cfa:	f240 809b 	bls.w	8000e34 <__udivmoddi4+0x2d4>
 8000cfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	1a24      	subs	r4, r4, r0
 8000d06:	b298      	uxth	r0, r3
 8000d08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d10:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d14:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d909      	bls.n	8000d30 <__udivmoddi4+0x1d0>
 8000d1c:	193c      	adds	r4, r7, r4
 8000d1e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d22:	f080 8085 	bcs.w	8000e30 <__udivmoddi4+0x2d0>
 8000d26:	45a4      	cmp	ip, r4
 8000d28:	f240 8082 	bls.w	8000e30 <__udivmoddi4+0x2d0>
 8000d2c:	3b02      	subs	r3, #2
 8000d2e:	443c      	add	r4, r7
 8000d30:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d34:	eba4 040c 	sub.w	r4, r4, ip
 8000d38:	fba0 8c02 	umull	r8, ip, r0, r2
 8000d3c:	4564      	cmp	r4, ip
 8000d3e:	4643      	mov	r3, r8
 8000d40:	46e1      	mov	r9, ip
 8000d42:	d364      	bcc.n	8000e0e <__udivmoddi4+0x2ae>
 8000d44:	d061      	beq.n	8000e0a <__udivmoddi4+0x2aa>
 8000d46:	b15d      	cbz	r5, 8000d60 <__udivmoddi4+0x200>
 8000d48:	ebbe 0203 	subs.w	r2, lr, r3
 8000d4c:	eb64 0409 	sbc.w	r4, r4, r9
 8000d50:	fa04 f606 	lsl.w	r6, r4, r6
 8000d54:	fa22 f301 	lsr.w	r3, r2, r1
 8000d58:	431e      	orrs	r6, r3
 8000d5a:	40cc      	lsrs	r4, r1
 8000d5c:	e9c5 6400 	strd	r6, r4, [r5]
 8000d60:	2100      	movs	r1, #0
 8000d62:	e74e      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000d64:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d68:	0c01      	lsrs	r1, r0, #16
 8000d6a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d6e:	b280      	uxth	r0, r0
 8000d70:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d74:	463b      	mov	r3, r7
 8000d76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d7a:	4638      	mov	r0, r7
 8000d7c:	463c      	mov	r4, r7
 8000d7e:	46b8      	mov	r8, r7
 8000d80:	46be      	mov	lr, r7
 8000d82:	2620      	movs	r6, #32
 8000d84:	eba2 0208 	sub.w	r2, r2, r8
 8000d88:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d8c:	e765      	b.n	8000c5a <__udivmoddi4+0xfa>
 8000d8e:	4601      	mov	r1, r0
 8000d90:	e717      	b.n	8000bc2 <__udivmoddi4+0x62>
 8000d92:	4610      	mov	r0, r2
 8000d94:	e72b      	b.n	8000bee <__udivmoddi4+0x8e>
 8000d96:	f1c6 0120 	rsb	r1, r6, #32
 8000d9a:	fa2e fc01 	lsr.w	ip, lr, r1
 8000d9e:	40b7      	lsls	r7, r6
 8000da0:	fa0e fe06 	lsl.w	lr, lr, r6
 8000da4:	fa20 f101 	lsr.w	r1, r0, r1
 8000da8:	ea41 010e 	orr.w	r1, r1, lr
 8000dac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db0:	fbbc f8fe 	udiv	r8, ip, lr
 8000db4:	b2bc      	uxth	r4, r7
 8000db6:	fb0e cc18 	mls	ip, lr, r8, ip
 8000dba:	fb08 f904 	mul.w	r9, r8, r4
 8000dbe:	0c0a      	lsrs	r2, r1, #16
 8000dc0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000dc4:	40b0      	lsls	r0, r6
 8000dc6:	4591      	cmp	r9, r2
 8000dc8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dcc:	b280      	uxth	r0, r0
 8000dce:	d93e      	bls.n	8000e4e <__udivmoddi4+0x2ee>
 8000dd0:	18ba      	adds	r2, r7, r2
 8000dd2:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dd6:	d201      	bcs.n	8000ddc <__udivmoddi4+0x27c>
 8000dd8:	4591      	cmp	r9, r2
 8000dda:	d81f      	bhi.n	8000e1c <__udivmoddi4+0x2bc>
 8000ddc:	eba2 0209 	sub.w	r2, r2, r9
 8000de0:	fbb2 f9fe 	udiv	r9, r2, lr
 8000de4:	fb09 f804 	mul.w	r8, r9, r4
 8000de8:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000dec:	b28a      	uxth	r2, r1
 8000dee:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000df2:	4542      	cmp	r2, r8
 8000df4:	d229      	bcs.n	8000e4a <__udivmoddi4+0x2ea>
 8000df6:	18ba      	adds	r2, r7, r2
 8000df8:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dfc:	d2c2      	bcs.n	8000d84 <__udivmoddi4+0x224>
 8000dfe:	4542      	cmp	r2, r8
 8000e00:	d2c0      	bcs.n	8000d84 <__udivmoddi4+0x224>
 8000e02:	f1a9 0102 	sub.w	r1, r9, #2
 8000e06:	443a      	add	r2, r7
 8000e08:	e7bc      	b.n	8000d84 <__udivmoddi4+0x224>
 8000e0a:	45c6      	cmp	lr, r8
 8000e0c:	d29b      	bcs.n	8000d46 <__udivmoddi4+0x1e6>
 8000e0e:	ebb8 0302 	subs.w	r3, r8, r2
 8000e12:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e16:	3801      	subs	r0, #1
 8000e18:	46e1      	mov	r9, ip
 8000e1a:	e794      	b.n	8000d46 <__udivmoddi4+0x1e6>
 8000e1c:	eba7 0909 	sub.w	r9, r7, r9
 8000e20:	444a      	add	r2, r9
 8000e22:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e26:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e2a:	fb09 f804 	mul.w	r8, r9, r4
 8000e2e:	e7db      	b.n	8000de8 <__udivmoddi4+0x288>
 8000e30:	4603      	mov	r3, r0
 8000e32:	e77d      	b.n	8000d30 <__udivmoddi4+0x1d0>
 8000e34:	46d0      	mov	r8, sl
 8000e36:	e765      	b.n	8000d04 <__udivmoddi4+0x1a4>
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e6fa      	b.n	8000c32 <__udivmoddi4+0xd2>
 8000e3c:	443b      	add	r3, r7
 8000e3e:	3a02      	subs	r2, #2
 8000e40:	e730      	b.n	8000ca4 <__udivmoddi4+0x144>
 8000e42:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e46:	443b      	add	r3, r7
 8000e48:	e719      	b.n	8000c7e <__udivmoddi4+0x11e>
 8000e4a:	4649      	mov	r1, r9
 8000e4c:	e79a      	b.n	8000d84 <__udivmoddi4+0x224>
 8000e4e:	eba2 0209 	sub.w	r2, r2, r9
 8000e52:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e56:	46c4      	mov	ip, r8
 8000e58:	fb09 f804 	mul.w	r8, r9, r4
 8000e5c:	e7c4      	b.n	8000de8 <__udivmoddi4+0x288>
 8000e5e:	bf00      	nop

08000e60 <__aeabi_idiv0>:
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e76:	4b21      	ldr	r3, [pc, #132]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000e78:	4a21      	ldr	r2, [pc, #132]	@ (8000f00 <MX_ADC1_Init+0x9c>)
 8000e7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e82:	4b1e      	ldr	r3, [pc, #120]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000e88:	4b1c      	ldr	r3, [pc, #112]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e94:	4b19      	ldr	r3, [pc, #100]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e9c:	4b17      	ldr	r3, [pc, #92]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ea2:	4b16      	ldr	r3, [pc, #88]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000ea4:	4a17      	ldr	r2, [pc, #92]	@ (8000f04 <MX_ADC1_Init+0xa0>)
 8000ea6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ea8:	4b14      	ldr	r3, [pc, #80]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000eae:	4b13      	ldr	r3, [pc, #76]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eb4:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ec2:	480e      	ldr	r0, [pc, #56]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000ec4:	f000 ffd0 	bl	8001e68 <HAL_ADC_Init>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000ece:	f000 fc77 	bl	80017c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000ed2:	230a      	movs	r3, #10
 8000ed4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000eda:	2300      	movs	r3, #0
 8000edc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ede:	463b      	mov	r3, r7
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4806      	ldr	r0, [pc, #24]	@ (8000efc <MX_ADC1_Init+0x98>)
 8000ee4:	f001 f804 	bl	8001ef0 <HAL_ADC_ConfigChannel>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000eee:	f000 fc67 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ef2:	bf00      	nop
 8000ef4:	3710      	adds	r7, #16
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200001ec 	.word	0x200001ec
 8000f00:	40012000 	.word	0x40012000
 8000f04:	0f000001 	.word	0x0f000001

08000f08 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0e:	463b      	mov	r3, r7
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000f1a:	4b21      	ldr	r3, [pc, #132]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f1c:	4a21      	ldr	r2, [pc, #132]	@ (8000fa4 <MX_ADC2_Init+0x9c>)
 8000f1e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000f20:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000f26:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000f32:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f38:	4b19      	ldr	r3, [pc, #100]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f40:	4b17      	ldr	r3, [pc, #92]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f46:	4b16      	ldr	r3, [pc, #88]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f48:	4a17      	ldr	r2, [pc, #92]	@ (8000fa8 <MX_ADC2_Init+0xa0>)
 8000f4a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f4c:	4b14      	ldr	r3, [pc, #80]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000f52:	4b13      	ldr	r3, [pc, #76]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f58:	4b11      	ldr	r3, [pc, #68]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f60:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f66:	480e      	ldr	r0, [pc, #56]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f68:	f000 ff7e 	bl	8001e68 <HAL_ADC_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8000f72:	f000 fc25 	bl	80017c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f76:	230b      	movs	r3, #11
 8000f78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f82:	463b      	mov	r3, r7
 8000f84:	4619      	mov	r1, r3
 8000f86:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <MX_ADC2_Init+0x98>)
 8000f88:	f000 ffb2 	bl	8001ef0 <HAL_ADC_ConfigChannel>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000f92:	f000 fc15 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000234 	.word	0x20000234
 8000fa4:	40012100 	.word	0x40012100
 8000fa8:	0f000001 	.word	0x0f000001

08000fac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08c      	sub	sp, #48	@ 0x30
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 031c 	add.w	r3, r7, #28
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a2e      	ldr	r2, [pc, #184]	@ (8001084 <HAL_ADC_MspInit+0xd8>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d128      	bne.n	8001020 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
 8000fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd6:	4a2c      	ldr	r2, [pc, #176]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8000fd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fde:	4b2a      	ldr	r3, [pc, #168]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fe6:	61bb      	str	r3, [r7, #24]
 8000fe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	4b26      	ldr	r3, [pc, #152]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a25      	ldr	r2, [pc, #148]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8000ff4:	f043 0304 	orr.w	r3, r3, #4
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b23      	ldr	r3, [pc, #140]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0304 	and.w	r3, r3, #4
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001006:	2301      	movs	r3, #1
 8001008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800100a:	2303      	movs	r3, #3
 800100c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	4619      	mov	r1, r3
 8001018:	481c      	ldr	r0, [pc, #112]	@ (800108c <HAL_ADC_MspInit+0xe0>)
 800101a:	f002 f929 	bl	8003270 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800101e:	e02c      	b.n	800107a <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a1a      	ldr	r2, [pc, #104]	@ (8001090 <HAL_ADC_MspInit+0xe4>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d127      	bne.n	800107a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b16      	ldr	r3, [pc, #88]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001032:	4a15      	ldr	r2, [pc, #84]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8001034:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001038:	6453      	str	r3, [r2, #68]	@ 0x44
 800103a:	4b13      	ldr	r3, [pc, #76]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a0e      	ldr	r2, [pc, #56]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8001050:	f043 0304 	orr.w	r3, r3, #4
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b0c      	ldr	r3, [pc, #48]	@ (8001088 <HAL_ADC_MspInit+0xdc>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0304 	and.w	r3, r3, #4
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001062:	2302      	movs	r3, #2
 8001064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001066:	2303      	movs	r3, #3
 8001068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800106e:	f107 031c 	add.w	r3, r7, #28
 8001072:	4619      	mov	r1, r3
 8001074:	4805      	ldr	r0, [pc, #20]	@ (800108c <HAL_ADC_MspInit+0xe0>)
 8001076:	f002 f8fb 	bl	8003270 <HAL_GPIO_Init>
}
 800107a:	bf00      	nop
 800107c:	3730      	adds	r7, #48	@ 0x30
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40012000 	.word	0x40012000
 8001088:	40023800 	.word	0x40023800
 800108c:	40020800 	.word	0x40020800
 8001090:	40012100 	.word	0x40012100

08001094 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
	CAN_interrupt();
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001096:	b089      	sub	sp, #36	@ 0x24
 8001098:	af06      	add	r7, sp, #24
 800109a:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 800109c:	4e08      	ldr	r6, [pc, #32]	@ (80010c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800109e:	466d      	mov	r5, sp
 80010a0:	f106 0410 	add.w	r4, r6, #16
 80010a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010a8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80010ac:	e885 0003 	stmia.w	r5, {r0, r1}
 80010b0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80010b4:	f000 f89c 	bl	80011f0 <CAN_RX>
}
 80010b8:	bf00      	nop
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010c0:	200002ac 	.word	0x200002ac
 80010c4:	00000000 	.word	0x00000000

080010c8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	7f1b      	ldrb	r3, [r3, #28]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d136      	bne.n	8001146 <HAL_TIM_IC_CaptureCallback+0x7e>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80010d8:	2104      	movs	r1, #4
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f004 fcfc 	bl	8005ad8 <HAL_TIM_ReadCapturedValue>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a3b      	ldr	r2, [pc, #236]	@ (80011d0 <HAL_TIM_IC_CaptureCallback+0x108>)
 80010e4:	6013      	str	r3, [r2, #0]
		if(ICValue != 0){
 80010e6:	4b3a      	ldr	r3, [pc, #232]	@ (80011d0 <HAL_TIM_IC_CaptureCallback+0x108>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d02b      	beq.n	8001146 <HAL_TIM_IC_CaptureCallback+0x7e>
			Duty = 100 - (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) * 100.0)/ICValue; // calculate the Duty Cycle
 80010ee:	2100      	movs	r1, #0
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f004 fcf1 	bl	8005ad8 <HAL_TIM_ReadCapturedValue>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff f9a7 	bl	800044c <__aeabi_ui2d>
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	4b34      	ldr	r3, [pc, #208]	@ (80011d4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001104:	f7ff fa1c 	bl	8000540 <__aeabi_dmul>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4614      	mov	r4, r2
 800110e:	461d      	mov	r5, r3
 8001110:	4b2f      	ldr	r3, [pc, #188]	@ (80011d0 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f999 	bl	800044c <__aeabi_ui2d>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4620      	mov	r0, r4
 8001120:	4629      	mov	r1, r5
 8001122:	f7ff fb37 	bl	8000794 <__aeabi_ddiv>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4929      	ldr	r1, [pc, #164]	@ (80011d4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001130:	f7ff f84e 	bl	80001d0 <__aeabi_dsub>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4610      	mov	r0, r2
 800113a:	4619      	mov	r1, r3
 800113c:	f7ff fc32 	bl	80009a4 <__aeabi_d2f>
 8001140:	4603      	mov	r3, r0
 8001142:	4a25      	ldr	r2, [pc, #148]	@ (80011d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001144:	6013      	str	r3, [r2, #0]
		}
	}
	if(Duty < 10) {
 8001146:	4b24      	ldr	r3, [pc, #144]	@ (80011d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4924      	ldr	r1, [pc, #144]	@ (80011dc <HAL_TIM_IC_CaptureCallback+0x114>)
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fcc7 	bl	8000ae0 <__aeabi_fcmplt>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <HAL_TIM_IC_CaptureCallback+0x98>
		Duty = 10;
 8001158:	4b1f      	ldr	r3, [pc, #124]	@ (80011d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 800115a:	4a20      	ldr	r2, [pc, #128]	@ (80011dc <HAL_TIM_IC_CaptureCallback+0x114>)
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	e00b      	b.n	8001178 <HAL_TIM_IC_CaptureCallback+0xb0>
	}
	else if(Duty > 90){
 8001160:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	491e      	ldr	r1, [pc, #120]	@ (80011e0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff fcd8 	bl	8000b1c <__aeabi_fcmpgt>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d002      	beq.n	8001178 <HAL_TIM_IC_CaptureCallback+0xb0>
		Duty = 90;
 8001172:	4b19      	ldr	r3, [pc, #100]	@ (80011d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001174:	4a1a      	ldr	r2, [pc, #104]	@ (80011e0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001176:	601a      	str	r2, [r3, #0]
	}

	imdStatValue = (90.0*1200)/(Duty-5.0) - 1200;		//R_F = (90% * 1200kOhm)/(duty[%] - 5%) - 1200kOhm
 8001178:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <HAL_TIM_IC_CaptureCallback+0x110>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f987 	bl	8000490 <__aeabi_f2d>
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001188:	f7ff f822 	bl	80001d0 <__aeabi_dsub>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	a10d      	add	r1, pc, #52	@ (adr r1, 80011c8 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001192:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001196:	f7ff fafd 	bl	8000794 <__aeabi_ddiv>
 800119a:	4602      	mov	r2, r0
 800119c:	460b      	mov	r3, r1
 800119e:	4610      	mov	r0, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	f04f 0200 	mov.w	r2, #0
 80011a6:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <HAL_TIM_IC_CaptureCallback+0x120>)
 80011a8:	f7ff f812 	bl	80001d0 <__aeabi_dsub>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	f7ff fbd6 	bl	8000964 <__aeabi_d2uiz>
 80011b8:	4603      	mov	r3, r0
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	4b0b      	ldr	r3, [pc, #44]	@ (80011ec <HAL_TIM_IC_CaptureCallback+0x124>)
 80011be:	801a      	strh	r2, [r3, #0]
}
 80011c0:	bf00      	nop
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bdb0      	pop	{r4, r5, r7, pc}
 80011c8:	00000000 	.word	0x00000000
 80011cc:	40fa5e00 	.word	0x40fa5e00
 80011d0:	2000027c 	.word	0x2000027c
 80011d4:	40590000 	.word	0x40590000
 80011d8:	20000280 	.word	0x20000280
 80011dc:	41200000 	.word	0x41200000
 80011e0:	42b40000 	.word	0x42b40000
 80011e4:	40140000 	.word	0x40140000
 80011e8:	4092c000 	.word	0x4092c000
 80011ec:	20000284 	.word	0x20000284

080011f0 <CAN_RX>:
		CAN_TX(hcan, TxHeader, TxData);
	}
}
	// receive CAN message
void CAN_RX(CAN_HandleTypeDef hcan)
{
 80011f0:	b084      	sub	sp, #16
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b08a      	sub	sp, #40	@ 0x28
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 80011fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	f107 020c 	add.w	r2, r7, #12
 8001206:	2100      	movs	r1, #0
 8001208:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800120c:	f001 fbb9 	bl	8002982 <HAL_CAN_GetRxMessage>
	{
	}
}
 8001210:	bf00      	nop
 8001212:	3728      	adds	r7, #40	@ 0x28
 8001214:	46bd      	mov	sp, r7
 8001216:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800121a:	b004      	add	sp, #16
 800121c:	4770      	bx	lr
	...

08001220 <HAL_TIM_PeriodElapsedCallback>:
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4) | (IMD_ERROR << 6) | (AMS_ERROR << 7);
	AMS0_databytes[7] = ams_status;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001230:	d142      	bne.n	80012b8 <HAL_TIM_PeriodElapsedCallback+0x98>
	{
		counter ++;
 8001232:	4b23      	ldr	r3, [pc, #140]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	3301      	adds	r3, #1
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4b21      	ldr	r3, [pc, #132]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800123c:	701a      	strb	r2, [r3, #0]

		TxData[0] = 0;
 800123e:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001240:	2200      	movs	r2, #0
 8001242:	701a      	strb	r2, [r3, #0]
	  TxData[1] = 0;
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001246:	2200      	movs	r2, #0
 8001248:	705a      	strb	r2, [r3, #1]
	  TxData[2] = 0;
 800124a:	4b1e      	ldr	r3, [pc, #120]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800124c:	2200      	movs	r2, #0
 800124e:	709a      	strb	r2, [r3, #2]
	  TxData[3] = 0;
 8001250:	4b1c      	ldr	r3, [pc, #112]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001252:	2200      	movs	r2, #0
 8001254:	70da      	strb	r2, [r3, #3]
	  TxData[4] = 0;
 8001256:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001258:	2200      	movs	r2, #0
 800125a:	711a      	strb	r2, [r3, #4]
	  TxData[5] = 0;
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800125e:	2200      	movs	r2, #0
 8001260:	715a      	strb	r2, [r3, #5]
	  TxData[6] = 0;
 8001262:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001264:	2200      	movs	r2, #0
 8001266:	719a      	strb	r2, [r3, #6]
	  TxData[7] = 0;
 8001268:	4b16      	ldr	r3, [pc, #88]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800126a:	2200      	movs	r2, #0
 800126c:	71da      	strb	r2, [r3, #7]


	  TxHeader.DLC = 8; // Data length
 800126e:	4b16      	ldr	r3, [pc, #88]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001270:	2208      	movs	r2, #8
 8001272:	611a      	str	r2, [r3, #16]
	  			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001276:	2200      	movs	r2, #0
 8001278:	609a      	str	r2, [r3, #8]
	  			TxHeader.RTR = CAN_RTR_DATA;
 800127a:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800127c:	2200      	movs	r2, #0
 800127e:	60da      	str	r2, [r3, #12]
	  			TxHeader.StdId = 0x200; // ID
 8001280:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001282:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001286:	601a      	str	r2, [r3, #0]
		if(counter >= 1){
 8001288:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d013      	beq.n	80012b8 <HAL_TIM_PeriodElapsedCallback+0x98>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_RD_Pin);
 8001290:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001294:	480d      	ldr	r0, [pc, #52]	@ (80012cc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001296:	f002 f9a1 	bl	80035dc <HAL_GPIO_TogglePin>

			//CAN_TX(hcan1, TxHeader, TxData);
			if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 800129a:	480d      	ldr	r0, [pc, #52]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800129c:	f001 fb3d 	bl	800291a <HAL_CAN_GetTxMailboxesFreeLevel>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <HAL_TIM_PeriodElapsedCallback+0x92>
			                if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 80012a6:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80012a8:	4a06      	ldr	r2, [pc, #24]	@ (80012c4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80012aa:	4907      	ldr	r1, [pc, #28]	@ (80012c8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80012ac:	4808      	ldr	r0, [pc, #32]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80012ae:	f001 fa65 	bl	800277c <HAL_CAN_AddTxMessage>

			                }
			            }
			counter = 0;
 80012b2:	4b03      	ldr	r3, [pc, #12]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000286 	.word	0x20000286
 80012c4:	200002a0 	.word	0x200002a0
 80012c8:	20000288 	.word	0x20000288
 80012cc:	40020800 	.word	0x40020800
 80012d0:	200002ac 	.word	0x200002ac
 80012d4:	200002a8 	.word	0x200002a8

080012d8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b094      	sub	sp, #80	@ 0x50
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80012de:	4b26      	ldr	r3, [pc, #152]	@ (8001378 <MX_CAN1_Init+0xa0>)
 80012e0:	4a26      	ldr	r2, [pc, #152]	@ (800137c <MX_CAN1_Init+0xa4>)
 80012e2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80012e4:	4b24      	ldr	r3, [pc, #144]	@ (8001378 <MX_CAN1_Init+0xa0>)
 80012e6:	2203      	movs	r2, #3
 80012e8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80012ea:	4b23      	ldr	r3, [pc, #140]	@ (8001378 <MX_CAN1_Init+0xa0>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012f0:	4b21      	ldr	r3, [pc, #132]	@ (8001378 <MX_CAN1_Init+0xa0>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80012f6:	4b20      	ldr	r3, [pc, #128]	@ (8001378 <MX_CAN1_Init+0xa0>)
 80012f8:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80012fc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80012fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001378 <MX_CAN1_Init+0xa0>)
 8001300:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001304:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001306:	4b1c      	ldr	r3, [pc, #112]	@ (8001378 <MX_CAN1_Init+0xa0>)
 8001308:	2200      	movs	r2, #0
 800130a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <MX_CAN1_Init+0xa0>)
 800130e:	2200      	movs	r2, #0
 8001310:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001312:	4b19      	ldr	r3, [pc, #100]	@ (8001378 <MX_CAN1_Init+0xa0>)
 8001314:	2200      	movs	r2, #0
 8001316:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001318:	4b17      	ldr	r3, [pc, #92]	@ (8001378 <MX_CAN1_Init+0xa0>)
 800131a:	2200      	movs	r2, #0
 800131c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800131e:	4b16      	ldr	r3, [pc, #88]	@ (8001378 <MX_CAN1_Init+0xa0>)
 8001320:	2200      	movs	r2, #0
 8001322:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001324:	4b14      	ldr	r3, [pc, #80]	@ (8001378 <MX_CAN1_Init+0xa0>)
 8001326:	2200      	movs	r2, #0
 8001328:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800132a:	4813      	ldr	r0, [pc, #76]	@ (8001378 <MX_CAN1_Init+0xa0>)
 800132c:	f001 f806 	bl	800233c <HAL_CAN_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001336:	f000 fa43 	bl	80017c0 <Error_Handler>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig_DIC);
*/

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 800133a:	2301      	movs	r3, #1
 800133c:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8001346:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800134a:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8001350:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001354:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 800135a:	2300      	movs	r3, #0
 800135c:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 800135e:	2301      	movs	r3, #1
 8001360:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001362:	230e      	movs	r3, #14
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8001366:	463b      	mov	r3, r7
 8001368:	4619      	mov	r1, r3
 800136a:	4803      	ldr	r0, [pc, #12]	@ (8001378 <MX_CAN1_Init+0xa0>)
 800136c:	f001 f8e2 	bl	8002534 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	3750      	adds	r7, #80	@ 0x50
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	200002ac 	.word	0x200002ac
 800137c:	40006400 	.word	0x40006400

08001380 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001384:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <MX_CAN2_Init+0x60>)
 8001386:	4a17      	ldr	r2, [pc, #92]	@ (80013e4 <MX_CAN2_Init+0x64>)
 8001388:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <MX_CAN2_Init+0x60>)
 800138c:	2210      	movs	r2, #16
 800138e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001390:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <MX_CAN2_Init+0x60>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001396:	4b12      	ldr	r3, [pc, #72]	@ (80013e0 <MX_CAN2_Init+0x60>)
 8001398:	2200      	movs	r2, #0
 800139a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 800139c:	4b10      	ldr	r3, [pc, #64]	@ (80013e0 <MX_CAN2_Init+0x60>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80013a2:	4b0f      	ldr	r3, [pc, #60]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80013a8:	4b0d      	ldr	r3, [pc, #52]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80013ae:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80013b4:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80013ba:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013bc:	2200      	movs	r2, #0
 80013be:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80013c0:	4b07      	ldr	r3, [pc, #28]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80013c6:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80013cc:	4804      	ldr	r0, [pc, #16]	@ (80013e0 <MX_CAN2_Init+0x60>)
 80013ce:	f000 ffb5 	bl	800233c <HAL_CAN_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 80013d8:	f000 f9f2 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	200002d4 	.word	0x200002d4
 80013e4:	40006800 	.word	0x40006800

080013e8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08c      	sub	sp, #48	@ 0x30
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 031c 	add.w	r3, r7, #28
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a53      	ldr	r2, [pc, #332]	@ (8001554 <HAL_CAN_MspInit+0x16c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d146      	bne.n	8001498 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800140a:	4b53      	ldr	r3, [pc, #332]	@ (8001558 <HAL_CAN_MspInit+0x170>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	3301      	adds	r3, #1
 8001410:	4a51      	ldr	r2, [pc, #324]	@ (8001558 <HAL_CAN_MspInit+0x170>)
 8001412:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001414:	4b50      	ldr	r3, [pc, #320]	@ (8001558 <HAL_CAN_MspInit+0x170>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d10d      	bne.n	8001438 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800141c:	2300      	movs	r3, #0
 800141e:	61bb      	str	r3, [r7, #24]
 8001420:	4b4e      	ldr	r3, [pc, #312]	@ (800155c <HAL_CAN_MspInit+0x174>)
 8001422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001424:	4a4d      	ldr	r2, [pc, #308]	@ (800155c <HAL_CAN_MspInit+0x174>)
 8001426:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800142a:	6413      	str	r3, [r2, #64]	@ 0x40
 800142c:	4b4b      	ldr	r3, [pc, #300]	@ (800155c <HAL_CAN_MspInit+0x174>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001434:	61bb      	str	r3, [r7, #24]
 8001436:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	4b47      	ldr	r3, [pc, #284]	@ (800155c <HAL_CAN_MspInit+0x174>)
 800143e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001440:	4a46      	ldr	r2, [pc, #280]	@ (800155c <HAL_CAN_MspInit+0x174>)
 8001442:	f043 0302 	orr.w	r3, r3, #2
 8001446:	6313      	str	r3, [r2, #48]	@ 0x30
 8001448:	4b44      	ldr	r3, [pc, #272]	@ (800155c <HAL_CAN_MspInit+0x174>)
 800144a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144c:	f003 0302 	and.w	r3, r3, #2
 8001450:	617b      	str	r3, [r7, #20]
 8001452:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001454:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	2302      	movs	r3, #2
 800145c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001462:	2303      	movs	r3, #3
 8001464:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001466:	2309      	movs	r3, #9
 8001468:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146a:	f107 031c 	add.w	r3, r7, #28
 800146e:	4619      	mov	r1, r3
 8001470:	483b      	ldr	r0, [pc, #236]	@ (8001560 <HAL_CAN_MspInit+0x178>)
 8001472:	f001 fefd 	bl	8003270 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	2013      	movs	r0, #19
 800147c:	f001 fec1 	bl	8003202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001480:	2013      	movs	r0, #19
 8001482:	f001 feda 	bl	800323a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	2100      	movs	r1, #0
 800148a:	2014      	movs	r0, #20
 800148c:	f001 feb9 	bl	8003202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001490:	2014      	movs	r0, #20
 8001492:	f001 fed2 	bl	800323a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001496:	e058      	b.n	800154a <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a31      	ldr	r2, [pc, #196]	@ (8001564 <HAL_CAN_MspInit+0x17c>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d153      	bne.n	800154a <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	613b      	str	r3, [r7, #16]
 80014a6:	4b2d      	ldr	r3, [pc, #180]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	4a2c      	ldr	r2, [pc, #176]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80014b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b2:	4b2a      	ldr	r3, [pc, #168]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80014be:	4b26      	ldr	r3, [pc, #152]	@ (8001558 <HAL_CAN_MspInit+0x170>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	3301      	adds	r3, #1
 80014c4:	4a24      	ldr	r2, [pc, #144]	@ (8001558 <HAL_CAN_MspInit+0x170>)
 80014c6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80014c8:	4b23      	ldr	r3, [pc, #140]	@ (8001558 <HAL_CAN_MspInit+0x170>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d10d      	bne.n	80014ec <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	4b21      	ldr	r3, [pc, #132]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d8:	4a20      	ldr	r2, [pc, #128]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014de:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e0:	4b1e      	ldr	r3, [pc, #120]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ec:	2300      	movs	r3, #0
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	4b1a      	ldr	r3, [pc, #104]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f4:	4a19      	ldr	r2, [pc, #100]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014f6:	f043 0302 	orr.w	r3, r3, #2
 80014fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fc:	4b17      	ldr	r3, [pc, #92]	@ (800155c <HAL_CAN_MspInit+0x174>)
 80014fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001500:	f003 0302 	and.w	r3, r3, #2
 8001504:	60bb      	str	r3, [r7, #8]
 8001506:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001508:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800150c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150e:	2302      	movs	r3, #2
 8001510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001516:	2303      	movs	r3, #3
 8001518:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800151a:	2309      	movs	r3, #9
 800151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800151e:	f107 031c 	add.w	r3, r7, #28
 8001522:	4619      	mov	r1, r3
 8001524:	480e      	ldr	r0, [pc, #56]	@ (8001560 <HAL_CAN_MspInit+0x178>)
 8001526:	f001 fea3 	bl	8003270 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	2100      	movs	r1, #0
 800152e:	203f      	movs	r0, #63	@ 0x3f
 8001530:	f001 fe67 	bl	8003202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8001534:	203f      	movs	r0, #63	@ 0x3f
 8001536:	f001 fe80 	bl	800323a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800153a:	2200      	movs	r2, #0
 800153c:	2100      	movs	r1, #0
 800153e:	2040      	movs	r0, #64	@ 0x40
 8001540:	f001 fe5f 	bl	8003202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001544:	2040      	movs	r0, #64	@ 0x40
 8001546:	f001 fe78 	bl	800323a <HAL_NVIC_EnableIRQ>
}
 800154a:	bf00      	nop
 800154c:	3730      	adds	r7, #48	@ 0x30
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40006400 	.word	0x40006400
 8001558:	200002fc 	.word	0x200002fc
 800155c:	40023800 	.word	0x40023800
 8001560:	40020400 	.word	0x40020400
 8001564:	40006800 	.word	0x40006800

08001568 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	@ 0x28
 800156c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	613b      	str	r3, [r7, #16]
 8001582:	4b32      	ldr	r3, [pc, #200]	@ (800164c <MX_GPIO_Init+0xe4>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001586:	4a31      	ldr	r2, [pc, #196]	@ (800164c <MX_GPIO_Init+0xe4>)
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	6313      	str	r3, [r2, #48]	@ 0x30
 800158e:	4b2f      	ldr	r3, [pc, #188]	@ (800164c <MX_GPIO_Init+0xe4>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	4b2b      	ldr	r3, [pc, #172]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a2:	4a2a      	ldr	r2, [pc, #168]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015aa:	4b28      	ldr	r3, [pc, #160]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	4b24      	ldr	r3, [pc, #144]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a23      	ldr	r2, [pc, #140]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	4b21      	ldr	r3, [pc, #132]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	60bb      	str	r3, [r7, #8]
 80015d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	4b1d      	ldr	r3, [pc, #116]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a1c      	ldr	r2, [pc, #112]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015dc:	f043 0302 	orr.w	r3, r3, #2
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b1a      	ldr	r3, [pc, #104]	@ (800164c <MX_GPIO_Init+0xe4>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80015f4:	4816      	ldr	r0, [pc, #88]	@ (8001650 <MX_GPIO_Init+0xe8>)
 80015f6:	f001 ffd9 	bl	80035ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80015fa:	2200      	movs	r2, #0
 80015fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001600:	4814      	ldr	r0, [pc, #80]	@ (8001654 <MX_GPIO_Init+0xec>)
 8001602:	f001 ffd3 	bl	80035ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 8001606:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800160a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160c:	2301      	movs	r3, #1
 800160e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001614:	2300      	movs	r3, #0
 8001616:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	4619      	mov	r1, r3
 800161e:	480c      	ldr	r0, [pc, #48]	@ (8001650 <MX_GPIO_Init+0xe8>)
 8001620:	f001 fe26 	bl	8003270 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001624:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162a:	2301      	movs	r3, #1
 800162c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2300      	movs	r3, #0
 8001634:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MX_GPIO_Init+0xec>)
 800163e:	f001 fe17 	bl	8003270 <HAL_GPIO_Init>

}
 8001642:	bf00      	nop
 8001644:	3728      	adds	r7, #40	@ 0x28
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023800 	.word	0x40023800
 8001650:	40020800 	.word	0x40020800
 8001654:	40020000 	.word	0x40020000

08001658 <gpio>:

/* USER CODE BEGIN 2 */
static uint64_t lastGN = 0;		// Zeitpunkt null
// Last GN nicht immer auf null setzen, immer auf den Wert in if-Bedingung, sondern auf now, also auf den Zeitpukt der if-Schleife , die Zeit vergangen ist

void gpio(){
 8001658:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0

	//LED grn (blinkend)
		uint64_t now = HAL_GetTick();	// Zeitpunkt jetzt
 8001660:	f000 fbd4 	bl	8001e0c <HAL_GetTick>
 8001664:	4603      	mov	r3, r0
 8001666:	2200      	movs	r2, #0
 8001668:	4698      	mov	r8, r3
 800166a:	4691      	mov	r9, r2
 800166c:	e9c7 8900 	strd	r8, r9, [r7]
		if(now - lastGN >= 2000){
 8001670:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <gpio+0x50>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	e9d7 0100 	ldrd	r0, r1, [r7]
 800167a:	1a84      	subs	r4, r0, r2
 800167c:	eb61 0503 	sbc.w	r5, r1, r3
 8001680:	f5b4 6ffa 	cmp.w	r4, #2000	@ 0x7d0
 8001684:	f175 0300 	sbcs.w	r3, r5, #0
 8001688:	d309      	bcc.n	800169e <gpio+0x46>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_GN_Pin);
 800168a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800168e:	4807      	ldr	r0, [pc, #28]	@ (80016ac <gpio+0x54>)
 8001690:	f001 ffa4 	bl	80035dc <HAL_GPIO_TogglePin>
			lastGN = now;				// TogglePin wieder aufrufen
 8001694:	4904      	ldr	r1, [pc, #16]	@ (80016a8 <gpio+0x50>)
 8001696:	e9d7 2300 	ldrd	r2, r3, [r7]
 800169a:	e9c1 2300 	strd	r2, r3, [r1]
		}
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016a8:	20000300 	.word	0x20000300
 80016ac:	40020800 	.word	0x40020800

080016b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b4:	f000 fb46 	bl	8001d44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b8:	f000 f83c 	bl	8001734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016bc:	f7ff ff54 	bl	8001568 <MX_GPIO_Init>
  MX_TIM9_Init();
 80016c0:	f000 fa22 	bl	8001b08 <MX_TIM9_Init>
  MX_ADC1_Init();
 80016c4:	f7ff fbce 	bl	8000e64 <MX_ADC1_Init>
  MX_ADC2_Init();
 80016c8:	f7ff fc1e 	bl	8000f08 <MX_ADC2_Init>
  MX_CAN1_Init();
 80016cc:	f7ff fe04 	bl	80012d8 <MX_CAN1_Init>
  MX_CAN2_Init();
 80016d0:	f7ff fe56 	bl	8001380 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 80016d4:	f007 fc78 	bl	8008fc8 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 80016d8:	f000 f9ca 	bl	8001a70 <MX_TIM2_Init>
  MX_SPI3_Init();
 80016dc:	f000 f876 	bl	80017cc <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GN_GPIO_Port, LED_GN_Pin, GPIO_PIN_SET);
 80016e0:	2201      	movs	r2, #1
 80016e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016e6:	4810      	ldr	r0, [pc, #64]	@ (8001728 <main+0x78>)
 80016e8:	f001 ff60 	bl	80035ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YW_GPIO_Port, LED_YW_Pin, GPIO_PIN_SET);
 80016ec:	2201      	movs	r2, #1
 80016ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016f2:	480d      	ldr	r0, [pc, #52]	@ (8001728 <main+0x78>)
 80016f4:	f001 ff5a 	bl	80035ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, GPIO_PIN_SET);
 80016f8:	2201      	movs	r2, #1
 80016fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016fe:	480a      	ldr	r0, [pc, #40]	@ (8001728 <main+0x78>)
 8001700:	f001 ff54 	bl	80035ac <HAL_GPIO_WritePin>
    //set hebt die Spannung an (+), led aus, in schematik anschauen
    //reset ist (-), led an

  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 8001704:	4809      	ldr	r0, [pc, #36]	@ (800172c <main+0x7c>)
 8001706:	f003 fe8b 	bl	8005420 <HAL_TIM_Base_Start_IT>

  HAL_CAN_Start(&hcan1);
 800170a:	4809      	ldr	r0, [pc, #36]	@ (8001730 <main+0x80>)
 800170c:	f000 fff2 	bl	80026f4 <HAL_CAN_Start>
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001710:	2102      	movs	r1, #2
 8001712:	4807      	ldr	r0, [pc, #28]	@ (8001730 <main+0x80>)
 8001714:	f001 fa56 	bl	8002bc4 <HAL_CAN_ActivateNotification>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <main+0x72>
    {
        Error_Handler();
 800171e:	f000 f84f 	bl	80017c0 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  gpio();
 8001722:	f7ff ff99 	bl	8001658 <gpio>
 8001726:	e7fc      	b.n	8001722 <main+0x72>
 8001728:	40020800 	.word	0x40020800
 800172c:	20000364 	.word	0x20000364
 8001730:	200002ac 	.word	0x200002ac

08001734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b092      	sub	sp, #72	@ 0x48
 8001738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173a:	f107 0318 	add.w	r3, r7, #24
 800173e:	2230      	movs	r2, #48	@ 0x30
 8001740:	2100      	movs	r1, #0
 8001742:	4618      	mov	r0, r3
 8001744:	f008 f9c6 	bl	8009ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001748:	1d3b      	adds	r3, r7, #4
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	605a      	str	r2, [r3, #4]
 8001750:	609a      	str	r2, [r3, #8]
 8001752:	60da      	str	r2, [r3, #12]
 8001754:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001756:	2301      	movs	r3, #1
 8001758:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800175a:	2301      	movs	r3, #1
 800175c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800175e:	2302      	movs	r3, #2
 8001760:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001762:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001766:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001768:	2319      	movs	r3, #25
 800176a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 800176c:	23c0      	movs	r3, #192	@ 0xc0
 800176e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001770:	2302      	movs	r3, #2
 8001772:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001774:	2304      	movs	r3, #4
 8001776:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001778:	f107 0318 	add.w	r3, r7, #24
 800177c:	4618      	mov	r0, r3
 800177e:	f003 f967 	bl	8004a50 <HAL_RCC_OscConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001788:	f000 f81a 	bl	80017c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800178c:	230f      	movs	r3, #15
 800178e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001790:	2302      	movs	r3, #2
 8001792:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001798:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800179c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800179e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017a4:	1d3b      	adds	r3, r7, #4
 80017a6:	2103      	movs	r1, #3
 80017a8:	4618      	mov	r0, r3
 80017aa:	f003 fba5 	bl	8004ef8 <HAL_RCC_ClockConfig>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80017b4:	f000 f804 	bl	80017c0 <Error_Handler>
  }
}
 80017b8:	bf00      	nop
 80017ba:	3748      	adds	r7, #72	@ 0x48
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017c4:	b672      	cpsid	i
}
 80017c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <Error_Handler+0x8>

080017cc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80017d0:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <MX_SPI3_Init+0x64>)
 80017d2:	4a18      	ldr	r2, [pc, #96]	@ (8001834 <MX_SPI3_Init+0x68>)
 80017d4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80017d6:	4b16      	ldr	r3, [pc, #88]	@ (8001830 <MX_SPI3_Init+0x64>)
 80017d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017dc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80017de:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <MX_SPI3_Init+0x64>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80017e4:	4b12      	ldr	r3, [pc, #72]	@ (8001830 <MX_SPI3_Init+0x64>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017ea:	4b11      	ldr	r3, [pc, #68]	@ (8001830 <MX_SPI3_Init+0x64>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001830 <MX_SPI3_Init+0x64>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80017f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001830 <MX_SPI3_Init+0x64>)
 80017f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017fc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80017fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001830 <MX_SPI3_Init+0x64>)
 8001800:	2228      	movs	r2, #40	@ 0x28
 8001802:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001804:	4b0a      	ldr	r3, [pc, #40]	@ (8001830 <MX_SPI3_Init+0x64>)
 8001806:	2200      	movs	r2, #0
 8001808:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800180a:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <MX_SPI3_Init+0x64>)
 800180c:	2200      	movs	r2, #0
 800180e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001810:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <MX_SPI3_Init+0x64>)
 8001812:	2200      	movs	r2, #0
 8001814:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001816:	4b06      	ldr	r3, [pc, #24]	@ (8001830 <MX_SPI3_Init+0x64>)
 8001818:	220a      	movs	r2, #10
 800181a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800181c:	4804      	ldr	r0, [pc, #16]	@ (8001830 <MX_SPI3_Init+0x64>)
 800181e:	f003 fd27 	bl	8005270 <HAL_SPI_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001828:	f7ff ffca 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000308 	.word	0x20000308
 8001834:	40003c00 	.word	0x40003c00

08001838 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	@ 0x28
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
 800184e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a19      	ldr	r2, [pc, #100]	@ (80018bc <HAL_SPI_MspInit+0x84>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d12c      	bne.n	80018b4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800185a:	2300      	movs	r3, #0
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <HAL_SPI_MspInit+0x88>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001862:	4a17      	ldr	r2, [pc, #92]	@ (80018c0 <HAL_SPI_MspInit+0x88>)
 8001864:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <HAL_SPI_MspInit+0x88>)
 800186c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <HAL_SPI_MspInit+0x88>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	4a10      	ldr	r2, [pc, #64]	@ (80018c0 <HAL_SPI_MspInit+0x88>)
 8001880:	f043 0304 	orr.w	r3, r3, #4
 8001884:	6313      	str	r3, [r2, #48]	@ 0x30
 8001886:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <HAL_SPI_MspInit+0x88>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001892:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	2302      	movs	r3, #2
 800189a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a0:	2303      	movs	r3, #3
 80018a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018a4:	2306      	movs	r3, #6
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a8:	f107 0314 	add.w	r3, r7, #20
 80018ac:	4619      	mov	r1, r3
 80018ae:	4805      	ldr	r0, [pc, #20]	@ (80018c4 <HAL_SPI_MspInit+0x8c>)
 80018b0:	f001 fcde 	bl	8003270 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80018b4:	bf00      	nop
 80018b6:	3728      	adds	r7, #40	@ 0x28
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40003c00 	.word	0x40003c00
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40020800 	.word	0x40020800

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001910 <HAL_MspInit+0x48>)
 80018d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001910 <HAL_MspInit+0x48>)
 80018d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80018de:	4b0c      	ldr	r3, [pc, #48]	@ (8001910 <HAL_MspInit+0x48>)
 80018e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018e6:	607b      	str	r3, [r7, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	603b      	str	r3, [r7, #0]
 80018ee:	4b08      	ldr	r3, [pc, #32]	@ (8001910 <HAL_MspInit+0x48>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f2:	4a07      	ldr	r2, [pc, #28]	@ (8001910 <HAL_MspInit+0x48>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018fa:	4b05      	ldr	r3, [pc, #20]	@ (8001910 <HAL_MspInit+0x48>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001902:	603b      	str	r3, [r7, #0]
 8001904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr
 8001910:	40023800 	.word	0x40023800

08001914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <NMI_Handler+0x4>

0800191c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <HardFault_Handler+0x4>

08001924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <MemManage_Handler+0x4>

0800192c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <BusFault_Handler+0x4>

08001934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <UsageFault_Handler+0x4>

0800193c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr

08001948 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001964:	f000 fa40 	bl	8001de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001968:	bf00      	nop
 800196a:	bd80      	pop	{r7, pc}

0800196c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001970:	4802      	ldr	r0, [pc, #8]	@ (800197c <CAN1_TX_IRQHandler+0x10>)
 8001972:	f001 f94c 	bl	8002c0e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	200002ac 	.word	0x200002ac

08001980 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <CAN1_RX0_IRQHandler+0x10>)
 8001986:	f001 f942 	bl	8002c0e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200002ac 	.word	0x200002ac

08001994 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001998:	4802      	ldr	r0, [pc, #8]	@ (80019a4 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800199a:	f003 fe07 	bl	80055ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200003ac 	.word	0x200003ac

080019a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019ac:	4802      	ldr	r0, [pc, #8]	@ (80019b8 <TIM2_IRQHandler+0x10>)
 80019ae:	f003 fdfd 	bl	80055ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000364 	.word	0x20000364

080019bc <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80019c0:	4802      	ldr	r0, [pc, #8]	@ (80019cc <CAN2_TX_IRQHandler+0x10>)
 80019c2:	f001 f924 	bl	8002c0e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200002d4 	.word	0x200002d4

080019d0 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80019d4:	4802      	ldr	r0, [pc, #8]	@ (80019e0 <CAN2_RX0_IRQHandler+0x10>)
 80019d6:	f001 f91a 	bl	8002c0e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200002d4 	.word	0x200002d4

080019e4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80019e8:	4802      	ldr	r0, [pc, #8]	@ (80019f4 <OTG_FS_IRQHandler+0x10>)
 80019ea:	f001 ff41 	bl	8003870 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200010c0 	.word	0x200010c0

080019f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a00:	4a14      	ldr	r2, [pc, #80]	@ (8001a54 <_sbrk+0x5c>)
 8001a02:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <_sbrk+0x60>)
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a0c:	4b13      	ldr	r3, [pc, #76]	@ (8001a5c <_sbrk+0x64>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d102      	bne.n	8001a1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a14:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <_sbrk+0x64>)
 8001a16:	4a12      	ldr	r2, [pc, #72]	@ (8001a60 <_sbrk+0x68>)
 8001a18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <_sbrk+0x64>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d207      	bcs.n	8001a38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a28:	f008 f86c 	bl	8009b04 <__errno>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	220c      	movs	r2, #12
 8001a30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295
 8001a36:	e009      	b.n	8001a4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a38:	4b08      	ldr	r3, [pc, #32]	@ (8001a5c <_sbrk+0x64>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a3e:	4b07      	ldr	r3, [pc, #28]	@ (8001a5c <_sbrk+0x64>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4413      	add	r3, r2
 8001a46:	4a05      	ldr	r2, [pc, #20]	@ (8001a5c <_sbrk+0x64>)
 8001a48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	2000c000 	.word	0x2000c000
 8001a58:	00000400 	.word	0x00000400
 8001a5c:	20000360 	.word	0x20000360
 8001a60:	200016e8 	.word	0x200016e8

08001a64 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a76:	f107 0308 	add.w	r3, r7, #8
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a84:	463b      	mov	r3, r7
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001a8e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8001a94:	4b1b      	ldr	r3, [pc, #108]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001a96:	222f      	movs	r2, #47	@ 0x2f
 8001a98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8001aa0:	4b18      	ldr	r3, [pc, #96]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001aa2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001aa6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa8:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aae:	4b15      	ldr	r3, [pc, #84]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab4:	4813      	ldr	r0, [pc, #76]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001ab6:	f003 fc64 	bl	8005382 <HAL_TIM_Base_Init>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ac0:	f7ff fe7e 	bl	80017c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480c      	ldr	r0, [pc, #48]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001ad2:	f003 fef7 	bl	80058c4 <HAL_TIM_ConfigClockSource>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001adc:	f7ff fe70 	bl	80017c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae8:	463b      	mov	r3, r7
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001aee:	f004 fb4b 	bl	8006188 <HAL_TIMEx_MasterConfigSynchronization>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001af8:	f7ff fe62 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001afc:	bf00      	nop
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	20000364 	.word	0x20000364

08001b08 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08e      	sub	sp, #56	@ 0x38
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001b38:	4b35      	ldr	r3, [pc, #212]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b3a:	4a36      	ldr	r2, [pc, #216]	@ (8001c14 <MX_TIM9_Init+0x10c>)
 8001b3c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001b3e:	4b34      	ldr	r3, [pc, #208]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b44:	4b32      	ldr	r3, [pc, #200]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001b4a:	4b31      	ldr	r3, [pc, #196]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b50:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b52:	4b2f      	ldr	r3, [pc, #188]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b58:	4b2d      	ldr	r3, [pc, #180]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001b5e:	482c      	ldr	r0, [pc, #176]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b60:	f003 fc0f 	bl	8005382 <HAL_TIM_Base_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8001b6a:	f7ff fe29 	bl	80017c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b72:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001b74:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4825      	ldr	r0, [pc, #148]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b7c:	f003 fea2 	bl	80058c4 <HAL_TIM_ConfigClockSource>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 8001b86:	f7ff fe1b 	bl	80017c0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8001b8a:	4821      	ldr	r0, [pc, #132]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001b8c:	f003 fcb6 	bl	80054fc <HAL_TIM_IC_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 8001b96:	f7ff fe13 	bl	80017c0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001b9a:	2304      	movs	r3, #4
 8001b9c:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8001b9e:	2360      	movs	r3, #96	@ 0x60
 8001ba0:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4816      	ldr	r0, [pc, #88]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001bb6:	f003 ff4c 	bl	8005a52 <HAL_TIM_SlaveConfigSynchro>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 8001bc0:	f7ff fdfe 	bl	80017c0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001bd4:	1d3b      	adds	r3, r7, #4
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480d      	ldr	r0, [pc, #52]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001bdc:	f003 fdd6 	bl	800578c <HAL_TIM_IC_ConfigChannel>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 8001be6:	f7ff fdeb 	bl	80017c0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001bea:	2302      	movs	r3, #2
 8001bec:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4805      	ldr	r0, [pc, #20]	@ (8001c10 <MX_TIM9_Init+0x108>)
 8001bfa:	f003 fdc7 	bl	800578c <HAL_TIM_IC_ConfigChannel>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 8001c04:	f7ff fddc 	bl	80017c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001c08:	bf00      	nop
 8001c0a:	3738      	adds	r7, #56	@ 0x38
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	200003ac 	.word	0x200003ac
 8001c14:	40014000 	.word	0x40014000

08001c18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08a      	sub	sp, #40	@ 0x28
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c20:	f107 0314 	add.w	r3, r7, #20
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c38:	d116      	bne.n	8001c68 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	613b      	str	r3, [r7, #16]
 8001c3e:	4b29      	ldr	r3, [pc, #164]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	4a28      	ldr	r2, [pc, #160]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2100      	movs	r1, #0
 8001c5a:	201c      	movs	r0, #28
 8001c5c:	f001 fad1 	bl	8003202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c60:	201c      	movs	r0, #28
 8001c62:	f001 faea 	bl	800323a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001c66:	e038      	b.n	8001cda <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce8 <HAL_TIM_Base_MspInit+0xd0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d133      	bne.n	8001cda <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7a:	4a1a      	ldr	r2, [pc, #104]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c82:	4b18      	ldr	r3, [pc, #96]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60bb      	str	r3, [r7, #8]
 8001c92:	4b14      	ldr	r3, [pc, #80]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	4a13      	ldr	r2, [pc, #76]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <HAL_TIM_Base_MspInit+0xcc>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001caa:	2308      	movs	r3, #8
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cbe:	f107 0314 	add.w	r3, r7, #20
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4809      	ldr	r0, [pc, #36]	@ (8001cec <HAL_TIM_Base_MspInit+0xd4>)
 8001cc6:	f001 fad3 	bl	8003270 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2100      	movs	r1, #0
 8001cce:	2018      	movs	r0, #24
 8001cd0:	f001 fa97 	bl	8003202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001cd4:	2018      	movs	r0, #24
 8001cd6:	f001 fab0 	bl	800323a <HAL_NVIC_EnableIRQ>
}
 8001cda:	bf00      	nop
 8001cdc:	3728      	adds	r7, #40	@ 0x28
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40014000 	.word	0x40014000
 8001cec:	40020000 	.word	0x40020000

08001cf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d28 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001cf4:	f7ff feb6 	bl	8001a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cf8:	480c      	ldr	r0, [pc, #48]	@ (8001d2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cfa:	490d      	ldr	r1, [pc, #52]	@ (8001d30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8001d34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d00:	e002      	b.n	8001d08 <LoopCopyDataInit>

08001d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d06:	3304      	adds	r3, #4

08001d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d0c:	d3f9      	bcc.n	8001d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d10:	4c0a      	ldr	r4, [pc, #40]	@ (8001d3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d14:	e001      	b.n	8001d1a <LoopFillZerobss>

08001d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d18:	3204      	adds	r2, #4

08001d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d1c:	d3fb      	bcc.n	8001d16 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d1e:	f007 fef7 	bl	8009b10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d22:	f7ff fcc5 	bl	80016b0 <main>
  bx  lr    
 8001d26:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d28:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d30:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8001d34:	08009c6c 	.word	0x08009c6c
  ldr r2, =_sbss
 8001d38:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8001d3c:	200016e4 	.word	0x200016e4

08001d40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d40:	e7fe      	b.n	8001d40 <ADC_IRQHandler>
	...

08001d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d48:	4b0e      	ldr	r3, [pc, #56]	@ (8001d84 <HAL_Init+0x40>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d84 <HAL_Init+0x40>)
 8001d4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d54:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <HAL_Init+0x40>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a0a      	ldr	r2, [pc, #40]	@ (8001d84 <HAL_Init+0x40>)
 8001d5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d60:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <HAL_Init+0x40>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a07      	ldr	r2, [pc, #28]	@ (8001d84 <HAL_Init+0x40>)
 8001d66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d6c:	2003      	movs	r0, #3
 8001d6e:	f001 fa3d 	bl	80031ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d72:	200f      	movs	r0, #15
 8001d74:	f000 f808 	bl	8001d88 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001d78:	f7ff fda6 	bl	80018c8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40023c00 	.word	0x40023c00

08001d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d90:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <HAL_InitTick+0x54>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <HAL_InitTick+0x58>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	f001 fa55 	bl	8003256 <HAL_SYSTICK_Config>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e00e      	b.n	8001dd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b0f      	cmp	r3, #15
 8001dba:	d80a      	bhi.n	8001dd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc4:	f001 fa1d 	bl	8003202 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dc8:	4a06      	ldr	r2, [pc, #24]	@ (8001de4 <HAL_InitTick+0x5c>)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	e000      	b.n	8001dd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	20000008 	.word	0x20000008
 8001de4:	20000004 	.word	0x20000004

08001de8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dec:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <HAL_IncTick+0x1c>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	461a      	mov	r2, r3
 8001df2:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <HAL_IncTick+0x20>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4413      	add	r3, r2
 8001df8:	4a03      	ldr	r2, [pc, #12]	@ (8001e08 <HAL_IncTick+0x20>)
 8001dfa:	6013      	str	r3, [r2, #0]
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	20000008 	.word	0x20000008
 8001e08:	200003f4 	.word	0x200003f4

08001e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e10:	4b02      	ldr	r3, [pc, #8]	@ (8001e1c <HAL_GetTick+0x10>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	200003f4 	.word	0x200003f4

08001e20 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e28:	f7ff fff0 	bl	8001e0c <HAL_GetTick>
 8001e2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e38:	d005      	beq.n	8001e46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <HAL_Delay+0x44>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	461a      	mov	r2, r3
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4413      	add	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e46:	bf00      	nop
 8001e48:	f7ff ffe0 	bl	8001e0c <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d8f7      	bhi.n	8001e48 <HAL_Delay+0x28>
  {
  }
}
 8001e58:	bf00      	nop
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000008 	.word	0x20000008

08001e68 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e70:	2300      	movs	r3, #0
 8001e72:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e033      	b.n	8001ee6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d109      	bne.n	8001e9a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff f890 	bl	8000fac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f003 0310 	and.w	r3, r3, #16
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d118      	bne.n	8001ed8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001eae:	f023 0302 	bic.w	r3, r3, #2
 8001eb2:	f043 0202 	orr.w	r2, r3, #2
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f938 	bl	8002130 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eca:	f023 0303 	bic.w	r3, r3, #3
 8001ece:	f043 0201 	orr.w	r2, r3, #1
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ed6:	e001      	b.n	8001edc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d101      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x1c>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	e103      	b.n	8002114 <HAL_ADC_ConfigChannel+0x224>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b09      	cmp	r3, #9
 8001f1a:	d925      	bls.n	8001f68 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68d9      	ldr	r1, [r3, #12]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	4413      	add	r3, r2
 8001f30:	3b1e      	subs	r3, #30
 8001f32:	2207      	movs	r2, #7
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	43da      	mvns	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	400a      	ands	r2, r1
 8001f40:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68d9      	ldr	r1, [r3, #12]
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	4618      	mov	r0, r3
 8001f54:	4603      	mov	r3, r0
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4403      	add	r3, r0
 8001f5a:	3b1e      	subs	r3, #30
 8001f5c:	409a      	lsls	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	e022      	b.n	8001fae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6919      	ldr	r1, [r3, #16]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	461a      	mov	r2, r3
 8001f76:	4613      	mov	r3, r2
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	4413      	add	r3, r2
 8001f7c:	2207      	movs	r2, #7
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43da      	mvns	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	400a      	ands	r2, r1
 8001f8a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6919      	ldr	r1, [r3, #16]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	4403      	add	r3, r0
 8001fa4:	409a      	lsls	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	430a      	orrs	r2, r1
 8001fac:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b06      	cmp	r3, #6
 8001fb4:	d824      	bhi.n	8002000 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	3b05      	subs	r3, #5
 8001fc8:	221f      	movs	r2, #31
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43da      	mvns	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	400a      	ands	r2, r1
 8001fd6:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	3b05      	subs	r3, #5
 8001ff2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ffe:	e04c      	b.n	800209a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b0c      	cmp	r3, #12
 8002006:	d824      	bhi.n	8002052 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	4613      	mov	r3, r2
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4413      	add	r3, r2
 8002018:	3b23      	subs	r3, #35	@ 0x23
 800201a:	221f      	movs	r2, #31
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	43da      	mvns	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	400a      	ands	r2, r1
 8002028:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	b29b      	uxth	r3, r3
 8002036:	4618      	mov	r0, r3
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685a      	ldr	r2, [r3, #4]
 800203c:	4613      	mov	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4413      	add	r3, r2
 8002042:	3b23      	subs	r3, #35	@ 0x23
 8002044:	fa00 f203 	lsl.w	r2, r0, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002050:	e023      	b.n	800209a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	4613      	mov	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	3b41      	subs	r3, #65	@ 0x41
 8002064:	221f      	movs	r2, #31
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	400a      	ands	r2, r1
 8002072:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	b29b      	uxth	r3, r3
 8002080:	4618      	mov	r0, r3
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	3b41      	subs	r3, #65	@ 0x41
 800208e:	fa00 f203 	lsl.w	r2, r0, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a20      	ldr	r2, [pc, #128]	@ (8002120 <HAL_ADC_ConfigChannel+0x230>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d109      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x1c8>
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2b12      	cmp	r3, #18
 80020aa:	d105      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80020ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002124 <HAL_ADC_ConfigChannel+0x234>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002124 <HAL_ADC_ConfigChannel+0x234>)
 80020b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020b6:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a18      	ldr	r2, [pc, #96]	@ (8002120 <HAL_ADC_ConfigChannel+0x230>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d123      	bne.n	800210a <HAL_ADC_ConfigChannel+0x21a>
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2b10      	cmp	r3, #16
 80020c8:	d003      	beq.n	80020d2 <HAL_ADC_ConfigChannel+0x1e2>
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b11      	cmp	r3, #17
 80020d0:	d11b      	bne.n	800210a <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80020d2:	4b14      	ldr	r3, [pc, #80]	@ (8002124 <HAL_ADC_ConfigChannel+0x234>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	4a13      	ldr	r2, [pc, #76]	@ (8002124 <HAL_ADC_ConfigChannel+0x234>)
 80020d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020dc:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2b10      	cmp	r3, #16
 80020e4:	d111      	bne.n	800210a <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <HAL_ADC_ConfigChannel+0x238>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a10      	ldr	r2, [pc, #64]	@ (800212c <HAL_ADC_ConfigChannel+0x23c>)
 80020ec:	fba2 2303 	umull	r2, r3, r2, r3
 80020f0:	0c9a      	lsrs	r2, r3, #18
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80020fc:	e002      	b.n	8002104 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	3b01      	subs	r3, #1
 8002102:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f9      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40012000 	.word	0x40012000
 8002124:	40012300 	.word	0x40012300
 8002128:	20000000 	.word	0x20000000
 800212c:	431bde83 	.word	0x431bde83

08002130 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002138:	4b7e      	ldr	r3, [pc, #504]	@ (8002334 <ADC_Init+0x204>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4a7d      	ldr	r2, [pc, #500]	@ (8002334 <ADC_Init+0x204>)
 800213e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002142:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002144:	4b7b      	ldr	r3, [pc, #492]	@ (8002334 <ADC_Init+0x204>)
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	4979      	ldr	r1, [pc, #484]	@ (8002334 <ADC_Init+0x204>)
 800214e:	4313      	orrs	r3, r2
 8002150:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002160:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6859      	ldr	r1, [r3, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	021a      	lsls	r2, r3, #8
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002184:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6859      	ldr	r1, [r3, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6899      	ldr	r1, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	68da      	ldr	r2, [r3, #12]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021be:	4a5e      	ldr	r2, [pc, #376]	@ (8002338 <ADC_Init+0x208>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d022      	beq.n	800220a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6899      	ldr	r1, [r3, #8]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6899      	ldr	r1, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	e00f      	b.n	800222a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002218:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002228:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 0202 	bic.w	r2, r2, #2
 8002238:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6899      	ldr	r1, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7e1b      	ldrb	r3, [r3, #24]
 8002244:	005a      	lsls	r2, r3, #1
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d027      	beq.n	80022a8 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002266:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002276:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800227c:	3b01      	subs	r3, #1
 800227e:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002282:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002284:	68ba      	ldr	r2, [r7, #8]
 8002286:	fa92 f2a2 	rbit	r2, r2
 800228a:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	fab2 f282 	clz	r2, r2
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	fa03 f102 	lsl.w	r1, r3, r2
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	685a      	ldr	r2, [r3, #4]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	e007      	b.n	80022b8 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80022c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	3b01      	subs	r3, #1
 80022d4:	051a      	lsls	r2, r3, #20
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	689a      	ldr	r2, [r3, #8]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	6899      	ldr	r1, [r3, #8]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022fa:	025a      	lsls	r2, r3, #9
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	430a      	orrs	r2, r1
 8002302:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002312:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6899      	ldr	r1, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	029a      	lsls	r2, r3, #10
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	430a      	orrs	r2, r1
 8002326:	609a      	str	r2, [r3, #8]
}
 8002328:	bf00      	nop
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	40012300 	.word	0x40012300
 8002338:	0f000001 	.word	0x0f000001

0800233c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d101      	bne.n	800234e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e0ed      	b.n	800252a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d102      	bne.n	8002360 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7ff f844 	bl	80013e8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0201 	orr.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002370:	f7ff fd4c 	bl	8001e0c <HAL_GetTick>
 8002374:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002376:	e012      	b.n	800239e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002378:	f7ff fd48 	bl	8001e0c <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b0a      	cmp	r3, #10
 8002384:	d90b      	bls.n	800239e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2205      	movs	r2, #5
 8002396:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e0c5      	b.n	800252a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0e5      	beq.n	8002378 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 0202 	bic.w	r2, r2, #2
 80023ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023bc:	f7ff fd26 	bl	8001e0c <HAL_GetTick>
 80023c0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023c2:	e012      	b.n	80023ea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80023c4:	f7ff fd22 	bl	8001e0c <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b0a      	cmp	r3, #10
 80023d0:	d90b      	bls.n	80023ea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2205      	movs	r2, #5
 80023e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e09f      	b.n	800252a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d1e5      	bne.n	80023c4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	7e1b      	ldrb	r3, [r3, #24]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d108      	bne.n	8002412 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	e007      	b.n	8002422 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002420:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	7e5b      	ldrb	r3, [r3, #25]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d108      	bne.n	800243c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	e007      	b.n	800244c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800244a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	7e9b      	ldrb	r3, [r3, #26]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d108      	bne.n	8002466 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f042 0220 	orr.w	r2, r2, #32
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	e007      	b.n	8002476 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 0220 	bic.w	r2, r2, #32
 8002474:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	7edb      	ldrb	r3, [r3, #27]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d108      	bne.n	8002490 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0210 	bic.w	r2, r2, #16
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	e007      	b.n	80024a0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f042 0210 	orr.w	r2, r2, #16
 800249e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	7f1b      	ldrb	r3, [r3, #28]
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d108      	bne.n	80024ba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0208 	orr.w	r2, r2, #8
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	e007      	b.n	80024ca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0208 	bic.w	r2, r2, #8
 80024c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	7f5b      	ldrb	r3, [r3, #29]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d108      	bne.n	80024e4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f042 0204 	orr.w	r2, r2, #4
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	e007      	b.n	80024f4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 0204 	bic.w	r2, r2, #4
 80024f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	431a      	orrs	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	431a      	orrs	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	695b      	ldr	r3, [r3, #20]
 8002508:	ea42 0103 	orr.w	r1, r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	1e5a      	subs	r2, r3, #1
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
	...

08002534 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002534:	b480      	push	{r7}
 8002536:	b087      	sub	sp, #28
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3020 	ldrb.w	r3, [r3, #32]
 800254a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800254c:	7cfb      	ldrb	r3, [r7, #19]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d003      	beq.n	800255a <HAL_CAN_ConfigFilter+0x26>
 8002552:	7cfb      	ldrb	r3, [r7, #19]
 8002554:	2b02      	cmp	r3, #2
 8002556:	f040 80be 	bne.w	80026d6 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800255a:	4b65      	ldr	r3, [pc, #404]	@ (80026f0 <HAL_CAN_ConfigFilter+0x1bc>)
 800255c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002564:	f043 0201 	orr.w	r2, r3, #1
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002574:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002588:	021b      	lsls	r3, r3, #8
 800258a:	431a      	orrs	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	f003 031f 	and.w	r3, r3, #31
 800259a:	2201      	movs	r2, #1
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	43db      	mvns	r3, r3
 80025ac:	401a      	ands	r2, r3
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d123      	bne.n	8002604 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	43db      	mvns	r3, r3
 80025c6:	401a      	ands	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80025de:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3248      	adds	r2, #72	@ 0x48
 80025e4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025f8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025fa:	6979      	ldr	r1, [r7, #20]
 80025fc:	3348      	adds	r3, #72	@ 0x48
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	440b      	add	r3, r1
 8002602:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d122      	bne.n	8002652 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	431a      	orrs	r2, r3
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800262c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	3248      	adds	r2, #72	@ 0x48
 8002632:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002646:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002648:	6979      	ldr	r1, [r7, #20]
 800264a:	3348      	adds	r3, #72	@ 0x48
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	440b      	add	r3, r1
 8002650:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d109      	bne.n	800266e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	43db      	mvns	r3, r3
 8002664:	401a      	ands	r2, r3
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800266c:	e007      	b.n	800267e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	431a      	orrs	r2, r3
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d109      	bne.n	800269a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	43db      	mvns	r3, r3
 8002690:	401a      	ands	r2, r3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002698:	e007      	b.n	80026aa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	431a      	orrs	r2, r3
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d107      	bne.n	80026c2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	431a      	orrs	r2, r3
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80026c8:	f023 0201 	bic.w	r2, r3, #1
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80026d2:	2300      	movs	r3, #0
 80026d4:	e006      	b.n	80026e4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026da:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
  }
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	371c      	adds	r7, #28
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40006400 	.word	0x40006400

080026f4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b01      	cmp	r3, #1
 8002706:	d12e      	bne.n	8002766 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2202      	movs	r2, #2
 800270c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 0201 	bic.w	r2, r2, #1
 800271e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002720:	f7ff fb74 	bl	8001e0c <HAL_GetTick>
 8002724:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002726:	e012      	b.n	800274e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002728:	f7ff fb70 	bl	8001e0c <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b0a      	cmp	r3, #10
 8002734:	d90b      	bls.n	800274e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800273a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2205      	movs	r2, #5
 8002746:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e012      	b.n	8002774 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1e5      	bne.n	8002728 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002762:	2300      	movs	r3, #0
 8002764:	e006      	b.n	8002774 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
  }
}
 8002774:	4618      	mov	r0, r3
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800277c:	b480      	push	{r7}
 800277e:	b089      	sub	sp, #36	@ 0x24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
 8002788:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002790:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800279a:	7ffb      	ldrb	r3, [r7, #31]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d003      	beq.n	80027a8 <HAL_CAN_AddTxMessage+0x2c>
 80027a0:	7ffb      	ldrb	r3, [r7, #31]
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	f040 80ad 	bne.w	8002902 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10a      	bne.n	80027c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d105      	bne.n	80027c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f000 8095 	beq.w	80028f2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	0e1b      	lsrs	r3, r3, #24
 80027cc:	f003 0303 	and.w	r3, r3, #3
 80027d0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80027d2:	2201      	movs	r2, #1
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	409a      	lsls	r2, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10d      	bne.n	8002800 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80027ee:	68f9      	ldr	r1, [r7, #12]
 80027f0:	6809      	ldr	r1, [r1, #0]
 80027f2:	431a      	orrs	r2, r3
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	3318      	adds	r3, #24
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	440b      	add	r3, r1
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	e00f      	b.n	8002820 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800280a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002810:	68f9      	ldr	r1, [r7, #12]
 8002812:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002814:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	3318      	adds	r3, #24
 800281a:	011b      	lsls	r3, r3, #4
 800281c:	440b      	add	r3, r1
 800281e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6819      	ldr	r1, [r3, #0]
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	3318      	adds	r3, #24
 800282c:	011b      	lsls	r3, r3, #4
 800282e:	440b      	add	r3, r1
 8002830:	3304      	adds	r3, #4
 8002832:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	7d1b      	ldrb	r3, [r3, #20]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d111      	bne.n	8002860 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	3318      	adds	r3, #24
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	4413      	add	r3, r2
 8002848:	3304      	adds	r3, #4
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	6811      	ldr	r1, [r2, #0]
 8002850:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	3318      	adds	r3, #24
 8002858:	011b      	lsls	r3, r3, #4
 800285a:	440b      	add	r3, r1
 800285c:	3304      	adds	r3, #4
 800285e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3307      	adds	r3, #7
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	061a      	lsls	r2, r3, #24
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3306      	adds	r3, #6
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	041b      	lsls	r3, r3, #16
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	3305      	adds	r3, #5
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	021b      	lsls	r3, r3, #8
 800287a:	4313      	orrs	r3, r2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	3204      	adds	r2, #4
 8002880:	7812      	ldrb	r2, [r2, #0]
 8002882:	4610      	mov	r0, r2
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	6811      	ldr	r1, [r2, #0]
 8002888:	ea43 0200 	orr.w	r2, r3, r0
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	011b      	lsls	r3, r3, #4
 8002890:	440b      	add	r3, r1
 8002892:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002896:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3303      	adds	r3, #3
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	061a      	lsls	r2, r3, #24
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	3302      	adds	r3, #2
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	041b      	lsls	r3, r3, #16
 80028a8:	431a      	orrs	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3301      	adds	r3, #1
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	021b      	lsls	r3, r3, #8
 80028b2:	4313      	orrs	r3, r2
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	7812      	ldrb	r2, [r2, #0]
 80028b8:	4610      	mov	r0, r2
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	6811      	ldr	r1, [r2, #0]
 80028be:	ea43 0200 	orr.w	r2, r3, r0
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	011b      	lsls	r3, r3, #4
 80028c6:	440b      	add	r3, r1
 80028c8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80028cc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	3318      	adds	r3, #24
 80028d6:	011b      	lsls	r3, r3, #4
 80028d8:	4413      	add	r3, r2
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	6811      	ldr	r1, [r2, #0]
 80028e0:	f043 0201 	orr.w	r2, r3, #1
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	3318      	adds	r3, #24
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	440b      	add	r3, r1
 80028ec:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	e00e      	b.n	8002910 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e006      	b.n	8002910 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002906:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
  }
}
 8002910:	4618      	mov	r0, r3
 8002912:	3724      	adds	r7, #36	@ 0x24
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr

0800291a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800291a:	b480      	push	{r7}
 800291c:	b085      	sub	sp, #20
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f893 3020 	ldrb.w	r3, [r3, #32]
 800292c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800292e:	7afb      	ldrb	r3, [r7, #11]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d002      	beq.n	800293a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002934:	7afb      	ldrb	r3, [r7, #11]
 8002936:	2b02      	cmp	r3, #2
 8002938:	d11d      	bne.n	8002976 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d002      	beq.n	800294e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	3301      	adds	r3, #1
 800294c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	3301      	adds	r3, #1
 8002960:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	3301      	adds	r3, #1
 8002974:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002976:	68fb      	ldr	r3, [r7, #12]
}
 8002978:	4618      	mov	r0, r3
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr

08002982 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002982:	b480      	push	{r7}
 8002984:	b087      	sub	sp, #28
 8002986:	af00      	add	r7, sp, #0
 8002988:	60f8      	str	r0, [r7, #12]
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	607a      	str	r2, [r7, #4]
 800298e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002996:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002998:	7dfb      	ldrb	r3, [r7, #23]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d003      	beq.n	80029a6 <HAL_CAN_GetRxMessage+0x24>
 800299e:	7dfb      	ldrb	r3, [r7, #23]
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	f040 8103 	bne.w	8002bac <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10e      	bne.n	80029ca <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f003 0303 	and.w	r3, r3, #3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d116      	bne.n	80029e8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e0f7      	b.n	8002bba <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d107      	bne.n	80029e8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029dc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e0e8      	b.n	8002bba <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	331b      	adds	r3, #27
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	4413      	add	r3, r2
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0204 	and.w	r2, r3, #4
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10c      	bne.n	8002a20 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	331b      	adds	r3, #27
 8002a0e:	011b      	lsls	r3, r3, #4
 8002a10:	4413      	add	r3, r2
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	0d5b      	lsrs	r3, r3, #21
 8002a16:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e00b      	b.n	8002a38 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	331b      	adds	r3, #27
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	4413      	add	r3, r2
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	08db      	lsrs	r3, r3, #3
 8002a30:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	331b      	adds	r3, #27
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	4413      	add	r3, r2
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0202 	and.w	r2, r3, #2
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	331b      	adds	r3, #27
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	4413      	add	r3, r2
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2208      	movs	r2, #8
 8002a6a:	611a      	str	r2, [r3, #16]
 8002a6c:	e00b      	b.n	8002a86 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	331b      	adds	r3, #27
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	4413      	add	r3, r2
 8002a7a:	3304      	adds	r3, #4
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 020f 	and.w	r2, r3, #15
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	331b      	adds	r3, #27
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	4413      	add	r3, r2
 8002a92:	3304      	adds	r3, #4
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0a1b      	lsrs	r3, r3, #8
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	331b      	adds	r3, #27
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	4413      	add	r3, r2
 8002aaa:	3304      	adds	r3, #4
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	0c1b      	lsrs	r3, r3, #16
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	4413      	add	r3, r2
 8002ac0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	011b      	lsls	r3, r3, #4
 8002ad4:	4413      	add	r3, r2
 8002ad6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	0a1a      	lsrs	r2, r3, #8
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	4413      	add	r3, r2
 8002af0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	0c1a      	lsrs	r2, r3, #16
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	3302      	adds	r3, #2
 8002afc:	b2d2      	uxtb	r2, r2
 8002afe:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	011b      	lsls	r3, r3, #4
 8002b08:	4413      	add	r3, r2
 8002b0a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	0e1a      	lsrs	r2, r3, #24
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	3303      	adds	r3, #3
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	3304      	adds	r3, #4
 8002b2e:	b2d2      	uxtb	r2, r2
 8002b30:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	011b      	lsls	r3, r3, #4
 8002b3a:	4413      	add	r3, r2
 8002b3c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	0a1a      	lsrs	r2, r3, #8
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	3305      	adds	r3, #5
 8002b48:	b2d2      	uxtb	r2, r2
 8002b4a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	4413      	add	r3, r2
 8002b56:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	0c1a      	lsrs	r2, r3, #16
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	3306      	adds	r3, #6
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	011b      	lsls	r3, r3, #4
 8002b6e:	4413      	add	r3, r2
 8002b70:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	0e1a      	lsrs	r2, r3, #24
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	3307      	adds	r3, #7
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d108      	bne.n	8002b98 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f042 0220 	orr.w	r2, r2, #32
 8002b94:	60da      	str	r2, [r3, #12]
 8002b96:	e007      	b.n	8002ba8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	691a      	ldr	r2, [r3, #16]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0220 	orr.w	r2, r2, #32
 8002ba6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	e006      	b.n	8002bba <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
  }
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	371c      	adds	r7, #28
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bd4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d002      	beq.n	8002be2 <HAL_CAN_ActivateNotification+0x1e>
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d109      	bne.n	8002bf6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6959      	ldr	r1, [r3, #20]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e006      	b.n	8002c04 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
  }
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr

08002c0e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b08a      	sub	sp, #40	@ 0x28
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002c16:	2300      	movs	r3, #0
 8002c18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	691b      	ldr	r3, [r3, #16]
 8002c40:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d07c      	beq.n	8002d4e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d023      	beq.n	8002ca6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2201      	movs	r2, #1
 8002c64:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f983 	bl	8002f7c <HAL_CAN_TxMailbox0CompleteCallback>
 8002c76:	e016      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d004      	beq.n	8002c8c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c8a:	e00c      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d004      	beq.n	8002ca0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c9e:	e002      	b.n	8002ca6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f986 	bl	8002fb2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d024      	beq.n	8002cfa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cb8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f962 	bl	8002f8e <HAL_CAN_TxMailbox1CompleteCallback>
 8002cca:	e016      	b.n	8002cfa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d004      	beq.n	8002ce0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cdc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cde:	e00c      	b.n	8002cfa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d004      	beq.n	8002cf4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cf2:	e002      	b.n	8002cfa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f000 f965 	bl	8002fc4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d024      	beq.n	8002d4e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d0c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f000 f941 	bl	8002fa0 <HAL_CAN_TxMailbox2CompleteCallback>
 8002d1e:	e016      	b.n	8002d4e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d004      	beq.n	8002d34 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d30:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d32:	e00c      	b.n	8002d4e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d004      	beq.n	8002d48 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d46:	e002      	b.n	8002d4e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 f944 	bl	8002fd6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d00c      	beq.n	8002d72 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	f003 0310 	and.w	r3, r3, #16
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d007      	beq.n	8002d72 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2210      	movs	r2, #16
 8002d70:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00b      	beq.n	8002d94 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d006      	beq.n	8002d94 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2208      	movs	r2, #8
 8002d8c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f92a 	bl	8002fe8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d009      	beq.n	8002db2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d002      	beq.n	8002db2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f7fe f971 	bl	8001094 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002db2:	6a3b      	ldr	r3, [r7, #32]
 8002db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00c      	beq.n	8002dd6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	f003 0310 	and.w	r3, r3, #16
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d007      	beq.n	8002dd6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2210      	movs	r2, #16
 8002dd4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00b      	beq.n	8002df8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d006      	beq.n	8002df8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2208      	movs	r2, #8
 8002df0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f000 f90a 	bl	800300c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002df8:	6a3b      	ldr	r3, [r7, #32]
 8002dfa:	f003 0310 	and.w	r3, r3, #16
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d009      	beq.n	8002e16 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d002      	beq.n	8002e16 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 f8f2 	bl	8002ffa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002e16:	6a3b      	ldr	r3, [r7, #32]
 8002e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00b      	beq.n	8002e38 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	f003 0310 	and.w	r3, r3, #16
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d006      	beq.n	8002e38 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2210      	movs	r2, #16
 8002e30:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 f8f3 	bl	800301e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002e38:	6a3b      	ldr	r3, [r7, #32]
 8002e3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00b      	beq.n	8002e5a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	f003 0308 	and.w	r3, r3, #8
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d006      	beq.n	8002e5a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2208      	movs	r2, #8
 8002e52:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 f8eb 	bl	8003030 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002e5a:	6a3b      	ldr	r3, [r7, #32]
 8002e5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d07b      	beq.n	8002f5c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d072      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d008      	beq.n	8002e8a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d008      	beq.n	8002ea6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	f043 0302 	orr.w	r3, r3, #2
 8002ea4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002ea6:	6a3b      	ldr	r3, [r7, #32]
 8002ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d008      	beq.n	8002ec2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebc:	f043 0304 	orr.w	r3, r3, #4
 8002ec0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ec2:	6a3b      	ldr	r3, [r7, #32]
 8002ec4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d043      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d03e      	beq.n	8002f54 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002edc:	2b60      	cmp	r3, #96	@ 0x60
 8002ede:	d02b      	beq.n	8002f38 <HAL_CAN_IRQHandler+0x32a>
 8002ee0:	2b60      	cmp	r3, #96	@ 0x60
 8002ee2:	d82e      	bhi.n	8002f42 <HAL_CAN_IRQHandler+0x334>
 8002ee4:	2b50      	cmp	r3, #80	@ 0x50
 8002ee6:	d022      	beq.n	8002f2e <HAL_CAN_IRQHandler+0x320>
 8002ee8:	2b50      	cmp	r3, #80	@ 0x50
 8002eea:	d82a      	bhi.n	8002f42 <HAL_CAN_IRQHandler+0x334>
 8002eec:	2b40      	cmp	r3, #64	@ 0x40
 8002eee:	d019      	beq.n	8002f24 <HAL_CAN_IRQHandler+0x316>
 8002ef0:	2b40      	cmp	r3, #64	@ 0x40
 8002ef2:	d826      	bhi.n	8002f42 <HAL_CAN_IRQHandler+0x334>
 8002ef4:	2b30      	cmp	r3, #48	@ 0x30
 8002ef6:	d010      	beq.n	8002f1a <HAL_CAN_IRQHandler+0x30c>
 8002ef8:	2b30      	cmp	r3, #48	@ 0x30
 8002efa:	d822      	bhi.n	8002f42 <HAL_CAN_IRQHandler+0x334>
 8002efc:	2b10      	cmp	r3, #16
 8002efe:	d002      	beq.n	8002f06 <HAL_CAN_IRQHandler+0x2f8>
 8002f00:	2b20      	cmp	r3, #32
 8002f02:	d005      	beq.n	8002f10 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002f04:	e01d      	b.n	8002f42 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	f043 0308 	orr.w	r3, r3, #8
 8002f0c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f0e:	e019      	b.n	8002f44 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f12:	f043 0310 	orr.w	r3, r3, #16
 8002f16:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f18:	e014      	b.n	8002f44 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f1c:	f043 0320 	orr.w	r3, r3, #32
 8002f20:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f22:	e00f      	b.n	8002f44 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f2c:	e00a      	b.n	8002f44 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f34:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f36:	e005      	b.n	8002f44 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002f40:	e000      	b.n	8002f44 <HAL_CAN_IRQHandler+0x336>
            break;
 8002f42:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	699a      	ldr	r2, [r3, #24]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002f52:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2204      	movs	r2, #4
 8002f5a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d008      	beq.n	8002f74 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 f867 	bl	8003042 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002f74:	bf00      	nop
 8002f76:	3728      	adds	r7, #40	@ 0x28
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr

08002f8e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr

08002fb2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002fba:	bf00      	nop
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bc80      	pop	{r7}
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bc80      	pop	{r7}
 8002ff8:	4770      	bx	lr

08002ffa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002ffa:	b480      	push	{r7}
 8002ffc:	b083      	sub	sp, #12
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	bc80      	pop	{r7}
 800300a:	4770      	bx	lr

0800300c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	bc80      	pop	{r7}
 800301c:	4770      	bx	lr

0800301e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800301e:	b480      	push	{r7}
 8003020:	b083      	sub	sp, #12
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003026:	bf00      	nop
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	bc80      	pop	{r7}
 800302e:	4770      	bx	lr

08003030 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr

08003042 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr

08003054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003064:	4b0c      	ldr	r3, [pc, #48]	@ (8003098 <__NVIC_SetPriorityGrouping+0x44>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003070:	4013      	ands	r3, r2
 8003072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800307c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003086:	4a04      	ldr	r2, [pc, #16]	@ (8003098 <__NVIC_SetPriorityGrouping+0x44>)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	60d3      	str	r3, [r2, #12]
}
 800308c:	bf00      	nop
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	e000ed00 	.word	0xe000ed00

0800309c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030a0:	4b04      	ldr	r3, [pc, #16]	@ (80030b4 <__NVIC_GetPriorityGrouping+0x18>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	0a1b      	lsrs	r3, r3, #8
 80030a6:	f003 0307 	and.w	r3, r3, #7
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bc80      	pop	{r7}
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	e000ed00 	.word	0xe000ed00

080030b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	db0b      	blt.n	80030e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	f003 021f 	and.w	r2, r3, #31
 80030d0:	4906      	ldr	r1, [pc, #24]	@ (80030ec <__NVIC_EnableIRQ+0x34>)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	095b      	lsrs	r3, r3, #5
 80030d8:	2001      	movs	r0, #1
 80030da:	fa00 f202 	lsl.w	r2, r0, r2
 80030de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr
 80030ec:	e000e100 	.word	0xe000e100

080030f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	6039      	str	r1, [r7, #0]
 80030fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003100:	2b00      	cmp	r3, #0
 8003102:	db0a      	blt.n	800311a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	490c      	ldr	r1, [pc, #48]	@ (800313c <__NVIC_SetPriority+0x4c>)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	0112      	lsls	r2, r2, #4
 8003110:	b2d2      	uxtb	r2, r2
 8003112:	440b      	add	r3, r1
 8003114:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003118:	e00a      	b.n	8003130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4908      	ldr	r1, [pc, #32]	@ (8003140 <__NVIC_SetPriority+0x50>)
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	3b04      	subs	r3, #4
 8003128:	0112      	lsls	r2, r2, #4
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	440b      	add	r3, r1
 800312e:	761a      	strb	r2, [r3, #24]
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	bc80      	pop	{r7}
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	e000e100 	.word	0xe000e100
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003144:	b480      	push	{r7}
 8003146:	b089      	sub	sp, #36	@ 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f1c3 0307 	rsb	r3, r3, #7
 800315e:	2b04      	cmp	r3, #4
 8003160:	bf28      	it	cs
 8003162:	2304      	movcs	r3, #4
 8003164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3304      	adds	r3, #4
 800316a:	2b06      	cmp	r3, #6
 800316c:	d902      	bls.n	8003174 <NVIC_EncodePriority+0x30>
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3b03      	subs	r3, #3
 8003172:	e000      	b.n	8003176 <NVIC_EncodePriority+0x32>
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	f04f 32ff 	mov.w	r2, #4294967295
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43da      	mvns	r2, r3
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	401a      	ands	r2, r3
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800318c:	f04f 31ff 	mov.w	r1, #4294967295
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	fa01 f303 	lsl.w	r3, r1, r3
 8003196:	43d9      	mvns	r1, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800319c:	4313      	orrs	r3, r2
         );
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3724      	adds	r7, #36	@ 0x24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr

080031a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031b8:	d301      	bcc.n	80031be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031ba:	2301      	movs	r3, #1
 80031bc:	e00f      	b.n	80031de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031be:	4a0a      	ldr	r2, [pc, #40]	@ (80031e8 <SysTick_Config+0x40>)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3b01      	subs	r3, #1
 80031c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031c6:	210f      	movs	r1, #15
 80031c8:	f04f 30ff 	mov.w	r0, #4294967295
 80031cc:	f7ff ff90 	bl	80030f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031d0:	4b05      	ldr	r3, [pc, #20]	@ (80031e8 <SysTick_Config+0x40>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031d6:	4b04      	ldr	r3, [pc, #16]	@ (80031e8 <SysTick_Config+0x40>)
 80031d8:	2207      	movs	r2, #7
 80031da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	e000e010 	.word	0xe000e010

080031ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f7ff ff2d 	bl	8003054 <__NVIC_SetPriorityGrouping>
}
 80031fa:	bf00      	nop
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003202:	b580      	push	{r7, lr}
 8003204:	b086      	sub	sp, #24
 8003206:	af00      	add	r7, sp, #0
 8003208:	4603      	mov	r3, r0
 800320a:	60b9      	str	r1, [r7, #8]
 800320c:	607a      	str	r2, [r7, #4]
 800320e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003214:	f7ff ff42 	bl	800309c <__NVIC_GetPriorityGrouping>
 8003218:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	68b9      	ldr	r1, [r7, #8]
 800321e:	6978      	ldr	r0, [r7, #20]
 8003220:	f7ff ff90 	bl	8003144 <NVIC_EncodePriority>
 8003224:	4602      	mov	r2, r0
 8003226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800322a:	4611      	mov	r1, r2
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff ff5f 	bl	80030f0 <__NVIC_SetPriority>
}
 8003232:	bf00      	nop
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	4603      	mov	r3, r0
 8003242:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff ff35 	bl	80030b8 <__NVIC_EnableIRQ>
}
 800324e:	bf00      	nop
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f7ff ffa2 	bl	80031a8 <SysTick_Config>
 8003264:	4603      	mov	r3, r0
}
 8003266:	4618      	mov	r0, r3
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003270:	b480      	push	{r7}
 8003272:	b087      	sub	sp, #28
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800327a:	2300      	movs	r3, #0
 800327c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800327e:	e16f      	b.n	8003560 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	2101      	movs	r1, #1
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	fa01 f303 	lsl.w	r3, r1, r3
 800328c:	4013      	ands	r3, r2
 800328e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 8161 	beq.w	800355a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f003 0303 	and.w	r3, r3, #3
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d005      	beq.n	80032b0 <HAL_GPIO_Init+0x40>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d130      	bne.n	8003312 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	2203      	movs	r2, #3
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	43db      	mvns	r3, r3
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4013      	ands	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	68da      	ldr	r2, [r3, #12]
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	693a      	ldr	r2, [r7, #16]
 80032de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032e6:	2201      	movs	r2, #1
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43db      	mvns	r3, r3
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	091b      	lsrs	r3, r3, #4
 80032fc:	f003 0201 	and.w	r2, r3, #1
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	2b03      	cmp	r3, #3
 800331c:	d017      	beq.n	800334e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	2203      	movs	r2, #3
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	43db      	mvns	r3, r3
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	4013      	ands	r3, r2
 8003334:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	689a      	ldr	r2, [r3, #8]
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d123      	bne.n	80033a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	08da      	lsrs	r2, r3, #3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3208      	adds	r2, #8
 8003362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003366:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	220f      	movs	r2, #15
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	43db      	mvns	r3, r3
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4013      	ands	r3, r2
 800337c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	691a      	ldr	r2, [r3, #16]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	08da      	lsrs	r2, r3, #3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3208      	adds	r2, #8
 800339c:	6939      	ldr	r1, [r7, #16]
 800339e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	2203      	movs	r2, #3
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4013      	ands	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0203 	and.w	r2, r3, #3
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 80bb 	beq.w	800355a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033e4:	2300      	movs	r3, #0
 80033e6:	60bb      	str	r3, [r7, #8]
 80033e8:	4b64      	ldr	r3, [pc, #400]	@ (800357c <HAL_GPIO_Init+0x30c>)
 80033ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ec:	4a63      	ldr	r2, [pc, #396]	@ (800357c <HAL_GPIO_Init+0x30c>)
 80033ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033f2:	6453      	str	r3, [r2, #68]	@ 0x44
 80033f4:	4b61      	ldr	r3, [pc, #388]	@ (800357c <HAL_GPIO_Init+0x30c>)
 80033f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033fc:	60bb      	str	r3, [r7, #8]
 80033fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003400:	4a5f      	ldr	r2, [pc, #380]	@ (8003580 <HAL_GPIO_Init+0x310>)
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	089b      	lsrs	r3, r3, #2
 8003406:	3302      	adds	r3, #2
 8003408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800340c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	220f      	movs	r2, #15
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4013      	ands	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a57      	ldr	r2, [pc, #348]	@ (8003584 <HAL_GPIO_Init+0x314>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d031      	beq.n	8003490 <HAL_GPIO_Init+0x220>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a56      	ldr	r2, [pc, #344]	@ (8003588 <HAL_GPIO_Init+0x318>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d02b      	beq.n	800348c <HAL_GPIO_Init+0x21c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a55      	ldr	r2, [pc, #340]	@ (800358c <HAL_GPIO_Init+0x31c>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d025      	beq.n	8003488 <HAL_GPIO_Init+0x218>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a54      	ldr	r2, [pc, #336]	@ (8003590 <HAL_GPIO_Init+0x320>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d01f      	beq.n	8003484 <HAL_GPIO_Init+0x214>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a53      	ldr	r2, [pc, #332]	@ (8003594 <HAL_GPIO_Init+0x324>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d019      	beq.n	8003480 <HAL_GPIO_Init+0x210>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a52      	ldr	r2, [pc, #328]	@ (8003598 <HAL_GPIO_Init+0x328>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d013      	beq.n	800347c <HAL_GPIO_Init+0x20c>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a51      	ldr	r2, [pc, #324]	@ (800359c <HAL_GPIO_Init+0x32c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d00d      	beq.n	8003478 <HAL_GPIO_Init+0x208>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a50      	ldr	r2, [pc, #320]	@ (80035a0 <HAL_GPIO_Init+0x330>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d007      	beq.n	8003474 <HAL_GPIO_Init+0x204>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a4f      	ldr	r2, [pc, #316]	@ (80035a4 <HAL_GPIO_Init+0x334>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d101      	bne.n	8003470 <HAL_GPIO_Init+0x200>
 800346c:	2308      	movs	r3, #8
 800346e:	e010      	b.n	8003492 <HAL_GPIO_Init+0x222>
 8003470:	2309      	movs	r3, #9
 8003472:	e00e      	b.n	8003492 <HAL_GPIO_Init+0x222>
 8003474:	2307      	movs	r3, #7
 8003476:	e00c      	b.n	8003492 <HAL_GPIO_Init+0x222>
 8003478:	2306      	movs	r3, #6
 800347a:	e00a      	b.n	8003492 <HAL_GPIO_Init+0x222>
 800347c:	2305      	movs	r3, #5
 800347e:	e008      	b.n	8003492 <HAL_GPIO_Init+0x222>
 8003480:	2304      	movs	r3, #4
 8003482:	e006      	b.n	8003492 <HAL_GPIO_Init+0x222>
 8003484:	2303      	movs	r3, #3
 8003486:	e004      	b.n	8003492 <HAL_GPIO_Init+0x222>
 8003488:	2302      	movs	r3, #2
 800348a:	e002      	b.n	8003492 <HAL_GPIO_Init+0x222>
 800348c:	2301      	movs	r3, #1
 800348e:	e000      	b.n	8003492 <HAL_GPIO_Init+0x222>
 8003490:	2300      	movs	r3, #0
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	f002 0203 	and.w	r2, r2, #3
 8003498:	0092      	lsls	r2, r2, #2
 800349a:	4093      	lsls	r3, r2
 800349c:	461a      	mov	r2, r3
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034a4:	4936      	ldr	r1, [pc, #216]	@ (8003580 <HAL_GPIO_Init+0x310>)
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	3302      	adds	r3, #2
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034b2:	4b3d      	ldr	r3, [pc, #244]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	43db      	mvns	r3, r3
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	4013      	ands	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80034d6:	4a34      	ldr	r2, [pc, #208]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034dc:	4b32      	ldr	r3, [pc, #200]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	43db      	mvns	r3, r3
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	4013      	ands	r3, r2
 80034ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003500:	4a29      	ldr	r2, [pc, #164]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003506:	4b28      	ldr	r3, [pc, #160]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	43db      	mvns	r3, r3
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4013      	ands	r3, r2
 8003514:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4313      	orrs	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800352a:	4a1f      	ldr	r2, [pc, #124]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003530:	4b1d      	ldr	r3, [pc, #116]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	43db      	mvns	r3, r3
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003554:	4a14      	ldr	r2, [pc, #80]	@ (80035a8 <HAL_GPIO_Init+0x338>)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	3301      	adds	r3, #1
 800355e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	fa22 f303 	lsr.w	r3, r2, r3
 800356a:	2b00      	cmp	r3, #0
 800356c:	f47f ae88 	bne.w	8003280 <HAL_GPIO_Init+0x10>
  }
}
 8003570:	bf00      	nop
 8003572:	bf00      	nop
 8003574:	371c      	adds	r7, #28
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr
 800357c:	40023800 	.word	0x40023800
 8003580:	40013800 	.word	0x40013800
 8003584:	40020000 	.word	0x40020000
 8003588:	40020400 	.word	0x40020400
 800358c:	40020800 	.word	0x40020800
 8003590:	40020c00 	.word	0x40020c00
 8003594:	40021000 	.word	0x40021000
 8003598:	40021400 	.word	0x40021400
 800359c:	40021800 	.word	0x40021800
 80035a0:	40021c00 	.word	0x40021c00
 80035a4:	40022000 	.word	0x40022000
 80035a8:	40013c00 	.word	0x40013c00

080035ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	460b      	mov	r3, r1
 80035b6:	807b      	strh	r3, [r7, #2]
 80035b8:	4613      	mov	r3, r2
 80035ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035bc:	787b      	ldrb	r3, [r7, #1]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035c2:	887a      	ldrh	r2, [r7, #2]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035c8:	e003      	b.n	80035d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035ca:	887b      	ldrh	r3, [r7, #2]
 80035cc:	041a      	lsls	r2, r3, #16
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	619a      	str	r2, [r3, #24]
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035ee:	887a      	ldrh	r2, [r7, #2]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4013      	ands	r3, r2
 80035f4:	041a      	lsls	r2, r3, #16
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	43d9      	mvns	r1, r3
 80035fa:	887b      	ldrh	r3, [r7, #2]
 80035fc:	400b      	ands	r3, r1
 80035fe:	431a      	orrs	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	619a      	str	r2, [r3, #24]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	bc80      	pop	{r7}
 800360c:	4770      	bx	lr

0800360e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b086      	sub	sp, #24
 8003612:	af02      	add	r7, sp, #8
 8003614:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e101      	b.n	8003824 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d106      	bne.n	8003640 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f005 fe80 	bl	8009340 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2203      	movs	r2, #3
 8003644:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800364e:	d102      	bne.n	8003656 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f002 ff2c 	bl	80064b8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	7c1a      	ldrb	r2, [r3, #16]
 8003668:	f88d 2000 	strb.w	r2, [sp]
 800366c:	3304      	adds	r3, #4
 800366e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003670:	f002 fe16 	bl	80062a0 <USB_CoreInit>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d005      	beq.n	8003686 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2202      	movs	r2, #2
 800367e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e0ce      	b.n	8003824 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2100      	movs	r1, #0
 800368c:	4618      	mov	r0, r3
 800368e:	f002 ff23 	bl	80064d8 <USB_SetCurrentMode>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e0bf      	b.n	8003824 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036a4:	2300      	movs	r3, #0
 80036a6:	73fb      	strb	r3, [r7, #15]
 80036a8:	e04a      	b.n	8003740 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036aa:	7bfa      	ldrb	r2, [r7, #15]
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	4413      	add	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	440b      	add	r3, r1
 80036b8:	3315      	adds	r3, #21
 80036ba:	2201      	movs	r2, #1
 80036bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036be:	7bfa      	ldrb	r2, [r7, #15]
 80036c0:	6879      	ldr	r1, [r7, #4]
 80036c2:	4613      	mov	r3, r2
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	4413      	add	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	440b      	add	r3, r1
 80036cc:	3314      	adds	r3, #20
 80036ce:	7bfa      	ldrb	r2, [r7, #15]
 80036d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036d2:	7bfa      	ldrb	r2, [r7, #15]
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
 80036d6:	b298      	uxth	r0, r3
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	4613      	mov	r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	332e      	adds	r3, #46	@ 0x2e
 80036e6:	4602      	mov	r2, r0
 80036e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036ea:	7bfa      	ldrb	r2, [r7, #15]
 80036ec:	6879      	ldr	r1, [r7, #4]
 80036ee:	4613      	mov	r3, r2
 80036f0:	00db      	lsls	r3, r3, #3
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	440b      	add	r3, r1
 80036f8:	3318      	adds	r3, #24
 80036fa:	2200      	movs	r2, #0
 80036fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036fe:	7bfa      	ldrb	r2, [r7, #15]
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	331c      	adds	r3, #28
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003712:	7bfa      	ldrb	r2, [r7, #15]
 8003714:	6879      	ldr	r1, [r7, #4]
 8003716:	4613      	mov	r3, r2
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	4413      	add	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	440b      	add	r3, r1
 8003720:	3320      	adds	r3, #32
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003726:	7bfa      	ldrb	r2, [r7, #15]
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	4613      	mov	r3, r2
 800372c:	00db      	lsls	r3, r3, #3
 800372e:	4413      	add	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	440b      	add	r3, r1
 8003734:	3324      	adds	r3, #36	@ 0x24
 8003736:	2200      	movs	r2, #0
 8003738:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800373a:	7bfb      	ldrb	r3, [r7, #15]
 800373c:	3301      	adds	r3, #1
 800373e:	73fb      	strb	r3, [r7, #15]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	791b      	ldrb	r3, [r3, #4]
 8003744:	7bfa      	ldrb	r2, [r7, #15]
 8003746:	429a      	cmp	r2, r3
 8003748:	d3af      	bcc.n	80036aa <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800374a:	2300      	movs	r3, #0
 800374c:	73fb      	strb	r3, [r7, #15]
 800374e:	e044      	b.n	80037da <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003750:	7bfa      	ldrb	r2, [r7, #15]
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	4613      	mov	r3, r2
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	4413      	add	r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003762:	2200      	movs	r2, #0
 8003764:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003766:	7bfa      	ldrb	r2, [r7, #15]
 8003768:	6879      	ldr	r1, [r7, #4]
 800376a:	4613      	mov	r3, r2
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	4413      	add	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	440b      	add	r3, r1
 8003774:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003778:	7bfa      	ldrb	r2, [r7, #15]
 800377a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800377c:	7bfa      	ldrb	r2, [r7, #15]
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800378e:	2200      	movs	r2, #0
 8003790:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003792:	7bfa      	ldrb	r2, [r7, #15]
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	4613      	mov	r3, r2
 8003798:	00db      	lsls	r3, r3, #3
 800379a:	4413      	add	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	440b      	add	r3, r1
 80037a0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80037a4:	2200      	movs	r2, #0
 80037a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037a8:	7bfa      	ldrb	r2, [r7, #15]
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	4613      	mov	r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	4413      	add	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	440b      	add	r3, r1
 80037b6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037be:	7bfa      	ldrb	r2, [r7, #15]
 80037c0:	6879      	ldr	r1, [r7, #4]
 80037c2:	4613      	mov	r3, r2
 80037c4:	00db      	lsls	r3, r3, #3
 80037c6:	4413      	add	r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	440b      	add	r3, r1
 80037cc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037d4:	7bfb      	ldrb	r3, [r7, #15]
 80037d6:	3301      	adds	r3, #1
 80037d8:	73fb      	strb	r3, [r7, #15]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	791b      	ldrb	r3, [r3, #4]
 80037de:	7bfa      	ldrb	r2, [r7, #15]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d3b5      	bcc.n	8003750 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6818      	ldr	r0, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	7c1a      	ldrb	r2, [r3, #16]
 80037ec:	f88d 2000 	strb.w	r2, [sp]
 80037f0:	3304      	adds	r3, #4
 80037f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037f4:	f002 febc 	bl	8006570 <USB_DevInit>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d005      	beq.n	800380a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2202      	movs	r2, #2
 8003802:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e00c      	b.n	8003824 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f003 fef3 	bl	8007608 <USB_DevDisconnect>

  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_PCD_Start+0x16>
 800383e:	2302      	movs	r3, #2
 8003840:	e012      	b.n	8003868 <HAL_PCD_Start+0x3c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f002 fe22 	bl	8006498 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4618      	mov	r0, r3
 800385a:	f003 feb5 	bl	80075c8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003870:	b590      	push	{r4, r7, lr}
 8003872:	b08d      	sub	sp, #52	@ 0x34
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800387e:	6a3b      	ldr	r3, [r7, #32]
 8003880:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4618      	mov	r0, r3
 8003888:	f003 ff6c 	bl	8007764 <USB_GetMode>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	f040 847e 	bne.w	8004190 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f003 fed5 	bl	8007648 <USB_ReadInterrupts>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 8474 	beq.w	800418e <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	0a1b      	lsrs	r3, r3, #8
 80038b0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f003 fec2 	bl	8007648 <USB_ReadInterrupts>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d107      	bne.n	80038de <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695a      	ldr	r2, [r3, #20]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f002 0202 	and.w	r2, r2, #2
 80038dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f003 feb0 	bl	8007648 <USB_ReadInterrupts>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f003 0310 	and.w	r3, r3, #16
 80038ee:	2b10      	cmp	r3, #16
 80038f0:	d161      	bne.n	80039b6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699a      	ldr	r2, [r3, #24]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0210 	bic.w	r2, r2, #16
 8003900:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003902:	6a3b      	ldr	r3, [r7, #32]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	f003 020f 	and.w	r2, r3, #15
 800390e:	4613      	mov	r3, r2
 8003910:	00db      	lsls	r3, r3, #3
 8003912:	4413      	add	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	4413      	add	r3, r2
 800391e:	3304      	adds	r3, #4
 8003920:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003928:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800392c:	d124      	bne.n	8003978 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003934:	4013      	ands	r3, r2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d035      	beq.n	80039a6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	091b      	lsrs	r3, r3, #4
 8003942:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003944:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003948:	b29b      	uxth	r3, r3
 800394a:	461a      	mov	r2, r3
 800394c:	6a38      	ldr	r0, [r7, #32]
 800394e:	f003 fced 	bl	800732c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	68da      	ldr	r2, [r3, #12]
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	091b      	lsrs	r3, r3, #4
 800395a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800395e:	441a      	add	r2, r3
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	695a      	ldr	r2, [r3, #20]
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	091b      	lsrs	r3, r3, #4
 800396c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003970:	441a      	add	r2, r3
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	615a      	str	r2, [r3, #20]
 8003976:	e016      	b.n	80039a6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800397e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003982:	d110      	bne.n	80039a6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800398a:	2208      	movs	r2, #8
 800398c:	4619      	mov	r1, r3
 800398e:	6a38      	ldr	r0, [r7, #32]
 8003990:	f003 fccc 	bl	800732c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	695a      	ldr	r2, [r3, #20]
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039a0:	441a      	add	r2, r3
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	699a      	ldr	r2, [r3, #24]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f042 0210 	orr.w	r2, r2, #16
 80039b4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f003 fe44 	bl	8007648 <USB_ReadInterrupts>
 80039c0:	4603      	mov	r3, r0
 80039c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039c6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80039ca:	f040 80a7 	bne.w	8003b1c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f003 fe48 	bl	800766c <USB_ReadDevAllOutEpInterrupt>
 80039dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80039de:	e099      	b.n	8003b14 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80039e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 808e 	beq.w	8003b08 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f2:	b2d2      	uxtb	r2, r2
 80039f4:	4611      	mov	r1, r2
 80039f6:	4618      	mov	r0, r3
 80039f8:	f003 fe6a 	bl	80076d0 <USB_ReadDevOutEPInterrupt>
 80039fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00c      	beq.n	8003a22 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a14:	461a      	mov	r2, r3
 8003a16:	2301      	movs	r3, #1
 8003a18:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 fe93 	bl	8004748 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00c      	beq.n	8003a46 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	015a      	lsls	r2, r3, #5
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	4413      	add	r3, r2
 8003a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a38:	461a      	mov	r2, r3
 8003a3a:	2308      	movs	r3, #8
 8003a3c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003a3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f000 ff69 	bl	8004918 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f003 0310 	and.w	r3, r3, #16
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	015a      	lsls	r2, r3, #5
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	4413      	add	r3, r2
 8003a58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	2310      	movs	r3, #16
 8003a60:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d030      	beq.n	8003ace <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a74:	2b80      	cmp	r3, #128	@ 0x80
 8003a76:	d109      	bne.n	8003a8c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	69fa      	ldr	r2, [r7, #28]
 8003a82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003a86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a8a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8e:	4613      	mov	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4413      	add	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3304      	adds	r3, #4
 8003aa0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	78db      	ldrb	r3, [r3, #3]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d108      	bne.n	8003abc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2200      	movs	r2, #0
 8003aae:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f005 fd56 	bl	8009568 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abe:	015a      	lsls	r2, r3, #5
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ac8:	461a      	mov	r2, r3
 8003aca:	2302      	movs	r3, #2
 8003acc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	f003 0320 	and.w	r3, r3, #32
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d008      	beq.n	8003aea <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ada:	015a      	lsls	r2, r3, #5
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	4413      	add	r3, r2
 8003ae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	2320      	movs	r3, #32
 8003ae8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d009      	beq.n	8003b08 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af6:	015a      	lsls	r2, r3, #5
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	4413      	add	r3, r2
 8003afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b00:	461a      	mov	r2, r3
 8003b02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b06:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b10:	085b      	lsrs	r3, r3, #1
 8003b12:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f47f af62 	bne.w	80039e0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f003 fd91 	bl	8007648 <USB_ReadInterrupts>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b30:	f040 80db 	bne.w	8003cea <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f003 fdb0 	bl	800769e <USB_ReadDevAllInEpInterrupt>
 8003b3e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003b44:	e0cd      	b.n	8003ce2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 80c2 	beq.w	8003cd6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	4611      	mov	r1, r2
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f003 fdd4 	bl	800770a <USB_ReadDevInEPInterrupt>
 8003b62:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d057      	beq.n	8003c1e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b70:	f003 030f 	and.w	r3, r3, #15
 8003b74:	2201      	movs	r2, #1
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	43db      	mvns	r3, r3
 8003b88:	69f9      	ldr	r1, [r7, #28]
 8003b8a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003b8e:	4013      	ands	r3, r2
 8003b90:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	015a      	lsls	r2, r3, #5
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	4413      	add	r3, r2
 8003b9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	799b      	ldrb	r3, [r3, #6]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d132      	bne.n	8003c12 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	00db      	lsls	r3, r3, #3
 8003bb4:	4413      	add	r3, r2
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	3320      	adds	r3, #32
 8003bbc:	6819      	ldr	r1, [r3, #0]
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	4403      	add	r3, r0
 8003bcc:	331c      	adds	r3, #28
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4419      	add	r1, r3
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	4413      	add	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4403      	add	r3, r0
 8003be0:	3320      	adds	r3, #32
 8003be2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d113      	bne.n	8003c12 <HAL_PCD_IRQHandler+0x3a2>
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bee:	4613      	mov	r3, r2
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	4413      	add	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	3324      	adds	r3, #36	@ 0x24
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d108      	bne.n	8003c12 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6818      	ldr	r0, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	f003 fdd9 	bl	80077c4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	4619      	mov	r1, r3
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f005 fc20 	bl	800945e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	f003 0308 	and.w	r3, r3, #8
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d008      	beq.n	8003c3a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	015a      	lsls	r2, r3, #5
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	4413      	add	r3, r2
 8003c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c34:	461a      	mov	r2, r3
 8003c36:	2308      	movs	r3, #8
 8003c38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f003 0310 	and.w	r3, r3, #16
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d008      	beq.n	8003c56 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	015a      	lsls	r2, r3, #5
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c50:	461a      	mov	r2, r3
 8003c52:	2310      	movs	r3, #16
 8003c54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d008      	beq.n	8003c72 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c62:	015a      	lsls	r2, r3, #5
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	4413      	add	r3, r2
 8003c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	2340      	movs	r3, #64	@ 0x40
 8003c70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d023      	beq.n	8003cc4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003c7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c7e:	6a38      	ldr	r0, [r7, #32]
 8003c80:	f002 fdda 	bl	8006838 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c86:	4613      	mov	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	3310      	adds	r3, #16
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	4413      	add	r3, r2
 8003c94:	3304      	adds	r3, #4
 8003c96:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	78db      	ldrb	r3, [r3, #3]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d108      	bne.n	8003cb2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	4619      	mov	r1, r3
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f005 fc6d 	bl	800958c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	015a      	lsls	r2, r3, #5
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	4413      	add	r3, r2
 8003cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003cce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f000 fcac 	bl	800462e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd8:	3301      	adds	r3, #1
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cde:	085b      	lsrs	r3, r3, #1
 8003ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f47f af2e 	bne.w	8003b46 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f003 fcaa 	bl	8007648 <USB_ReadInterrupts>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cfe:	d114      	bne.n	8003d2a <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	69fa      	ldr	r2, [r7, #28]
 8003d0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d0e:	f023 0301 	bic.w	r3, r3, #1
 8003d12:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f005 fc19 	bl	800954c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695a      	ldr	r2, [r3, #20]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003d28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f003 fc8a 	bl	8007648 <USB_ReadInterrupts>
 8003d34:	4603      	mov	r3, r0
 8003d36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d3e:	d112      	bne.n	8003d66 <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d102      	bne.n	8003d56 <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f005 fbd5 	bl	8009500 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695a      	ldr	r2, [r3, #20]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003d64:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f003 fc6c 	bl	8007648 <USB_ReadInterrupts>
 8003d70:	4603      	mov	r3, r0
 8003d72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d7a:	f040 80b7 	bne.w	8003eec <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	69fa      	ldr	r2, [r7, #28]
 8003d88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d8c:	f023 0301 	bic.w	r3, r3, #1
 8003d90:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2110      	movs	r1, #16
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f002 fd4d 	bl	8006838 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d9e:	2300      	movs	r3, #0
 8003da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003da2:	e046      	b.n	8003e32 <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da6:	015a      	lsls	r2, r3, #5
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	4413      	add	r3, r2
 8003dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003db0:	461a      	mov	r2, r3
 8003db2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003db6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dba:	015a      	lsls	r2, r3, #5
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dc8:	0151      	lsls	r1, r2, #5
 8003dca:	69fa      	ldr	r2, [r7, #28]
 8003dcc:	440a      	add	r2, r1
 8003dce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003dd2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003dd6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dda:	015a      	lsls	r2, r3, #5
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	4413      	add	r3, r2
 8003de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003de4:	461a      	mov	r2, r3
 8003de6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003dea:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dee:	015a      	lsls	r2, r3, #5
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	4413      	add	r3, r2
 8003df4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dfc:	0151      	lsls	r1, r2, #5
 8003dfe:	69fa      	ldr	r2, [r7, #28]
 8003e00:	440a      	add	r2, r1
 8003e02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003e06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003e0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e0e:	015a      	lsls	r2, r3, #5
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	4413      	add	r3, r2
 8003e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e1c:	0151      	lsls	r1, r2, #5
 8003e1e:	69fa      	ldr	r2, [r7, #28]
 8003e20:	440a      	add	r2, r1
 8003e22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003e26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003e2a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e2e:	3301      	adds	r3, #1
 8003e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	791b      	ldrb	r3, [r3, #4]
 8003e36:	461a      	mov	r2, r3
 8003e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d3b2      	bcc.n	8003da4 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	69fa      	ldr	r2, [r7, #28]
 8003e48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e4c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003e50:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	7bdb      	ldrb	r3, [r3, #15]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d016      	beq.n	8003e88 <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e64:	69fa      	ldr	r2, [r7, #28]
 8003e66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e6a:	f043 030b 	orr.w	r3, r3, #11
 8003e6e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e80:	f043 030b 	orr.w	r3, r3, #11
 8003e84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e86:	e015      	b.n	8003eb4 <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	69fa      	ldr	r2, [r7, #28]
 8003e92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003e9a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003e9e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	69fa      	ldr	r2, [r7, #28]
 8003eaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003eae:	f043 030b 	orr.w	r3, r3, #11
 8003eb2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ec2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003ec6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6818      	ldr	r0, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	f003 fc74 	bl	80077c4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695a      	ldr	r2, [r3, #20]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003eea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f003 fba9 	bl	8007648 <USB_ReadInterrupts>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003efc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f00:	d123      	bne.n	8003f4a <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f003 fc39 	bl	800777e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f002 fd07 	bl	8006924 <USB_GetDevSpeed>
 8003f16:	4603      	mov	r3, r0
 8003f18:	461a      	mov	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681c      	ldr	r4, [r3, #0]
 8003f22:	f001 f99b 	bl	800525c <HAL_RCC_GetHCLKFreq>
 8003f26:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4620      	mov	r0, r4
 8003f30:	f002 fa10 	bl	8006354 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f005 faba 	bl	80094ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695a      	ldr	r2, [r3, #20]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003f48:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f003 fb7a 	bl	8007648 <USB_ReadInterrupts>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f003 0308 	and.w	r3, r3, #8
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d10a      	bne.n	8003f74 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f005 fa97 	bl	8009492 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695a      	ldr	r2, [r3, #20]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f002 0208 	and.w	r2, r2, #8
 8003f72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f003 fb65 	bl	8007648 <USB_ReadInterrupts>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f84:	2b80      	cmp	r3, #128	@ 0x80
 8003f86:	d123      	bne.n	8003fd0 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f90:	6a3b      	ldr	r3, [r7, #32]
 8003f92:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f94:	2301      	movs	r3, #1
 8003f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f98:	e014      	b.n	8003fc4 <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003f9a:	6879      	ldr	r1, [r7, #4]
 8003f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	4413      	add	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	440b      	add	r3, r1
 8003fa8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d105      	bne.n	8003fbe <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 fb07 	bl	80045cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	791b      	ldrb	r3, [r3, #4]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d3e4      	bcc.n	8003f9a <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f003 fb37 	bl	8007648 <USB_ReadInterrupts>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fe0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fe4:	d13c      	bne.n	8004060 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fea:	e02b      	b.n	8004044 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fee:	015a      	lsls	r2, r3, #5
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004000:	4613      	mov	r3, r2
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4413      	add	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	3318      	adds	r3, #24
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d115      	bne.n	800403e <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004012:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004014:	2b00      	cmp	r3, #0
 8004016:	da12      	bge.n	800403e <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800401c:	4613      	mov	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	3317      	adds	r3, #23
 8004028:	2201      	movs	r2, #1
 800402a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800402c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402e:	b2db      	uxtb	r3, r3
 8004030:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004034:	b2db      	uxtb	r3, r3
 8004036:	4619      	mov	r1, r3
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 fac7 	bl	80045cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	3301      	adds	r3, #1
 8004042:	627b      	str	r3, [r7, #36]	@ 0x24
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	791b      	ldrb	r3, [r3, #4]
 8004048:	461a      	mov	r2, r3
 800404a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404c:	4293      	cmp	r3, r2
 800404e:	d3cd      	bcc.n	8003fec <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695a      	ldr	r2, [r3, #20]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800405e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4618      	mov	r0, r3
 8004066:	f003 faef 	bl	8007648 <USB_ReadInterrupts>
 800406a:	4603      	mov	r3, r0
 800406c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004070:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004074:	d156      	bne.n	8004124 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004076:	2301      	movs	r3, #1
 8004078:	627b      	str	r3, [r7, #36]	@ 0x24
 800407a:	e045      	b.n	8004108 <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800407c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407e:	015a      	lsls	r2, r3, #5
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	4413      	add	r3, r2
 8004084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004090:	4613      	mov	r3, r2
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	4413      	add	r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	440b      	add	r3, r1
 800409a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d12e      	bne.n	8004102 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80040a4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	da2b      	bge.n	8004102 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80040b6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d121      	bne.n	8004102 <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040c2:	4613      	mov	r3, r2
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	4413      	add	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80040d0:	2201      	movs	r2, #1
 80040d2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80040d4:	6a3b      	ldr	r3, [r7, #32]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80040dc:	6a3b      	ldr	r3, [r7, #32]
 80040de:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80040e0:	6a3b      	ldr	r3, [r7, #32]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10a      	bne.n	8004102 <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80040fe:	6053      	str	r3, [r2, #4]
            break;
 8004100:	e008      	b.n	8004114 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004104:	3301      	adds	r3, #1
 8004106:	627b      	str	r3, [r7, #36]	@ 0x24
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	791b      	ldrb	r3, [r3, #4]
 800410c:	461a      	mov	r2, r3
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	4293      	cmp	r3, r2
 8004112:	d3b3      	bcc.n	800407c <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	695a      	ldr	r2, [r3, #20]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004122:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4618      	mov	r0, r3
 800412a:	f003 fa8d 	bl	8007648 <USB_ReadInterrupts>
 800412e:	4603      	mov	r3, r0
 8004130:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004138:	d10a      	bne.n	8004150 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f005 fa38 	bl	80095b0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695a      	ldr	r2, [r3, #20]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800414e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4618      	mov	r0, r3
 8004156:	f003 fa77 	bl	8007648 <USB_ReadInterrupts>
 800415a:	4603      	mov	r3, r0
 800415c:	f003 0304 	and.w	r3, r3, #4
 8004160:	2b04      	cmp	r3, #4
 8004162:	d115      	bne.n	8004190 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	f003 0304 	and.w	r3, r3, #4
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f005 fa28 	bl	80095cc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6859      	ldr	r1, [r3, #4]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	430a      	orrs	r2, r1
 800418a:	605a      	str	r2, [r3, #4]
 800418c:	e000      	b.n	8004190 <HAL_PCD_IRQHandler+0x920>
      return;
 800418e:	bf00      	nop
    }
  }
}
 8004190:	3734      	adds	r7, #52	@ 0x34
 8004192:	46bd      	mov	sp, r7
 8004194:	bd90      	pop	{r4, r7, pc}

08004196 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b082      	sub	sp, #8
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	460b      	mov	r3, r1
 80041a0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d101      	bne.n	80041b0 <HAL_PCD_SetAddress+0x1a>
 80041ac:	2302      	movs	r3, #2
 80041ae:	e012      	b.n	80041d6 <HAL_PCD_SetAddress+0x40>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	78fa      	ldrb	r2, [r7, #3]
 80041bc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	78fa      	ldrb	r2, [r7, #3]
 80041c4:	4611      	mov	r1, r2
 80041c6:	4618      	mov	r0, r3
 80041c8:	f003 f9d9 	bl	800757e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b084      	sub	sp, #16
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
 80041e6:	4608      	mov	r0, r1
 80041e8:	4611      	mov	r1, r2
 80041ea:	461a      	mov	r2, r3
 80041ec:	4603      	mov	r3, r0
 80041ee:	70fb      	strb	r3, [r7, #3]
 80041f0:	460b      	mov	r3, r1
 80041f2:	803b      	strh	r3, [r7, #0]
 80041f4:	4613      	mov	r3, r2
 80041f6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80041fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004200:	2b00      	cmp	r3, #0
 8004202:	da0f      	bge.n	8004224 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004204:	78fb      	ldrb	r3, [r7, #3]
 8004206:	f003 020f 	and.w	r2, r3, #15
 800420a:	4613      	mov	r3, r2
 800420c:	00db      	lsls	r3, r3, #3
 800420e:	4413      	add	r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	3310      	adds	r3, #16
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	4413      	add	r3, r2
 8004218:	3304      	adds	r3, #4
 800421a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2201      	movs	r2, #1
 8004220:	705a      	strb	r2, [r3, #1]
 8004222:	e00f      	b.n	8004244 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004224:	78fb      	ldrb	r3, [r7, #3]
 8004226:	f003 020f 	and.w	r2, r3, #15
 800422a:	4613      	mov	r3, r2
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	4413      	add	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	4413      	add	r3, r2
 800423a:	3304      	adds	r3, #4
 800423c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	f003 030f 	and.w	r3, r3, #15
 800424a:	b2da      	uxtb	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004250:	883a      	ldrh	r2, [r7, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	78ba      	ldrb	r2, [r7, #2]
 800425a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	785b      	ldrb	r3, [r3, #1]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d004      	beq.n	800426e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	461a      	mov	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800426e:	78bb      	ldrb	r3, [r7, #2]
 8004270:	2b02      	cmp	r3, #2
 8004272:	d102      	bne.n	800427a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004280:	2b01      	cmp	r3, #1
 8004282:	d101      	bne.n	8004288 <HAL_PCD_EP_Open+0xaa>
 8004284:	2302      	movs	r3, #2
 8004286:	e00e      	b.n	80042a6 <HAL_PCD_EP_Open+0xc8>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68f9      	ldr	r1, [r7, #12]
 8004296:	4618      	mov	r0, r3
 8004298:	f002 fb68 	bl	800696c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80042a4:	7afb      	ldrb	r3, [r7, #11]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	460b      	mov	r3, r1
 80042b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	da0f      	bge.n	80042e2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042c2:	78fb      	ldrb	r3, [r7, #3]
 80042c4:	f003 020f 	and.w	r2, r3, #15
 80042c8:	4613      	mov	r3, r2
 80042ca:	00db      	lsls	r3, r3, #3
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	3310      	adds	r3, #16
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	4413      	add	r3, r2
 80042d6:	3304      	adds	r3, #4
 80042d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2201      	movs	r2, #1
 80042de:	705a      	strb	r2, [r3, #1]
 80042e0:	e00f      	b.n	8004302 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042e2:	78fb      	ldrb	r3, [r7, #3]
 80042e4:	f003 020f 	and.w	r2, r3, #15
 80042e8:	4613      	mov	r3, r2
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	4413      	add	r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042f4:	687a      	ldr	r2, [r7, #4]
 80042f6:	4413      	add	r3, r2
 80042f8:	3304      	adds	r3, #4
 80042fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004302:	78fb      	ldrb	r3, [r7, #3]
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	b2da      	uxtb	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004314:	2b01      	cmp	r3, #1
 8004316:	d101      	bne.n	800431c <HAL_PCD_EP_Close+0x6e>
 8004318:	2302      	movs	r3, #2
 800431a:	e00e      	b.n	800433a <HAL_PCD_EP_Close+0x8c>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68f9      	ldr	r1, [r7, #12]
 800432a:	4618      	mov	r0, r3
 800432c:	f002 fba4 	bl	8006a78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b086      	sub	sp, #24
 8004346:	af00      	add	r7, sp, #0
 8004348:	60f8      	str	r0, [r7, #12]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
 800434e:	460b      	mov	r3, r1
 8004350:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004352:	7afb      	ldrb	r3, [r7, #11]
 8004354:	f003 020f 	and.w	r2, r3, #15
 8004358:	4613      	mov	r3, r2
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	4413      	add	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	4413      	add	r3, r2
 8004368:	3304      	adds	r3, #4
 800436a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	2200      	movs	r2, #0
 800437c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2200      	movs	r2, #0
 8004382:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004384:	7afb      	ldrb	r3, [r7, #11]
 8004386:	f003 030f 	and.w	r3, r3, #15
 800438a:	b2da      	uxtb	r2, r3
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	799b      	ldrb	r3, [r3, #6]
 8004394:	2b01      	cmp	r3, #1
 8004396:	d102      	bne.n	800439e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6818      	ldr	r0, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	799b      	ldrb	r3, [r3, #6]
 80043a6:	461a      	mov	r2, r3
 80043a8:	6979      	ldr	r1, [r7, #20]
 80043aa:	f002 fc41 	bl	8006c30 <USB_EPStartXfer>

  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3718      	adds	r7, #24
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	460b      	mov	r3, r1
 80043c2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80043c4:	78fb      	ldrb	r3, [r7, #3]
 80043c6:	f003 020f 	and.w	r2, r3, #15
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	4413      	add	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80043da:	681b      	ldr	r3, [r3, #0]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc80      	pop	{r7}
 80043e4:	4770      	bx	lr

080043e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80043e6:	b580      	push	{r7, lr}
 80043e8:	b086      	sub	sp, #24
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	60f8      	str	r0, [r7, #12]
 80043ee:	607a      	str	r2, [r7, #4]
 80043f0:	603b      	str	r3, [r7, #0]
 80043f2:	460b      	mov	r3, r1
 80043f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043f6:	7afb      	ldrb	r3, [r7, #11]
 80043f8:	f003 020f 	and.w	r2, r3, #15
 80043fc:	4613      	mov	r3, r2
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	4413      	add	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	3310      	adds	r3, #16
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	4413      	add	r3, r2
 800440a:	3304      	adds	r3, #4
 800440c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2200      	movs	r2, #0
 800441e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	2201      	movs	r2, #1
 8004424:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004426:	7afb      	ldrb	r3, [r7, #11]
 8004428:	f003 030f 	and.w	r3, r3, #15
 800442c:	b2da      	uxtb	r2, r3
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	799b      	ldrb	r3, [r3, #6]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d102      	bne.n	8004440 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6818      	ldr	r0, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	799b      	ldrb	r3, [r3, #6]
 8004448:	461a      	mov	r2, r3
 800444a:	6979      	ldr	r1, [r7, #20]
 800444c:	f002 fbf0 	bl	8006c30 <USB_EPStartXfer>

  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3718      	adds	r7, #24
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b084      	sub	sp, #16
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
 8004462:	460b      	mov	r3, r1
 8004464:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004466:	78fb      	ldrb	r3, [r7, #3]
 8004468:	f003 030f 	and.w	r3, r3, #15
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	7912      	ldrb	r2, [r2, #4]
 8004470:	4293      	cmp	r3, r2
 8004472:	d901      	bls.n	8004478 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e04f      	b.n	8004518 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004478:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800447c:	2b00      	cmp	r3, #0
 800447e:	da0f      	bge.n	80044a0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004480:	78fb      	ldrb	r3, [r7, #3]
 8004482:	f003 020f 	and.w	r2, r3, #15
 8004486:	4613      	mov	r3, r2
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4413      	add	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	3310      	adds	r3, #16
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	4413      	add	r3, r2
 8004494:	3304      	adds	r3, #4
 8004496:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2201      	movs	r2, #1
 800449c:	705a      	strb	r2, [r3, #1]
 800449e:	e00d      	b.n	80044bc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80044a0:	78fa      	ldrb	r2, [r7, #3]
 80044a2:	4613      	mov	r3, r2
 80044a4:	00db      	lsls	r3, r3, #3
 80044a6:	4413      	add	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	4413      	add	r3, r2
 80044b2:	3304      	adds	r3, #4
 80044b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2201      	movs	r2, #1
 80044c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044c2:	78fb      	ldrb	r3, [r7, #3]
 80044c4:	f003 030f 	and.w	r3, r3, #15
 80044c8:	b2da      	uxtb	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d101      	bne.n	80044dc <HAL_PCD_EP_SetStall+0x82>
 80044d8:	2302      	movs	r3, #2
 80044da:	e01d      	b.n	8004518 <HAL_PCD_EP_SetStall+0xbe>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68f9      	ldr	r1, [r7, #12]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f002 ff75 	bl	80073da <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044f0:	78fb      	ldrb	r3, [r7, #3]
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d109      	bne.n	800450e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	7999      	ldrb	r1, [r3, #6]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004508:	461a      	mov	r2, r3
 800450a:	f003 f95b 	bl	80077c4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	460b      	mov	r3, r1
 800452a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800452c:	78fb      	ldrb	r3, [r7, #3]
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	7912      	ldrb	r2, [r2, #4]
 8004536:	4293      	cmp	r3, r2
 8004538:	d901      	bls.n	800453e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e042      	b.n	80045c4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800453e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004542:	2b00      	cmp	r3, #0
 8004544:	da0f      	bge.n	8004566 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004546:	78fb      	ldrb	r3, [r7, #3]
 8004548:	f003 020f 	and.w	r2, r3, #15
 800454c:	4613      	mov	r3, r2
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	3310      	adds	r3, #16
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	4413      	add	r3, r2
 800455a:	3304      	adds	r3, #4
 800455c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2201      	movs	r2, #1
 8004562:	705a      	strb	r2, [r3, #1]
 8004564:	e00f      	b.n	8004586 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004566:	78fb      	ldrb	r3, [r7, #3]
 8004568:	f003 020f 	and.w	r2, r3, #15
 800456c:	4613      	mov	r3, r2
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	4413      	add	r3, r2
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	4413      	add	r3, r2
 800457c:	3304      	adds	r3, #4
 800457e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800458c:	78fb      	ldrb	r3, [r7, #3]
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	b2da      	uxtb	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d101      	bne.n	80045a6 <HAL_PCD_EP_ClrStall+0x86>
 80045a2:	2302      	movs	r3, #2
 80045a4:	e00e      	b.n	80045c4 <HAL_PCD_EP_ClrStall+0xa4>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68f9      	ldr	r1, [r7, #12]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f002 ff7d 	bl	80074b4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	460b      	mov	r3, r1
 80045d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80045d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	da0c      	bge.n	80045fa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	f003 020f 	and.w	r2, r3, #15
 80045e6:	4613      	mov	r3, r2
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	4413      	add	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	3310      	adds	r3, #16
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	4413      	add	r3, r2
 80045f4:	3304      	adds	r3, #4
 80045f6:	60fb      	str	r3, [r7, #12]
 80045f8:	e00c      	b.n	8004614 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045fa:	78fb      	ldrb	r3, [r7, #3]
 80045fc:	f003 020f 	and.w	r2, r3, #15
 8004600:	4613      	mov	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4413      	add	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	4413      	add	r3, r2
 8004610:	3304      	adds	r3, #4
 8004612:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68f9      	ldr	r1, [r7, #12]
 800461a:	4618      	mov	r0, r3
 800461c:	f002 fda0 	bl	8007160 <USB_EPStopXfer>
 8004620:	4603      	mov	r3, r0
 8004622:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004624:	7afb      	ldrb	r3, [r7, #11]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b08a      	sub	sp, #40	@ 0x28
 8004632:	af02      	add	r7, sp, #8
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	4613      	mov	r3, r2
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	4413      	add	r3, r2
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	3310      	adds	r3, #16
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	4413      	add	r3, r2
 8004652:	3304      	adds	r3, #4
 8004654:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	695a      	ldr	r2, [r3, #20]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	429a      	cmp	r2, r3
 8004660:	d901      	bls.n	8004666 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e06b      	b.n	800473e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	691a      	ldr	r2, [r3, #16]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	69fa      	ldr	r2, [r7, #28]
 8004678:	429a      	cmp	r2, r3
 800467a:	d902      	bls.n	8004682 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	3303      	adds	r3, #3
 8004686:	089b      	lsrs	r3, r3, #2
 8004688:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800468a:	e02a      	b.n	80046e2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	691a      	ldr	r2, [r3, #16]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	69fa      	ldr	r2, [r7, #28]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d902      	bls.n	80046a8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	3303      	adds	r3, #3
 80046ac:	089b      	lsrs	r3, r3, #2
 80046ae:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	68d9      	ldr	r1, [r3, #12]
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	b2da      	uxtb	r2, r3
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	4603      	mov	r3, r0
 80046c4:	6978      	ldr	r0, [r7, #20]
 80046c6:	f002 fdf4 	bl	80072b2 <USB_WritePacket>

    ep->xfer_buff  += len;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	68da      	ldr	r2, [r3, #12]
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	441a      	add	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	695a      	ldr	r2, [r3, #20]
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	441a      	add	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	015a      	lsls	r2, r3, #5
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	4413      	add	r3, r2
 80046ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d809      	bhi.n	800470c <PCD_WriteEmptyTxFifo+0xde>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	695a      	ldr	r2, [r3, #20]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004700:	429a      	cmp	r2, r3
 8004702:	d203      	bcs.n	800470c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1bf      	bne.n	800468c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	429a      	cmp	r2, r3
 8004716:	d811      	bhi.n	800473c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	2201      	movs	r2, #1
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800472c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	43db      	mvns	r3, r3
 8004732:	6939      	ldr	r1, [r7, #16]
 8004734:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004738:	4013      	ands	r3, r2
 800473a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3720      	adds	r7, #32
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b088      	sub	sp, #32
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	333c      	adds	r3, #60	@ 0x3c
 8004760:	3304      	adds	r3, #4
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	015a      	lsls	r2, r3, #5
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	4413      	add	r3, r2
 800476e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	799b      	ldrb	r3, [r3, #6]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d17b      	bne.n	8004876 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b00      	cmp	r3, #0
 8004786:	d015      	beq.n	80047b4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	4a61      	ldr	r2, [pc, #388]	@ (8004910 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800478c:	4293      	cmp	r3, r2
 800478e:	f240 80b9 	bls.w	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004798:	2b00      	cmp	r3, #0
 800479a:	f000 80b3 	beq.w	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	015a      	lsls	r2, r3, #5
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	4413      	add	r3, r2
 80047a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047aa:	461a      	mov	r2, r3
 80047ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047b0:	6093      	str	r3, [r2, #8]
 80047b2:	e0a7      	b.n	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f003 0320 	and.w	r3, r3, #32
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d009      	beq.n	80047d2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	015a      	lsls	r2, r3, #5
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	4413      	add	r3, r2
 80047c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047ca:	461a      	mov	r2, r3
 80047cc:	2320      	movs	r3, #32
 80047ce:	6093      	str	r3, [r2, #8]
 80047d0:	e098      	b.n	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047d8:	2b00      	cmp	r3, #0
 80047da:	f040 8093 	bne.w	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	4a4b      	ldr	r2, [pc, #300]	@ (8004910 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d90f      	bls.n	8004806 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00a      	beq.n	8004806 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	015a      	lsls	r2, r3, #5
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047fc:	461a      	mov	r2, r3
 80047fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004802:	6093      	str	r3, [r2, #8]
 8004804:	e07e      	b.n	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	4613      	mov	r3, r2
 800480a:	00db      	lsls	r3, r3, #3
 800480c:	4413      	add	r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	4413      	add	r3, r2
 8004818:	3304      	adds	r3, #4
 800481a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	6a1a      	ldr	r2, [r3, #32]
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	0159      	lsls	r1, r3, #5
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	440b      	add	r3, r1
 8004828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004832:	1ad2      	subs	r2, r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d114      	bne.n	8004868 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d109      	bne.n	800485a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6818      	ldr	r0, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004850:	461a      	mov	r2, r3
 8004852:	2101      	movs	r1, #1
 8004854:	f002 ffb6 	bl	80077c4 <USB_EP0_OutStart>
 8004858:	e006      	b.n	8004868 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	441a      	add	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	b2db      	uxtb	r3, r3
 800486c:	4619      	mov	r1, r3
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f004 fdda 	bl	8009428 <HAL_PCD_DataOutStageCallback>
 8004874:	e046      	b.n	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	4a26      	ldr	r2, [pc, #152]	@ (8004914 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d124      	bne.n	80048c8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	015a      	lsls	r2, r3, #5
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	4413      	add	r3, r2
 8004890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004894:	461a      	mov	r2, r3
 8004896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800489a:	6093      	str	r3, [r2, #8]
 800489c:	e032      	b.n	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	f003 0320 	and.w	r3, r3, #32
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d008      	beq.n	80048ba <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	015a      	lsls	r2, r3, #5
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b4:	461a      	mov	r2, r3
 80048b6:	2320      	movs	r3, #32
 80048b8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	4619      	mov	r1, r3
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f004 fdb1 	bl	8009428 <HAL_PCD_DataOutStageCallback>
 80048c6:	e01d      	b.n	8004904 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d114      	bne.n	80048f8 <PCD_EP_OutXfrComplete_int+0x1b0>
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	683a      	ldr	r2, [r7, #0]
 80048d2:	4613      	mov	r3, r2
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	4413      	add	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d108      	bne.n	80048f8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6818      	ldr	r0, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048f0:	461a      	mov	r2, r3
 80048f2:	2100      	movs	r1, #0
 80048f4:	f002 ff66 	bl	80077c4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	4619      	mov	r1, r3
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f004 fd92 	bl	8009428 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3720      	adds	r7, #32
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	4f54300a 	.word	0x4f54300a
 8004914:	4f54310a 	.word	0x4f54310a

08004918 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	333c      	adds	r3, #60	@ 0x3c
 8004930:	3304      	adds	r3, #4
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	015a      	lsls	r2, r3, #5
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	4413      	add	r3, r2
 800493e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	4a15      	ldr	r2, [pc, #84]	@ (80049a0 <PCD_EP_OutSetupPacket_int+0x88>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d90e      	bls.n	800496c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004954:	2b00      	cmp	r3, #0
 8004956:	d009      	beq.n	800496c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	015a      	lsls	r2, r3, #5
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	4413      	add	r3, r2
 8004960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004964:	461a      	mov	r2, r3
 8004966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800496a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f004 fd49 	bl	8009404 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	4a0a      	ldr	r2, [pc, #40]	@ (80049a0 <PCD_EP_OutSetupPacket_int+0x88>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d90c      	bls.n	8004994 <PCD_EP_OutSetupPacket_int+0x7c>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	799b      	ldrb	r3, [r3, #6]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d108      	bne.n	8004994 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6818      	ldr	r0, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800498c:	461a      	mov	r2, r3
 800498e:	2101      	movs	r1, #1
 8004990:	f002 ff18 	bl	80077c4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3718      	adds	r7, #24
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	4f54300a 	.word	0x4f54300a

080049a4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	460b      	mov	r3, r1
 80049ae:	70fb      	strb	r3, [r7, #3]
 80049b0:	4613      	mov	r3, r2
 80049b2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80049bc:	78fb      	ldrb	r3, [r7, #3]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d107      	bne.n	80049d2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80049c2:	883b      	ldrh	r3, [r7, #0]
 80049c4:	0419      	lsls	r1, r3, #16
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	430a      	orrs	r2, r1
 80049ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80049d0:	e028      	b.n	8004a24 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d8:	0c1b      	lsrs	r3, r3, #16
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	4413      	add	r3, r2
 80049de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80049e0:	2300      	movs	r3, #0
 80049e2:	73fb      	strb	r3, [r7, #15]
 80049e4:	e00d      	b.n	8004a02 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	7bfb      	ldrb	r3, [r7, #15]
 80049ec:	3340      	adds	r3, #64	@ 0x40
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	4413      	add	r3, r2
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	0c1b      	lsrs	r3, r3, #16
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	4413      	add	r3, r2
 80049fa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80049fc:	7bfb      	ldrb	r3, [r7, #15]
 80049fe:	3301      	adds	r3, #1
 8004a00:	73fb      	strb	r3, [r7, #15]
 8004a02:	7bfa      	ldrb	r2, [r7, #15]
 8004a04:	78fb      	ldrb	r3, [r7, #3]
 8004a06:	3b01      	subs	r3, #1
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d3ec      	bcc.n	80049e6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004a0c:	883b      	ldrh	r3, [r7, #0]
 8004a0e:	0418      	lsls	r0, r3, #16
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6819      	ldr	r1, [r3, #0]
 8004a14:	78fb      	ldrb	r3, [r7, #3]
 8004a16:	3b01      	subs	r3, #1
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	4302      	orrs	r2, r0
 8004a1c:	3340      	adds	r3, #64	@ 0x40
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bc80      	pop	{r7}
 8004a2e:	4770      	bx	lr

08004a30 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	887a      	ldrh	r2, [r7, #2]
 8004a42:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bc80      	pop	{r7}
 8004a4e:	4770      	bx	lr

08004a50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b08a      	sub	sp, #40	@ 0x28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e23b      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d050      	beq.n	8004b10 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a6e:	4b9e      	ldr	r3, [pc, #632]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 030c 	and.w	r3, r3, #12
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	d00c      	beq.n	8004a94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a7a:	4b9b      	ldr	r3, [pc, #620]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a82:	2b08      	cmp	r3, #8
 8004a84:	d112      	bne.n	8004aac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a86:	4b98      	ldr	r3, [pc, #608]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a92:	d10b      	bne.n	8004aac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a94:	4b94      	ldr	r3, [pc, #592]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d036      	beq.n	8004b0e <HAL_RCC_OscConfig+0xbe>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d132      	bne.n	8004b0e <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e216      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	4b8e      	ldr	r3, [pc, #568]	@ (8004cec <HAL_RCC_OscConfig+0x29c>)
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d013      	beq.n	8004ae6 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abe:	f7fd f9a5 	bl	8001e0c <HAL_GetTick>
 8004ac2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ac6:	f7fd f9a1 	bl	8001e0c <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	6a3b      	ldr	r3, [r7, #32]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b64      	cmp	r3, #100	@ 0x64
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e200      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ad8:	4b83      	ldr	r3, [pc, #524]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d0f0      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x76>
 8004ae4:	e014      	b.n	8004b10 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae6:	f7fd f991 	bl	8001e0c <HAL_GetTick>
 8004aea:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aec:	e008      	b.n	8004b00 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004aee:	f7fd f98d 	bl	8001e0c <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b64      	cmp	r3, #100	@ 0x64
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e1ec      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b00:	4b79      	ldr	r3, [pc, #484]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1f0      	bne.n	8004aee <HAL_RCC_OscConfig+0x9e>
 8004b0c:	e000      	b.n	8004b10 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b0e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0302 	and.w	r3, r3, #2
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d077      	beq.n	8004c0c <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b1c:	4b72      	ldr	r3, [pc, #456]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f003 030c 	and.w	r3, r3, #12
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00b      	beq.n	8004b40 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b28:	4b6f      	ldr	r3, [pc, #444]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d126      	bne.n	8004b82 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b34:	4b6c      	ldr	r3, [pc, #432]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d120      	bne.n	8004b82 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b40:	4b69      	ldr	r3, [pc, #420]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0302 	and.w	r3, r3, #2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d005      	beq.n	8004b58 <HAL_RCC_OscConfig+0x108>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d001      	beq.n	8004b58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e1c0      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b58:	4b63      	ldr	r3, [pc, #396]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	21f8      	movs	r1, #248	@ 0xf8
 8004b66:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b68:	68f9      	ldr	r1, [r7, #12]
 8004b6a:	fa91 f1a1 	rbit	r1, r1
 8004b6e:	6139      	str	r1, [r7, #16]
  return result;
 8004b70:	6939      	ldr	r1, [r7, #16]
 8004b72:	fab1 f181 	clz	r1, r1
 8004b76:	b2c9      	uxtb	r1, r1
 8004b78:	408b      	lsls	r3, r1
 8004b7a:	495b      	ldr	r1, [pc, #364]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b80:	e044      	b.n	8004c0c <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d02a      	beq.n	8004be0 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b8a:	4b59      	ldr	r3, [pc, #356]	@ (8004cf0 <HAL_RCC_OscConfig+0x2a0>)
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b90:	f7fd f93c 	bl	8001e0c <HAL_GetTick>
 8004b94:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b96:	e008      	b.n	8004baa <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b98:	f7fd f938 	bl	8001e0c <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	6a3b      	ldr	r3, [r7, #32]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e197      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004baa:	4b4f      	ldr	r3, [pc, #316]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d0f0      	beq.n	8004b98 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb6:	4b4c      	ldr	r3, [pc, #304]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	21f8      	movs	r1, #248	@ 0xf8
 8004bc4:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc6:	6979      	ldr	r1, [r7, #20]
 8004bc8:	fa91 f1a1 	rbit	r1, r1
 8004bcc:	61b9      	str	r1, [r7, #24]
  return result;
 8004bce:	69b9      	ldr	r1, [r7, #24]
 8004bd0:	fab1 f181 	clz	r1, r1
 8004bd4:	b2c9      	uxtb	r1, r1
 8004bd6:	408b      	lsls	r3, r1
 8004bd8:	4943      	ldr	r1, [pc, #268]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	600b      	str	r3, [r1, #0]
 8004bde:	e015      	b.n	8004c0c <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004be0:	4b43      	ldr	r3, [pc, #268]	@ (8004cf0 <HAL_RCC_OscConfig+0x2a0>)
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be6:	f7fd f911 	bl	8001e0c <HAL_GetTick>
 8004bea:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bec:	e008      	b.n	8004c00 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bee:	f7fd f90d 	bl	8001e0c <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e16c      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c00:	4b39      	ldr	r3, [pc, #228]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1f0      	bne.n	8004bee <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0308 	and.w	r3, r3, #8
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d030      	beq.n	8004c7a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d016      	beq.n	8004c4e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c20:	4b34      	ldr	r3, [pc, #208]	@ (8004cf4 <HAL_RCC_OscConfig+0x2a4>)
 8004c22:	2201      	movs	r2, #1
 8004c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c26:	f7fd f8f1 	bl	8001e0c <HAL_GetTick>
 8004c2a:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c2c:	e008      	b.n	8004c40 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c2e:	f7fd f8ed 	bl	8001e0c <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	6a3b      	ldr	r3, [r7, #32]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d901      	bls.n	8004c40 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e14c      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c40:	4b29      	ldr	r3, [pc, #164]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d0f0      	beq.n	8004c2e <HAL_RCC_OscConfig+0x1de>
 8004c4c:	e015      	b.n	8004c7a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c4e:	4b29      	ldr	r3, [pc, #164]	@ (8004cf4 <HAL_RCC_OscConfig+0x2a4>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c54:	f7fd f8da 	bl	8001e0c <HAL_GetTick>
 8004c58:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c5a:	e008      	b.n	8004c6e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c5c:	f7fd f8d6 	bl	8001e0c <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	6a3b      	ldr	r3, [r7, #32]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e135      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004c70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c72:	f003 0302 	and.w	r3, r3, #2
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1f0      	bne.n	8004c5c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0304 	and.w	r3, r3, #4
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	f000 8087 	beq.w	8004d96 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c8e:	4b16      	ldr	r3, [pc, #88]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d110      	bne.n	8004cbc <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	4b12      	ldr	r3, [pc, #72]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca2:	4a11      	ldr	r2, [pc, #68]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004ca4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ca8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004caa:	4b0f      	ldr	r3, [pc, #60]	@ (8004ce8 <HAL_RCC_OscConfig+0x298>)
 8004cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cb2:	60bb      	str	r3, [r7, #8]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf8 <HAL_RCC_OscConfig+0x2a8>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a0d      	ldr	r2, [pc, #52]	@ (8004cf8 <HAL_RCC_OscConfig+0x2a8>)
 8004cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cc6:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf8 <HAL_RCC_OscConfig+0x2a8>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d122      	bne.n	8004d1a <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cd4:	4b08      	ldr	r3, [pc, #32]	@ (8004cf8 <HAL_RCC_OscConfig+0x2a8>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a07      	ldr	r2, [pc, #28]	@ (8004cf8 <HAL_RCC_OscConfig+0x2a8>)
 8004cda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ce0:	f7fd f894 	bl	8001e0c <HAL_GetTick>
 8004ce4:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce6:	e012      	b.n	8004d0e <HAL_RCC_OscConfig+0x2be>
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	40023802 	.word	0x40023802
 8004cf0:	42470000 	.word	0x42470000
 8004cf4:	42470e80 	.word	0x42470e80
 8004cf8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cfc:	f7fd f886 	bl	8001e0c <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d901      	bls.n	8004d0e <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e0e5      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d0e:	4b75      	ldr	r3, [pc, #468]	@ (8004ee4 <HAL_RCC_OscConfig+0x494>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d0f0      	beq.n	8004cfc <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	689a      	ldr	r2, [r3, #8]
 8004d1e:	4b72      	ldr	r3, [pc, #456]	@ (8004ee8 <HAL_RCC_OscConfig+0x498>)
 8004d20:	b2d2      	uxtb	r2, r2
 8004d22:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d015      	beq.n	8004d58 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d2c:	f7fd f86e 	bl	8001e0c <HAL_GetTick>
 8004d30:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d32:	e00a      	b.n	8004d4a <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d34:	f7fd f86a 	bl	8001e0c <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	6a3b      	ldr	r3, [r7, #32]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e0c7      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d4a:	4b68      	ldr	r3, [pc, #416]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d0ee      	beq.n	8004d34 <HAL_RCC_OscConfig+0x2e4>
 8004d56:	e014      	b.n	8004d82 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d58:	f7fd f858 	bl	8001e0c <HAL_GetTick>
 8004d5c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d5e:	e00a      	b.n	8004d76 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d60:	f7fd f854 	bl	8001e0c <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	6a3b      	ldr	r3, [r7, #32]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e0b1      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d76:	4b5d      	ldr	r3, [pc, #372]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1ee      	bne.n	8004d60 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d105      	bne.n	8004d96 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d8a:	4b58      	ldr	r3, [pc, #352]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	4a57      	ldr	r2, [pc, #348]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004d90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d94:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	699b      	ldr	r3, [r3, #24]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 809c 	beq.w	8004ed8 <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004da0:	4b52      	ldr	r3, [pc, #328]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 030c 	and.w	r3, r3, #12
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d061      	beq.n	8004e70 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d146      	bne.n	8004e42 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db4:	4b4e      	ldr	r3, [pc, #312]	@ (8004ef0 <HAL_RCC_OscConfig+0x4a0>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dba:	f7fd f827 	bl	8001e0c <HAL_GetTick>
 8004dbe:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc0:	e008      	b.n	8004dd4 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dc2:	f7fd f823 	bl	8001e0c <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	2b64      	cmp	r3, #100	@ 0x64
 8004dce:	d901      	bls.n	8004dd4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e082      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd4:	4b45      	ldr	r3, [pc, #276]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1f0      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004de0:	4b42      	ldr	r3, [pc, #264]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	4b43      	ldr	r3, [pc, #268]	@ (8004ef4 <HAL_RCC_OscConfig+0x4a4>)
 8004de6:	4013      	ands	r3, r2
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	69d1      	ldr	r1, [r2, #28]
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6a12      	ldr	r2, [r2, #32]
 8004df0:	4311      	orrs	r1, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004df6:	0192      	lsls	r2, r2, #6
 8004df8:	4311      	orrs	r1, r2
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004dfe:	0612      	lsls	r2, r2, #24
 8004e00:	4311      	orrs	r1, r2
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004e06:	0852      	lsrs	r2, r2, #1
 8004e08:	3a01      	subs	r2, #1
 8004e0a:	0412      	lsls	r2, r2, #16
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	4937      	ldr	r1, [pc, #220]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004e10:	4313      	orrs	r3, r2
 8004e12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e14:	4b36      	ldr	r3, [pc, #216]	@ (8004ef0 <HAL_RCC_OscConfig+0x4a0>)
 8004e16:	2201      	movs	r2, #1
 8004e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1a:	f7fc fff7 	bl	8001e0c <HAL_GetTick>
 8004e1e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e20:	e008      	b.n	8004e34 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e22:	f7fc fff3 	bl	8001e0c <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	6a3b      	ldr	r3, [r7, #32]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	2b64      	cmp	r3, #100	@ 0x64
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e052      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e34:	4b2d      	ldr	r3, [pc, #180]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d0f0      	beq.n	8004e22 <HAL_RCC_OscConfig+0x3d2>
 8004e40:	e04a      	b.n	8004ed8 <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e42:	4b2b      	ldr	r3, [pc, #172]	@ (8004ef0 <HAL_RCC_OscConfig+0x4a0>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e48:	f7fc ffe0 	bl	8001e0c <HAL_GetTick>
 8004e4c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e4e:	e008      	b.n	8004e62 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e50:	f7fc ffdc 	bl	8001e0c <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	6a3b      	ldr	r3, [r7, #32]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b64      	cmp	r3, #100	@ 0x64
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e03b      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e62:	4b22      	ldr	r3, [pc, #136]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f0      	bne.n	8004e50 <HAL_RCC_OscConfig+0x400>
 8004e6e:	e033      	b.n	8004ed8 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e02e      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8004e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004eec <HAL_RCC_OscConfig+0x49c>)
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d121      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d11a      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e9e:	69fa      	ldr	r2, [r7, #28]
 8004ea0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eaa:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d111      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eba:	085b      	lsrs	r3, r3, #1
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d107      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ece:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d001      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	e000      	b.n	8004eda <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3728      	adds	r7, #40	@ 0x28
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	40007000 	.word	0x40007000
 8004ee8:	40023870 	.word	0x40023870
 8004eec:	40023800 	.word	0x40023800
 8004ef0:	42470060 	.word	0x42470060
 8004ef4:	f0bc8000 	.word	0xf0bc8000

08004ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e0d2      	b.n	80050b2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f0c:	4b6b      	ldr	r3, [pc, #428]	@ (80050bc <HAL_RCC_ClockConfig+0x1c4>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 030f 	and.w	r3, r3, #15
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d90c      	bls.n	8004f34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f1a:	4b68      	ldr	r3, [pc, #416]	@ (80050bc <HAL_RCC_ClockConfig+0x1c4>)
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	b2d2      	uxtb	r2, r2
 8004f20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f22:	4b66      	ldr	r3, [pc, #408]	@ (80050bc <HAL_RCC_ClockConfig+0x1c4>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 030f 	and.w	r3, r3, #15
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d001      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	e0be      	b.n	80050b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d020      	beq.n	8004f82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f4c:	4b5c      	ldr	r3, [pc, #368]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	4a5b      	ldr	r2, [pc, #364]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0308 	and.w	r3, r3, #8
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004f64:	4b56      	ldr	r3, [pc, #344]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	4a55      	ldr	r2, [pc, #340]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f70:	4b53      	ldr	r3, [pc, #332]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	4950      	ldr	r1, [pc, #320]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d040      	beq.n	8005010 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d107      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f96:	4b4a      	ldr	r3, [pc, #296]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d115      	bne.n	8004fce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e085      	b.n	80050b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d107      	bne.n	8004fbe <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fae:	4b44      	ldr	r3, [pc, #272]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d109      	bne.n	8004fce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e079      	b.n	80050b2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fbe:	4b40      	ldr	r3, [pc, #256]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0302 	and.w	r3, r3, #2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d101      	bne.n	8004fce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e071      	b.n	80050b2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fce:	4b3c      	ldr	r3, [pc, #240]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f023 0203 	bic.w	r2, r3, #3
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	4939      	ldr	r1, [pc, #228]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fe0:	f7fc ff14 	bl	8001e0c <HAL_GetTick>
 8004fe4:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fe6:	e00a      	b.n	8004ffe <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fe8:	f7fc ff10 	bl	8001e0c <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e059      	b.n	80050b2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ffe:	4b30      	ldr	r3, [pc, #192]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 020c 	and.w	r2, r3, #12
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	429a      	cmp	r2, r3
 800500e:	d1eb      	bne.n	8004fe8 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005010:	4b2a      	ldr	r3, [pc, #168]	@ (80050bc <HAL_RCC_ClockConfig+0x1c4>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 030f 	and.w	r3, r3, #15
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	429a      	cmp	r2, r3
 800501c:	d20c      	bcs.n	8005038 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800501e:	4b27      	ldr	r3, [pc, #156]	@ (80050bc <HAL_RCC_ClockConfig+0x1c4>)
 8005020:	683a      	ldr	r2, [r7, #0]
 8005022:	b2d2      	uxtb	r2, r2
 8005024:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005026:	4b25      	ldr	r3, [pc, #148]	@ (80050bc <HAL_RCC_ClockConfig+0x1c4>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	683a      	ldr	r2, [r7, #0]
 8005030:	429a      	cmp	r2, r3
 8005032:	d001      	beq.n	8005038 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	e03c      	b.n	80050b2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0304 	and.w	r3, r3, #4
 8005040:	2b00      	cmp	r3, #0
 8005042:	d008      	beq.n	8005056 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005044:	4b1e      	ldr	r3, [pc, #120]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	491b      	ldr	r1, [pc, #108]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005052:	4313      	orrs	r3, r2
 8005054:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0308 	and.w	r3, r3, #8
 800505e:	2b00      	cmp	r3, #0
 8005060:	d009      	beq.n	8005076 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005062:	4b17      	ldr	r3, [pc, #92]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	4913      	ldr	r1, [pc, #76]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 8005072:	4313      	orrs	r3, r2
 8005074:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005076:	f000 f82b 	bl	80050d0 <HAL_RCC_GetSysClockFreq>
 800507a:	4601      	mov	r1, r0
 800507c:	4b10      	ldr	r3, [pc, #64]	@ (80050c0 <HAL_RCC_ClockConfig+0x1c8>)
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005084:	22f0      	movs	r2, #240	@ 0xf0
 8005086:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	fa92 f2a2 	rbit	r2, r2
 800508e:	613a      	str	r2, [r7, #16]
  return result;
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	fab2 f282 	clz	r2, r2
 8005096:	b2d2      	uxtb	r2, r2
 8005098:	40d3      	lsrs	r3, r2
 800509a:	4a0a      	ldr	r2, [pc, #40]	@ (80050c4 <HAL_RCC_ClockConfig+0x1cc>)
 800509c:	5cd3      	ldrb	r3, [r2, r3]
 800509e:	fa21 f303 	lsr.w	r3, r1, r3
 80050a2:	4a09      	ldr	r2, [pc, #36]	@ (80050c8 <HAL_RCC_ClockConfig+0x1d0>)
 80050a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80050a6:	4b09      	ldr	r3, [pc, #36]	@ (80050cc <HAL_RCC_ClockConfig+0x1d4>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7fc fe6c 	bl	8001d88 <HAL_InitTick>

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40023c00 	.word	0x40023c00
 80050c0:	40023800 	.word	0x40023800
 80050c4:	08009c4c 	.word	0x08009c4c
 80050c8:	20000000 	.word	0x20000000
 80050cc:	20000004 	.word	0x20000004

080050d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d4:	b090      	sub	sp, #64	@ 0x40
 80050d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050d8:	2300      	movs	r3, #0
 80050da:	637b      	str	r3, [r7, #52]	@ 0x34
 80050dc:	2300      	movs	r3, #0
 80050de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050e0:	2300      	movs	r3, #0
 80050e2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050e8:	4b59      	ldr	r3, [pc, #356]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x180>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f003 030c 	and.w	r3, r3, #12
 80050f0:	2b08      	cmp	r3, #8
 80050f2:	d00d      	beq.n	8005110 <HAL_RCC_GetSysClockFreq+0x40>
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	f200 80a2 	bhi.w	800523e <HAL_RCC_GetSysClockFreq+0x16e>
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <HAL_RCC_GetSysClockFreq+0x34>
 80050fe:	2b04      	cmp	r3, #4
 8005100:	d003      	beq.n	800510a <HAL_RCC_GetSysClockFreq+0x3a>
 8005102:	e09c      	b.n	800523e <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005104:	4b53      	ldr	r3, [pc, #332]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x184>)
 8005106:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8005108:	e09c      	b.n	8005244 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800510a:	4b53      	ldr	r3, [pc, #332]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x188>)
 800510c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800510e:	e099      	b.n	8005244 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005110:	4b4f      	ldr	r3, [pc, #316]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x180>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005118:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800511a:	4b4d      	ldr	r3, [pc, #308]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x180>)
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d027      	beq.n	8005176 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005126:	4b4a      	ldr	r3, [pc, #296]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x180>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	099b      	lsrs	r3, r3, #6
 800512c:	2200      	movs	r2, #0
 800512e:	623b      	str	r3, [r7, #32]
 8005130:	627a      	str	r2, [r7, #36]	@ 0x24
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005138:	2100      	movs	r1, #0
 800513a:	4b47      	ldr	r3, [pc, #284]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x188>)
 800513c:	fb03 f201 	mul.w	r2, r3, r1
 8005140:	2300      	movs	r3, #0
 8005142:	fb00 f303 	mul.w	r3, r0, r3
 8005146:	4413      	add	r3, r2
 8005148:	4a43      	ldr	r2, [pc, #268]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x188>)
 800514a:	fba0 2102 	umull	r2, r1, r0, r2
 800514e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005150:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005154:	4413      	add	r3, r2
 8005156:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800515a:	2200      	movs	r2, #0
 800515c:	61bb      	str	r3, [r7, #24]
 800515e:	61fa      	str	r2, [r7, #28]
 8005160:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005164:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005168:	f7fb fce2 	bl	8000b30 <__aeabi_uldivmod>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4613      	mov	r3, r2
 8005172:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005174:	e055      	b.n	8005222 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005176:	4b36      	ldr	r3, [pc, #216]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x180>)
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	099b      	lsrs	r3, r3, #6
 800517c:	2200      	movs	r2, #0
 800517e:	613b      	str	r3, [r7, #16]
 8005180:	617a      	str	r2, [r7, #20]
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005188:	f04f 0b00 	mov.w	fp, #0
 800518c:	4652      	mov	r2, sl
 800518e:	465b      	mov	r3, fp
 8005190:	f04f 0000 	mov.w	r0, #0
 8005194:	f04f 0100 	mov.w	r1, #0
 8005198:	0159      	lsls	r1, r3, #5
 800519a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800519e:	0150      	lsls	r0, r2, #5
 80051a0:	4602      	mov	r2, r0
 80051a2:	460b      	mov	r3, r1
 80051a4:	ebb2 080a 	subs.w	r8, r2, sl
 80051a8:	eb63 090b 	sbc.w	r9, r3, fp
 80051ac:	f04f 0200 	mov.w	r2, #0
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80051b8:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80051bc:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80051c0:	ebb2 0408 	subs.w	r4, r2, r8
 80051c4:	eb63 0509 	sbc.w	r5, r3, r9
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	00eb      	lsls	r3, r5, #3
 80051d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051d6:	00e2      	lsls	r2, r4, #3
 80051d8:	4614      	mov	r4, r2
 80051da:	461d      	mov	r5, r3
 80051dc:	eb14 030a 	adds.w	r3, r4, sl
 80051e0:	603b      	str	r3, [r7, #0]
 80051e2:	eb45 030b 	adc.w	r3, r5, fp
 80051e6:	607b      	str	r3, [r7, #4]
 80051e8:	f04f 0200 	mov.w	r2, #0
 80051ec:	f04f 0300 	mov.w	r3, #0
 80051f0:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051f4:	4629      	mov	r1, r5
 80051f6:	028b      	lsls	r3, r1, #10
 80051f8:	4620      	mov	r0, r4
 80051fa:	4629      	mov	r1, r5
 80051fc:	4604      	mov	r4, r0
 80051fe:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8005202:	4601      	mov	r1, r0
 8005204:	028a      	lsls	r2, r1, #10
 8005206:	4610      	mov	r0, r2
 8005208:	4619      	mov	r1, r3
 800520a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800520c:	2200      	movs	r2, #0
 800520e:	60bb      	str	r3, [r7, #8]
 8005210:	60fa      	str	r2, [r7, #12]
 8005212:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005216:	f7fb fc8b 	bl	8000b30 <__aeabi_uldivmod>
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	4613      	mov	r3, r2
 8005220:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005222:	4b0b      	ldr	r3, [pc, #44]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x180>)
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	0c1b      	lsrs	r3, r3, #16
 8005228:	f003 0303 	and.w	r3, r3, #3
 800522c:	3301      	adds	r3, #1
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005232:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005236:	fbb2 f3f3 	udiv	r3, r2, r3
 800523a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800523c:	e002      	b.n	8005244 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800523e:	4b05      	ldr	r3, [pc, #20]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x184>)
 8005240:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005242:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005246:	4618      	mov	r0, r3
 8005248:	3740      	adds	r7, #64	@ 0x40
 800524a:	46bd      	mov	sp, r7
 800524c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005250:	40023800 	.word	0x40023800
 8005254:	00f42400 	.word	0x00f42400
 8005258:	017d7840 	.word	0x017d7840

0800525c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005260:	4b02      	ldr	r3, [pc, #8]	@ (800526c <HAL_RCC_GetHCLKFreq+0x10>)
 8005262:	681b      	ldr	r3, [r3, #0]
}
 8005264:	4618      	mov	r0, r3
 8005266:	46bd      	mov	sp, r7
 8005268:	bc80      	pop	{r7}
 800526a:	4770      	bx	lr
 800526c:	20000000 	.word	0x20000000

08005270 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e07b      	b.n	800537a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005286:	2b00      	cmp	r3, #0
 8005288:	d108      	bne.n	800529c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005292:	d009      	beq.n	80052a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	61da      	str	r2, [r3, #28]
 800529a:	e005      	b.n	80052a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d106      	bne.n	80052c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fc fab8 	bl	8001838 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	431a      	orrs	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	695b      	ldr	r3, [r3, #20]
 800530a:	f003 0301 	and.w	r3, r3, #1
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005318:	431a      	orrs	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800532c:	ea42 0103 	orr.w	r1, r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005334:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	0c1b      	lsrs	r3, r3, #16
 8005346:	f003 0104 	and.w	r1, r3, #4
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534e:	f003 0210 	and.w	r2, r3, #16
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	69da      	ldr	r2, [r3, #28]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005368:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b082      	sub	sp, #8
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d101      	bne.n	8005394 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e041      	b.n	8005418 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800539a:	b2db      	uxtb	r3, r3
 800539c:	2b00      	cmp	r3, #0
 800539e:	d106      	bne.n	80053ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f7fc fc35 	bl	8001c18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2202      	movs	r2, #2
 80053b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	3304      	adds	r3, #4
 80053be:	4619      	mov	r1, r3
 80053c0:	4610      	mov	r0, r2
 80053c2:	f000 fbe9 	bl	8005b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d001      	beq.n	8005438 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e04e      	b.n	80054d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f042 0201 	orr.w	r2, r2, #1
 800544e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a22      	ldr	r2, [pc, #136]	@ (80054e0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d022      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005462:	d01d      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a1e      	ldr	r2, [pc, #120]	@ (80054e4 <HAL_TIM_Base_Start_IT+0xc4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d018      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a1d      	ldr	r2, [pc, #116]	@ (80054e8 <HAL_TIM_Base_Start_IT+0xc8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d013      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a1b      	ldr	r2, [pc, #108]	@ (80054ec <HAL_TIM_Base_Start_IT+0xcc>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d00e      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a1a      	ldr	r2, [pc, #104]	@ (80054f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d009      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a18      	ldr	r2, [pc, #96]	@ (80054f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d004      	beq.n	80054a0 <HAL_TIM_Base_Start_IT+0x80>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a17      	ldr	r2, [pc, #92]	@ (80054f8 <HAL_TIM_Base_Start_IT+0xd8>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d111      	bne.n	80054c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f003 0307 	and.w	r3, r3, #7
 80054aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b06      	cmp	r3, #6
 80054b0:	d010      	beq.n	80054d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f042 0201 	orr.w	r2, r2, #1
 80054c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c2:	e007      	b.n	80054d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f042 0201 	orr.w	r2, r2, #1
 80054d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	bc80      	pop	{r7}
 80054de:	4770      	bx	lr
 80054e0:	40010000 	.word	0x40010000
 80054e4:	40000400 	.word	0x40000400
 80054e8:	40000800 	.word	0x40000800
 80054ec:	40000c00 	.word	0x40000c00
 80054f0:	40010400 	.word	0x40010400
 80054f4:	40014000 	.word	0x40014000
 80054f8:	40001800 	.word	0x40001800

080054fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e041      	b.n	8005592 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d106      	bne.n	8005528 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f839 	bl	800559a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2202      	movs	r2, #2
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	3304      	adds	r3, #4
 8005538:	4619      	mov	r1, r3
 800553a:	4610      	mov	r0, r2
 800553c:	f000 fb2c 	bl	8005b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800559a:	b480      	push	{r7}
 800559c:	b083      	sub	sp, #12
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80055a2:	bf00      	nop
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bc80      	pop	{r7}
 80055aa:	4770      	bx	lr

080055ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d020      	beq.n	8005610 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d01b      	beq.n	8005610 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f06f 0202 	mvn.w	r2, #2
 80055e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2201      	movs	r2, #1
 80055e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	699b      	ldr	r3, [r3, #24]
 80055ee:	f003 0303 	and.w	r3, r3, #3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d003      	beq.n	80055fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f7fb fd66 	bl	80010c8 <HAL_TIM_IC_CaptureCallback>
 80055fc:	e005      	b.n	800560a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 faae 	bl	8005b60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 fab4 	bl	8005b72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f003 0304 	and.w	r3, r3, #4
 8005616:	2b00      	cmp	r3, #0
 8005618:	d020      	beq.n	800565c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f003 0304 	and.w	r3, r3, #4
 8005620:	2b00      	cmp	r3, #0
 8005622:	d01b      	beq.n	800565c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f06f 0204 	mvn.w	r2, #4
 800562c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2202      	movs	r2, #2
 8005632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800563e:	2b00      	cmp	r3, #0
 8005640:	d003      	beq.n	800564a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7fb fd40 	bl	80010c8 <HAL_TIM_IC_CaptureCallback>
 8005648:	e005      	b.n	8005656 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 fa88 	bl	8005b60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 fa8e 	bl	8005b72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	f003 0308 	and.w	r3, r3, #8
 8005662:	2b00      	cmp	r3, #0
 8005664:	d020      	beq.n	80056a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f003 0308 	and.w	r3, r3, #8
 800566c:	2b00      	cmp	r3, #0
 800566e:	d01b      	beq.n	80056a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f06f 0208 	mvn.w	r2, #8
 8005678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2204      	movs	r2, #4
 800567e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	f003 0303 	and.w	r3, r3, #3
 800568a:	2b00      	cmp	r3, #0
 800568c:	d003      	beq.n	8005696 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7fb fd1a 	bl	80010c8 <HAL_TIM_IC_CaptureCallback>
 8005694:	e005      	b.n	80056a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 fa62 	bl	8005b60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fa68 	bl	8005b72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	f003 0310 	and.w	r3, r3, #16
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d020      	beq.n	80056f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f003 0310 	and.w	r3, r3, #16
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d01b      	beq.n	80056f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f06f 0210 	mvn.w	r2, #16
 80056c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2208      	movs	r2, #8
 80056ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fb fcf4 	bl	80010c8 <HAL_TIM_IC_CaptureCallback>
 80056e0:	e005      	b.n	80056ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 fa3c 	bl	8005b60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 fa42 	bl	8005b72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00c      	beq.n	8005718 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	d007      	beq.n	8005718 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f06f 0201 	mvn.w	r2, #1
 8005710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7fb fd84 	bl	8001220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00c      	beq.n	800573c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005728:	2b00      	cmp	r3, #0
 800572a:	d007      	beq.n	800573c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 fda9 	bl	800628e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00c      	beq.n	8005760 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800574c:	2b00      	cmp	r3, #0
 800574e:	d007      	beq.n	8005760 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f000 fa12 	bl	8005b84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f003 0320 	and.w	r3, r3, #32
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00c      	beq.n	8005784 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d007      	beq.n	8005784 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0220 	mvn.w	r2, #32
 800577c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 fd7c 	bl	800627c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005784:	bf00      	nop
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005798:	2300      	movs	r3, #0
 800579a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d101      	bne.n	80057aa <HAL_TIM_IC_ConfigChannel+0x1e>
 80057a6:	2302      	movs	r3, #2
 80057a8:	e088      	b.n	80058bc <HAL_TIM_IC_ConfigChannel+0x130>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d11b      	bne.n	80057f0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80057c8:	f000 fb22 	bl	8005e10 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699a      	ldr	r2, [r3, #24]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f022 020c 	bic.w	r2, r2, #12
 80057da:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	6999      	ldr	r1, [r3, #24]
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	689a      	ldr	r2, [r3, #8]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	430a      	orrs	r2, r1
 80057ec:	619a      	str	r2, [r3, #24]
 80057ee:	e060      	b.n	80058b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d11c      	bne.n	8005830 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005806:	f000 fba3 	bl	8005f50 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699a      	ldr	r2, [r3, #24]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005818:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	6999      	ldr	r1, [r3, #24]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	021a      	lsls	r2, r3, #8
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	619a      	str	r2, [r3, #24]
 800582e:	e040      	b.n	80058b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b08      	cmp	r3, #8
 8005834:	d11b      	bne.n	800586e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005846:	f000 fbee 	bl	8006026 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	69da      	ldr	r2, [r3, #28]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 020c 	bic.w	r2, r2, #12
 8005858:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	69d9      	ldr	r1, [r3, #28]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	689a      	ldr	r2, [r3, #8]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	61da      	str	r2, [r3, #28]
 800586c:	e021      	b.n	80058b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b0c      	cmp	r3, #12
 8005872:	d11c      	bne.n	80058ae <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005884:	f000 fc0a 	bl	800609c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	69da      	ldr	r2, [r3, #28]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005896:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	69d9      	ldr	r1, [r3, #28]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	021a      	lsls	r2, r3, #8
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	430a      	orrs	r2, r1
 80058aa:	61da      	str	r2, [r3, #28]
 80058ac:	e001      	b.n	80058b2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d101      	bne.n	80058e0 <HAL_TIM_ConfigClockSource+0x1c>
 80058dc:	2302      	movs	r3, #2
 80058de:	e0b4      	b.n	8005a4a <HAL_TIM_ConfigClockSource+0x186>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2201      	movs	r2, #1
 80058e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2202      	movs	r2, #2
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005906:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005918:	d03e      	beq.n	8005998 <HAL_TIM_ConfigClockSource+0xd4>
 800591a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800591e:	f200 8087 	bhi.w	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005922:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005926:	f000 8086 	beq.w	8005a36 <HAL_TIM_ConfigClockSource+0x172>
 800592a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800592e:	d87f      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005930:	2b70      	cmp	r3, #112	@ 0x70
 8005932:	d01a      	beq.n	800596a <HAL_TIM_ConfigClockSource+0xa6>
 8005934:	2b70      	cmp	r3, #112	@ 0x70
 8005936:	d87b      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005938:	2b60      	cmp	r3, #96	@ 0x60
 800593a:	d050      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x11a>
 800593c:	2b60      	cmp	r3, #96	@ 0x60
 800593e:	d877      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005940:	2b50      	cmp	r3, #80	@ 0x50
 8005942:	d03c      	beq.n	80059be <HAL_TIM_ConfigClockSource+0xfa>
 8005944:	2b50      	cmp	r3, #80	@ 0x50
 8005946:	d873      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005948:	2b40      	cmp	r3, #64	@ 0x40
 800594a:	d058      	beq.n	80059fe <HAL_TIM_ConfigClockSource+0x13a>
 800594c:	2b40      	cmp	r3, #64	@ 0x40
 800594e:	d86f      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005950:	2b30      	cmp	r3, #48	@ 0x30
 8005952:	d064      	beq.n	8005a1e <HAL_TIM_ConfigClockSource+0x15a>
 8005954:	2b30      	cmp	r3, #48	@ 0x30
 8005956:	d86b      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005958:	2b20      	cmp	r3, #32
 800595a:	d060      	beq.n	8005a1e <HAL_TIM_ConfigClockSource+0x15a>
 800595c:	2b20      	cmp	r3, #32
 800595e:	d867      	bhi.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
 8005960:	2b00      	cmp	r3, #0
 8005962:	d05c      	beq.n	8005a1e <HAL_TIM_ConfigClockSource+0x15a>
 8005964:	2b10      	cmp	r3, #16
 8005966:	d05a      	beq.n	8005a1e <HAL_TIM_ConfigClockSource+0x15a>
 8005968:	e062      	b.n	8005a30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800597a:	f000 fbe5 	bl	8006148 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800598c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	609a      	str	r2, [r3, #8]
      break;
 8005996:	e04f      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059a8:	f000 fbce 	bl	8006148 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689a      	ldr	r2, [r3, #8]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059ba:	609a      	str	r2, [r3, #8]
      break;
 80059bc:	e03c      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ca:	461a      	mov	r2, r3
 80059cc:	f000 fa92 	bl	8005ef4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2150      	movs	r1, #80	@ 0x50
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fb9c 	bl	8006114 <TIM_ITRx_SetConfig>
      break;
 80059dc:	e02c      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ea:	461a      	mov	r2, r3
 80059ec:	f000 faec 	bl	8005fc8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2160      	movs	r1, #96	@ 0x60
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fb8c 	bl	8006114 <TIM_ITRx_SetConfig>
      break;
 80059fc:	e01c      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	f000 fa72 	bl	8005ef4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2140      	movs	r1, #64	@ 0x40
 8005a16:	4618      	mov	r0, r3
 8005a18:	f000 fb7c 	bl	8006114 <TIM_ITRx_SetConfig>
      break;
 8005a1c:	e00c      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4619      	mov	r1, r3
 8005a28:	4610      	mov	r0, r2
 8005a2a:	f000 fb73 	bl	8006114 <TIM_ITRx_SetConfig>
      break;
 8005a2e:	e003      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	73fb      	strb	r3, [r7, #15]
      break;
 8005a34:	e000      	b.n	8005a38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005a36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b082      	sub	sp, #8
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
 8005a5a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	d101      	bne.n	8005a6a <HAL_TIM_SlaveConfigSynchro+0x18>
 8005a66:	2302      	movs	r3, #2
 8005a68:	e031      	b.n	8005ace <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2202      	movs	r2, #2
 8005a76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005a7a:	6839      	ldr	r1, [r7, #0]
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 f935 	bl	8005cec <TIM_SlaveTimer_SetConfig>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d009      	beq.n	8005a9c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e018      	b.n	8005ace <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005aaa:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005aba:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	2b0c      	cmp	r3, #12
 8005aea:	d831      	bhi.n	8005b50 <HAL_TIM_ReadCapturedValue+0x78>
 8005aec:	a201      	add	r2, pc, #4	@ (adr r2, 8005af4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af2:	bf00      	nop
 8005af4:	08005b29 	.word	0x08005b29
 8005af8:	08005b51 	.word	0x08005b51
 8005afc:	08005b51 	.word	0x08005b51
 8005b00:	08005b51 	.word	0x08005b51
 8005b04:	08005b33 	.word	0x08005b33
 8005b08:	08005b51 	.word	0x08005b51
 8005b0c:	08005b51 	.word	0x08005b51
 8005b10:	08005b51 	.word	0x08005b51
 8005b14:	08005b3d 	.word	0x08005b3d
 8005b18:	08005b51 	.word	0x08005b51
 8005b1c:	08005b51 	.word	0x08005b51
 8005b20:	08005b51 	.word	0x08005b51
 8005b24:	08005b47 	.word	0x08005b47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2e:	60fb      	str	r3, [r7, #12]

      break;
 8005b30:	e00f      	b.n	8005b52 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b38:	60fb      	str	r3, [r7, #12]

      break;
 8005b3a:	e00a      	b.n	8005b52 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b42:	60fb      	str	r3, [r7, #12]

      break;
 8005b44:	e005      	b.n	8005b52 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4c:	60fb      	str	r3, [r7, #12]

      break;
 8005b4e:	e000      	b.n	8005b52 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005b50:	bf00      	nop
  }

  return tmpreg;
 8005b52:	68fb      	ldr	r3, [r7, #12]
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bc80      	pop	{r7}
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop

08005b60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bc80      	pop	{r7}
 8005b70:	4770      	bx	lr

08005b72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b7a:	bf00      	nop
 8005b7c:	370c      	adds	r7, #12
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bc80      	pop	{r7}
 8005b82:	4770      	bx	lr

08005b84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bc80      	pop	{r7}
 8005b94:	4770      	bx	lr
	...

08005b98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b085      	sub	sp, #20
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a45      	ldr	r2, [pc, #276]	@ (8005cc0 <TIM_Base_SetConfig+0x128>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d013      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bb6:	d00f      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a42      	ldr	r2, [pc, #264]	@ (8005cc4 <TIM_Base_SetConfig+0x12c>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00b      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a41      	ldr	r2, [pc, #260]	@ (8005cc8 <TIM_Base_SetConfig+0x130>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d007      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a40      	ldr	r2, [pc, #256]	@ (8005ccc <TIM_Base_SetConfig+0x134>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d003      	beq.n	8005bd8 <TIM_Base_SetConfig+0x40>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8005cd0 <TIM_Base_SetConfig+0x138>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d108      	bne.n	8005bea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a34      	ldr	r2, [pc, #208]	@ (8005cc0 <TIM_Base_SetConfig+0x128>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d02b      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf8:	d027      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a31      	ldr	r2, [pc, #196]	@ (8005cc4 <TIM_Base_SetConfig+0x12c>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d023      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a30      	ldr	r2, [pc, #192]	@ (8005cc8 <TIM_Base_SetConfig+0x130>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d01f      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a2f      	ldr	r2, [pc, #188]	@ (8005ccc <TIM_Base_SetConfig+0x134>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d01b      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a2e      	ldr	r2, [pc, #184]	@ (8005cd0 <TIM_Base_SetConfig+0x138>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d017      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a2d      	ldr	r2, [pc, #180]	@ (8005cd4 <TIM_Base_SetConfig+0x13c>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d013      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a2c      	ldr	r2, [pc, #176]	@ (8005cd8 <TIM_Base_SetConfig+0x140>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00f      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a2b      	ldr	r2, [pc, #172]	@ (8005cdc <TIM_Base_SetConfig+0x144>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d00b      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a2a      	ldr	r2, [pc, #168]	@ (8005ce0 <TIM_Base_SetConfig+0x148>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d007      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a29      	ldr	r2, [pc, #164]	@ (8005ce4 <TIM_Base_SetConfig+0x14c>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d003      	beq.n	8005c4a <TIM_Base_SetConfig+0xb2>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a28      	ldr	r2, [pc, #160]	@ (8005ce8 <TIM_Base_SetConfig+0x150>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d108      	bne.n	8005c5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a0f      	ldr	r2, [pc, #60]	@ (8005cc0 <TIM_Base_SetConfig+0x128>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d003      	beq.n	8005c90 <TIM_Base_SetConfig+0xf8>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a11      	ldr	r2, [pc, #68]	@ (8005cd0 <TIM_Base_SetConfig+0x138>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d103      	bne.n	8005c98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	691a      	ldr	r2, [r3, #16]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d105      	bne.n	8005cb6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f023 0201 	bic.w	r2, r3, #1
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	611a      	str	r2, [r3, #16]
  }
}
 8005cb6:	bf00      	nop
 8005cb8:	3714      	adds	r7, #20
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bc80      	pop	{r7}
 8005cbe:	4770      	bx	lr
 8005cc0:	40010000 	.word	0x40010000
 8005cc4:	40000400 	.word	0x40000400
 8005cc8:	40000800 	.word	0x40000800
 8005ccc:	40000c00 	.word	0x40000c00
 8005cd0:	40010400 	.word	0x40010400
 8005cd4:	40014000 	.word	0x40014000
 8005cd8:	40014400 	.word	0x40014400
 8005cdc:	40014800 	.word	0x40014800
 8005ce0:	40001800 	.word	0x40001800
 8005ce4:	40001c00 	.word	0x40001c00
 8005ce8:	40002000 	.word	0x40002000

08005cec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b086      	sub	sp, #24
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d08:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	f023 0307 	bic.w	r3, r3, #7
 8005d1a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	2b70      	cmp	r3, #112	@ 0x70
 8005d34:	d01a      	beq.n	8005d6c <TIM_SlaveTimer_SetConfig+0x80>
 8005d36:	2b70      	cmp	r3, #112	@ 0x70
 8005d38:	d860      	bhi.n	8005dfc <TIM_SlaveTimer_SetConfig+0x110>
 8005d3a:	2b60      	cmp	r3, #96	@ 0x60
 8005d3c:	d054      	beq.n	8005de8 <TIM_SlaveTimer_SetConfig+0xfc>
 8005d3e:	2b60      	cmp	r3, #96	@ 0x60
 8005d40:	d85c      	bhi.n	8005dfc <TIM_SlaveTimer_SetConfig+0x110>
 8005d42:	2b50      	cmp	r3, #80	@ 0x50
 8005d44:	d046      	beq.n	8005dd4 <TIM_SlaveTimer_SetConfig+0xe8>
 8005d46:	2b50      	cmp	r3, #80	@ 0x50
 8005d48:	d858      	bhi.n	8005dfc <TIM_SlaveTimer_SetConfig+0x110>
 8005d4a:	2b40      	cmp	r3, #64	@ 0x40
 8005d4c:	d019      	beq.n	8005d82 <TIM_SlaveTimer_SetConfig+0x96>
 8005d4e:	2b40      	cmp	r3, #64	@ 0x40
 8005d50:	d854      	bhi.n	8005dfc <TIM_SlaveTimer_SetConfig+0x110>
 8005d52:	2b30      	cmp	r3, #48	@ 0x30
 8005d54:	d055      	beq.n	8005e02 <TIM_SlaveTimer_SetConfig+0x116>
 8005d56:	2b30      	cmp	r3, #48	@ 0x30
 8005d58:	d850      	bhi.n	8005dfc <TIM_SlaveTimer_SetConfig+0x110>
 8005d5a:	2b20      	cmp	r3, #32
 8005d5c:	d051      	beq.n	8005e02 <TIM_SlaveTimer_SetConfig+0x116>
 8005d5e:	2b20      	cmp	r3, #32
 8005d60:	d84c      	bhi.n	8005dfc <TIM_SlaveTimer_SetConfig+0x110>
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d04d      	beq.n	8005e02 <TIM_SlaveTimer_SetConfig+0x116>
 8005d66:	2b10      	cmp	r3, #16
 8005d68:	d04b      	beq.n	8005e02 <TIM_SlaveTimer_SetConfig+0x116>
 8005d6a:	e047      	b.n	8005dfc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005d7c:	f000 f9e4 	bl	8006148 <TIM_ETR_SetConfig>
      break;
 8005d80:	e040      	b.n	8005e04 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2b05      	cmp	r3, #5
 8005d88:	d101      	bne.n	8005d8e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e03b      	b.n	8005e06 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	6a1a      	ldr	r2, [r3, #32]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0201 	bic.w	r2, r2, #1
 8005da4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005db4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	68ba      	ldr	r2, [r7, #8]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68ba      	ldr	r2, [r7, #8]
 8005dc8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	621a      	str	r2, [r3, #32]
      break;
 8005dd2:	e017      	b.n	8005e04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005de0:	461a      	mov	r2, r3
 8005de2:	f000 f887 	bl	8005ef4 <TIM_TI1_ConfigInputStage>
      break;
 8005de6:	e00d      	b.n	8005e04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005df4:	461a      	mov	r2, r3
 8005df6:	f000 f8e7 	bl	8005fc8 <TIM_TI2_ConfigInputStage>
      break;
 8005dfa:	e003      	b.n	8005e04 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	75fb      	strb	r3, [r7, #23]
      break;
 8005e00:	e000      	b.n	8005e04 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005e02:	bf00      	nop
  }

  return status;
 8005e04:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b087      	sub	sp, #28
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
 8005e1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	f023 0201 	bic.w	r2, r3, #1
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	699b      	ldr	r3, [r3, #24]
 8005e34:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	4a27      	ldr	r2, [pc, #156]	@ (8005ed8 <TIM_TI1_SetConfig+0xc8>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d01b      	beq.n	8005e76 <TIM_TI1_SetConfig+0x66>
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e44:	d017      	beq.n	8005e76 <TIM_TI1_SetConfig+0x66>
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	4a24      	ldr	r2, [pc, #144]	@ (8005edc <TIM_TI1_SetConfig+0xcc>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d013      	beq.n	8005e76 <TIM_TI1_SetConfig+0x66>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	4a23      	ldr	r2, [pc, #140]	@ (8005ee0 <TIM_TI1_SetConfig+0xd0>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d00f      	beq.n	8005e76 <TIM_TI1_SetConfig+0x66>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	4a22      	ldr	r2, [pc, #136]	@ (8005ee4 <TIM_TI1_SetConfig+0xd4>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d00b      	beq.n	8005e76 <TIM_TI1_SetConfig+0x66>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	4a21      	ldr	r2, [pc, #132]	@ (8005ee8 <TIM_TI1_SetConfig+0xd8>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d007      	beq.n	8005e76 <TIM_TI1_SetConfig+0x66>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	4a20      	ldr	r2, [pc, #128]	@ (8005eec <TIM_TI1_SetConfig+0xdc>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d003      	beq.n	8005e76 <TIM_TI1_SetConfig+0x66>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	4a1f      	ldr	r2, [pc, #124]	@ (8005ef0 <TIM_TI1_SetConfig+0xe0>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d101      	bne.n	8005e7a <TIM_TI1_SetConfig+0x6a>
 8005e76:	2301      	movs	r3, #1
 8005e78:	e000      	b.n	8005e7c <TIM_TI1_SetConfig+0x6c>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d008      	beq.n	8005e92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	f023 0303 	bic.w	r3, r3, #3
 8005e86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	617b      	str	r3, [r7, #20]
 8005e90:	e003      	b.n	8005e9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	f043 0301 	orr.w	r3, r3, #1
 8005e98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ea0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	011b      	lsls	r3, r3, #4
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	f023 030a 	bic.w	r3, r3, #10
 8005eb4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f003 030a 	and.w	r3, r3, #10
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	693a      	ldr	r2, [r7, #16]
 8005ecc:	621a      	str	r2, [r3, #32]
}
 8005ece:	bf00      	nop
 8005ed0:	371c      	adds	r7, #28
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bc80      	pop	{r7}
 8005ed6:	4770      	bx	lr
 8005ed8:	40010000 	.word	0x40010000
 8005edc:	40000400 	.word	0x40000400
 8005ee0:	40000800 	.word	0x40000800
 8005ee4:	40000c00 	.word	0x40000c00
 8005ee8:	40010400 	.word	0x40010400
 8005eec:	40014000 	.word	0x40014000
 8005ef0:	40001800 	.word	0x40001800

08005ef4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b087      	sub	sp, #28
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	f023 0201 	bic.w	r2, r3, #1
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	f023 030a 	bic.w	r3, r3, #10
 8005f30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	621a      	str	r2, [r3, #32]
}
 8005f46:	bf00      	nop
 8005f48:	371c      	adds	r7, #28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bc80      	pop	{r7}
 8005f4e:	4770      	bx	lr

08005f50 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b087      	sub	sp, #28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6a1b      	ldr	r3, [r3, #32]
 8005f68:	f023 0210 	bic.w	r2, r3, #16
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	699b      	ldr	r3, [r3, #24]
 8005f74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	021b      	lsls	r3, r3, #8
 8005f82:	693a      	ldr	r2, [r7, #16]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	031b      	lsls	r3, r3, #12
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005fa2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	011b      	lsls	r3, r3, #4
 8005fa8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	697a      	ldr	r2, [r7, #20]
 8005fbc:	621a      	str	r2, [r3, #32]
}
 8005fbe:	bf00      	nop
 8005fc0:	371c      	adds	r7, #28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bc80      	pop	{r7}
 8005fc6:	4770      	bx	lr

08005fc8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
 8005fd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	6a1b      	ldr	r3, [r3, #32]
 8005fde:	f023 0210 	bic.w	r2, r3, #16
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ff2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	031b      	lsls	r3, r3, #12
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006004:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	011b      	lsls	r3, r3, #4
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	697a      	ldr	r2, [r7, #20]
 800601a:	621a      	str	r2, [r3, #32]
}
 800601c:	bf00      	nop
 800601e:	371c      	adds	r7, #28
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006026:	b480      	push	{r7}
 8006028:	b087      	sub	sp, #28
 800602a:	af00      	add	r7, sp, #0
 800602c:	60f8      	str	r0, [r7, #12]
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
 8006032:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	69db      	ldr	r3, [r3, #28]
 800604a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006054:	693a      	ldr	r2, [r7, #16]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4313      	orrs	r3, r2
 800605a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006062:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	b2db      	uxtb	r3, r3
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4313      	orrs	r3, r2
 800606e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006076:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	021b      	lsls	r3, r3, #8
 800607c:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	4313      	orrs	r3, r2
 8006084:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	693a      	ldr	r2, [r7, #16]
 800608a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	621a      	str	r2, [r3, #32]
}
 8006092:	bf00      	nop
 8006094:	371c      	adds	r7, #28
 8006096:	46bd      	mov	sp, r7
 8006098:	bc80      	pop	{r7}
 800609a:	4770      	bx	lr

0800609c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800609c:	b480      	push	{r7}
 800609e:	b087      	sub	sp, #28
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
 80060a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	021b      	lsls	r3, r3, #8
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060da:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	031b      	lsls	r3, r3, #12
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80060ee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	031b      	lsls	r3, r3, #12
 80060f4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	693a      	ldr	r2, [r7, #16]
 8006102:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	697a      	ldr	r2, [r7, #20]
 8006108:	621a      	str	r2, [r3, #32]
}
 800610a:	bf00      	nop
 800610c:	371c      	adds	r7, #28
 800610e:	46bd      	mov	sp, r7
 8006110:	bc80      	pop	{r7}
 8006112:	4770      	bx	lr

08006114 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800612a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	4313      	orrs	r3, r2
 8006132:	f043 0307 	orr.w	r3, r3, #7
 8006136:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	609a      	str	r2, [r3, #8]
}
 800613e:	bf00      	nop
 8006140:	3714      	adds	r7, #20
 8006142:	46bd      	mov	sp, r7
 8006144:	bc80      	pop	{r7}
 8006146:	4770      	bx	lr

08006148 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006148:	b480      	push	{r7}
 800614a:	b087      	sub	sp, #28
 800614c:	af00      	add	r7, sp, #0
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	607a      	str	r2, [r7, #4]
 8006154:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006162:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	021a      	lsls	r2, r3, #8
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	431a      	orrs	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	4313      	orrs	r3, r2
 8006170:	697a      	ldr	r2, [r7, #20]
 8006172:	4313      	orrs	r3, r2
 8006174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	609a      	str	r2, [r3, #8]
}
 800617c:	bf00      	nop
 800617e:	371c      	adds	r7, #28
 8006180:	46bd      	mov	sp, r7
 8006182:	bc80      	pop	{r7}
 8006184:	4770      	bx	lr
	...

08006188 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006198:	2b01      	cmp	r3, #1
 800619a:	d101      	bne.n	80061a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800619c:	2302      	movs	r3, #2
 800619e:	e05a      	b.n	8006256 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2202      	movs	r2, #2
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a20      	ldr	r2, [pc, #128]	@ (8006260 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d022      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061ec:	d01d      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006264 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d018      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a1a      	ldr	r2, [pc, #104]	@ (8006268 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d013      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a19      	ldr	r2, [pc, #100]	@ (800626c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d00e      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a17      	ldr	r2, [pc, #92]	@ (8006270 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d009      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a16      	ldr	r2, [pc, #88]	@ (8006274 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d004      	beq.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a14      	ldr	r2, [pc, #80]	@ (8006278 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d10c      	bne.n	8006244 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006230:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	68ba      	ldr	r2, [r7, #8]
 8006238:	4313      	orrs	r3, r2
 800623a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	bc80      	pop	{r7}
 800625e:	4770      	bx	lr
 8006260:	40010000 	.word	0x40010000
 8006264:	40000400 	.word	0x40000400
 8006268:	40000800 	.word	0x40000800
 800626c:	40000c00 	.word	0x40000c00
 8006270:	40010400 	.word	0x40010400
 8006274:	40014000 	.word	0x40014000
 8006278:	40001800 	.word	0x40001800

0800627c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006284:	bf00      	nop
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	bc80      	pop	{r7}
 800628c:	4770      	bx	lr

0800628e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800628e:	b480      	push	{r7}
 8006290:	b083      	sub	sp, #12
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006296:	bf00      	nop
 8006298:	370c      	adds	r7, #12
 800629a:	46bd      	mov	sp, r7
 800629c:	bc80      	pop	{r7}
 800629e:	4770      	bx	lr

080062a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80062a0:	b084      	sub	sp, #16
 80062a2:	b580      	push	{r7, lr}
 80062a4:	b084      	sub	sp, #16
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
 80062aa:	f107 001c 	add.w	r0, r7, #28
 80062ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d123      	bne.n	8006302 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80062ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80062e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d105      	bne.n	80062f6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f001 fac0 	bl	800787c <USB_CoreReset>
 80062fc:	4603      	mov	r3, r0
 80062fe:	73fb      	strb	r3, [r7, #15]
 8006300:	e010      	b.n	8006324 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f001 fab4 	bl	800787c <USB_CoreReset>
 8006314:	4603      	mov	r3, r0
 8006316:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006324:	7fbb      	ldrb	r3, [r7, #30]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d10b      	bne.n	8006342 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f043 0206 	orr.w	r2, r3, #6
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f043 0220 	orr.w	r2, r3, #32
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006342:	7bfb      	ldrb	r3, [r7, #15]
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800634e:	b004      	add	sp, #16
 8006350:	4770      	bx	lr
	...

08006354 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006354:	b480      	push	{r7}
 8006356:	b087      	sub	sp, #28
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	4613      	mov	r3, r2
 8006360:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006362:	79fb      	ldrb	r3, [r7, #7]
 8006364:	2b02      	cmp	r3, #2
 8006366:	d165      	bne.n	8006434 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	4a41      	ldr	r2, [pc, #260]	@ (8006470 <USB_SetTurnaroundTime+0x11c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d906      	bls.n	800637e <USB_SetTurnaroundTime+0x2a>
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	4a40      	ldr	r2, [pc, #256]	@ (8006474 <USB_SetTurnaroundTime+0x120>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d202      	bcs.n	800637e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006378:	230f      	movs	r3, #15
 800637a:	617b      	str	r3, [r7, #20]
 800637c:	e062      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	4a3c      	ldr	r2, [pc, #240]	@ (8006474 <USB_SetTurnaroundTime+0x120>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d306      	bcc.n	8006394 <USB_SetTurnaroundTime+0x40>
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	4a3b      	ldr	r2, [pc, #236]	@ (8006478 <USB_SetTurnaroundTime+0x124>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d202      	bcs.n	8006394 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800638e:	230e      	movs	r3, #14
 8006390:	617b      	str	r3, [r7, #20]
 8006392:	e057      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	4a38      	ldr	r2, [pc, #224]	@ (8006478 <USB_SetTurnaroundTime+0x124>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d306      	bcc.n	80063aa <USB_SetTurnaroundTime+0x56>
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	4a37      	ldr	r2, [pc, #220]	@ (800647c <USB_SetTurnaroundTime+0x128>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d202      	bcs.n	80063aa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80063a4:	230d      	movs	r3, #13
 80063a6:	617b      	str	r3, [r7, #20]
 80063a8:	e04c      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	4a33      	ldr	r2, [pc, #204]	@ (800647c <USB_SetTurnaroundTime+0x128>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d306      	bcc.n	80063c0 <USB_SetTurnaroundTime+0x6c>
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	4a32      	ldr	r2, [pc, #200]	@ (8006480 <USB_SetTurnaroundTime+0x12c>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d802      	bhi.n	80063c0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80063ba:	230c      	movs	r3, #12
 80063bc:	617b      	str	r3, [r7, #20]
 80063be:	e041      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	4a2f      	ldr	r2, [pc, #188]	@ (8006480 <USB_SetTurnaroundTime+0x12c>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d906      	bls.n	80063d6 <USB_SetTurnaroundTime+0x82>
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	4a2e      	ldr	r2, [pc, #184]	@ (8006484 <USB_SetTurnaroundTime+0x130>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d802      	bhi.n	80063d6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80063d0:	230b      	movs	r3, #11
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	e036      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006484 <USB_SetTurnaroundTime+0x130>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d906      	bls.n	80063ec <USB_SetTurnaroundTime+0x98>
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	4a29      	ldr	r2, [pc, #164]	@ (8006488 <USB_SetTurnaroundTime+0x134>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d802      	bhi.n	80063ec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80063e6:	230a      	movs	r3, #10
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	e02b      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	4a26      	ldr	r2, [pc, #152]	@ (8006488 <USB_SetTurnaroundTime+0x134>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d906      	bls.n	8006402 <USB_SetTurnaroundTime+0xae>
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	4a25      	ldr	r2, [pc, #148]	@ (800648c <USB_SetTurnaroundTime+0x138>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d202      	bcs.n	8006402 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80063fc:	2309      	movs	r3, #9
 80063fe:	617b      	str	r3, [r7, #20]
 8006400:	e020      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	4a21      	ldr	r2, [pc, #132]	@ (800648c <USB_SetTurnaroundTime+0x138>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d306      	bcc.n	8006418 <USB_SetTurnaroundTime+0xc4>
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	4a20      	ldr	r2, [pc, #128]	@ (8006490 <USB_SetTurnaroundTime+0x13c>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d802      	bhi.n	8006418 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006412:	2308      	movs	r3, #8
 8006414:	617b      	str	r3, [r7, #20]
 8006416:	e015      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	4a1d      	ldr	r2, [pc, #116]	@ (8006490 <USB_SetTurnaroundTime+0x13c>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d906      	bls.n	800642e <USB_SetTurnaroundTime+0xda>
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	4a1c      	ldr	r2, [pc, #112]	@ (8006494 <USB_SetTurnaroundTime+0x140>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d202      	bcs.n	800642e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006428:	2307      	movs	r3, #7
 800642a:	617b      	str	r3, [r7, #20]
 800642c:	e00a      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800642e:	2306      	movs	r3, #6
 8006430:	617b      	str	r3, [r7, #20]
 8006432:	e007      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006434:	79fb      	ldrb	r3, [r7, #7]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d102      	bne.n	8006440 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800643a:	2309      	movs	r3, #9
 800643c:	617b      	str	r3, [r7, #20]
 800643e:	e001      	b.n	8006444 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006440:	2309      	movs	r3, #9
 8006442:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	68da      	ldr	r2, [r3, #12]
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	029b      	lsls	r3, r3, #10
 8006458:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800645c:	431a      	orrs	r2, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006462:	2300      	movs	r3, #0
}
 8006464:	4618      	mov	r0, r3
 8006466:	371c      	adds	r7, #28
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	00d8acbf 	.word	0x00d8acbf
 8006474:	00e4e1c0 	.word	0x00e4e1c0
 8006478:	00f42400 	.word	0x00f42400
 800647c:	01067380 	.word	0x01067380
 8006480:	011a499f 	.word	0x011a499f
 8006484:	01312cff 	.word	0x01312cff
 8006488:	014ca43f 	.word	0x014ca43f
 800648c:	016e3600 	.word	0x016e3600
 8006490:	01a6ab1f 	.word	0x01a6ab1f
 8006494:	01e84800 	.word	0x01e84800

08006498 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	f043 0201 	orr.w	r2, r3, #1
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc80      	pop	{r7}
 80064b6:	4770      	bx	lr

080064b8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f023 0201 	bic.w	r2, r3, #1
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bc80      	pop	{r7}
 80064d6:	4770      	bx	lr

080064d8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	460b      	mov	r3, r1
 80064e2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80064e4:	2300      	movs	r3, #0
 80064e6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d115      	bne.n	8006526 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	68db      	ldr	r3, [r3, #12]
 80064fe:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006506:	200a      	movs	r0, #10
 8006508:	f7fb fc8a 	bl	8001e20 <HAL_Delay>
      ms += 10U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	330a      	adds	r3, #10
 8006510:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f001 f926 	bl	8007764 <USB_GetMode>
 8006518:	4603      	mov	r3, r0
 800651a:	2b01      	cmp	r3, #1
 800651c:	d01e      	beq.n	800655c <USB_SetCurrentMode+0x84>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2bc7      	cmp	r3, #199	@ 0xc7
 8006522:	d9f0      	bls.n	8006506 <USB_SetCurrentMode+0x2e>
 8006524:	e01a      	b.n	800655c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006526:	78fb      	ldrb	r3, [r7, #3]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d115      	bne.n	8006558 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006538:	200a      	movs	r0, #10
 800653a:	f7fb fc71 	bl	8001e20 <HAL_Delay>
      ms += 10U;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	330a      	adds	r3, #10
 8006542:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f001 f90d 	bl	8007764 <USB_GetMode>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d005      	beq.n	800655c <USB_SetCurrentMode+0x84>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2bc7      	cmp	r3, #199	@ 0xc7
 8006554:	d9f0      	bls.n	8006538 <USB_SetCurrentMode+0x60>
 8006556:	e001      	b.n	800655c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e005      	b.n	8006568 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006560:	d101      	bne.n	8006566 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	e000      	b.n	8006568 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006570:	b084      	sub	sp, #16
 8006572:	b580      	push	{r7, lr}
 8006574:	b086      	sub	sp, #24
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800657e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800658a:	2300      	movs	r3, #0
 800658c:	613b      	str	r3, [r7, #16]
 800658e:	e009      	b.n	80065a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	3340      	adds	r3, #64	@ 0x40
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4413      	add	r3, r2
 800659a:	2200      	movs	r2, #0
 800659c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	3301      	adds	r3, #1
 80065a2:	613b      	str	r3, [r7, #16]
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	2b0e      	cmp	r3, #14
 80065a8:	d9f2      	bls.n	8006590 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80065aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d11c      	bne.n	80065ec <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065c0:	f043 0302 	orr.w	r3, r3, #2
 80065c4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80065ea:	e00b      	b.n	8006604 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065fc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800660a:	461a      	mov	r2, r3
 800660c:	2300      	movs	r3, #0
 800660e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006610:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006614:	2b01      	cmp	r3, #1
 8006616:	d10d      	bne.n	8006634 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006618:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800661c:	2b00      	cmp	r3, #0
 800661e:	d104      	bne.n	800662a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006620:	2100      	movs	r1, #0
 8006622:	6878      	ldr	r0, [r7, #4]
 8006624:	f000 f966 	bl	80068f4 <USB_SetDevSpeed>
 8006628:	e008      	b.n	800663c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800662a:	2101      	movs	r1, #1
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 f961 	bl	80068f4 <USB_SetDevSpeed>
 8006632:	e003      	b.n	800663c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006634:	2103      	movs	r1, #3
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 f95c 	bl	80068f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800663c:	2110      	movs	r1, #16
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 f8fa 	bl	8006838 <USB_FlushTxFifo>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f923 	bl	800689a <USB_FlushRxFifo>
 8006654:	4603      	mov	r3, r0
 8006656:	2b00      	cmp	r3, #0
 8006658:	d001      	beq.n	800665e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006664:	461a      	mov	r2, r3
 8006666:	2300      	movs	r3, #0
 8006668:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006670:	461a      	mov	r2, r3
 8006672:	2300      	movs	r3, #0
 8006674:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800667c:	461a      	mov	r2, r3
 800667e:	2300      	movs	r3, #0
 8006680:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006682:	2300      	movs	r3, #0
 8006684:	613b      	str	r3, [r7, #16]
 8006686:	e043      	b.n	8006710 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	015a      	lsls	r2, r3, #5
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	4413      	add	r3, r2
 8006690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800669a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800669e:	d118      	bne.n	80066d2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d10a      	bne.n	80066bc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	015a      	lsls	r2, r3, #5
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4413      	add	r3, r2
 80066ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066b2:	461a      	mov	r2, r3
 80066b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80066b8:	6013      	str	r3, [r2, #0]
 80066ba:	e013      	b.n	80066e4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066c8:	461a      	mov	r2, r3
 80066ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80066ce:	6013      	str	r3, [r2, #0]
 80066d0:	e008      	b.n	80066e4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	015a      	lsls	r2, r3, #5
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	4413      	add	r3, r2
 80066da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066de:	461a      	mov	r2, r3
 80066e0:	2300      	movs	r3, #0
 80066e2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	015a      	lsls	r2, r3, #5
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	4413      	add	r3, r2
 80066ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066f0:	461a      	mov	r2, r3
 80066f2:	2300      	movs	r3, #0
 80066f4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	015a      	lsls	r2, r3, #5
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	4413      	add	r3, r2
 80066fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006702:	461a      	mov	r2, r3
 8006704:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006708:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	3301      	adds	r3, #1
 800670e:	613b      	str	r3, [r7, #16]
 8006710:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006714:	461a      	mov	r2, r3
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	4293      	cmp	r3, r2
 800671a:	d3b5      	bcc.n	8006688 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800671c:	2300      	movs	r3, #0
 800671e:	613b      	str	r3, [r7, #16]
 8006720:	e043      	b.n	80067aa <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	015a      	lsls	r2, r3, #5
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	4413      	add	r3, r2
 800672a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006734:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006738:	d118      	bne.n	800676c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d10a      	bne.n	8006756 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	015a      	lsls	r2, r3, #5
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	4413      	add	r3, r2
 8006748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800674c:	461a      	mov	r2, r3
 800674e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006752:	6013      	str	r3, [r2, #0]
 8006754:	e013      	b.n	800677e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	015a      	lsls	r2, r3, #5
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	4413      	add	r3, r2
 800675e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006762:	461a      	mov	r2, r3
 8006764:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006768:	6013      	str	r3, [r2, #0]
 800676a:	e008      	b.n	800677e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	015a      	lsls	r2, r3, #5
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4413      	add	r3, r2
 8006774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006778:	461a      	mov	r2, r3
 800677a:	2300      	movs	r3, #0
 800677c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	4413      	add	r3, r2
 8006786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800678a:	461a      	mov	r2, r3
 800678c:	2300      	movs	r3, #0
 800678e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	015a      	lsls	r2, r3, #5
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	4413      	add	r3, r2
 8006798:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800679c:	461a      	mov	r2, r3
 800679e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80067a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	3301      	adds	r3, #1
 80067a8:	613b      	str	r3, [r7, #16]
 80067aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80067ae:	461a      	mov	r2, r3
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d3b5      	bcc.n	8006722 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067c8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80067d6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80067d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d105      	bne.n	80067ec <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	f043 0210 	orr.w	r2, r3, #16
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	699a      	ldr	r2, [r3, #24]
 80067f0:	4b10      	ldr	r3, [pc, #64]	@ (8006834 <USB_DevInit+0x2c4>)
 80067f2:	4313      	orrs	r3, r2
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80067f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d005      	beq.n	800680c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	699b      	ldr	r3, [r3, #24]
 8006804:	f043 0208 	orr.w	r2, r3, #8
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800680c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006810:	2b01      	cmp	r3, #1
 8006812:	d107      	bne.n	8006824 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	699b      	ldr	r3, [r3, #24]
 8006818:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800681c:	f043 0304 	orr.w	r3, r3, #4
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006824:	7dfb      	ldrb	r3, [r7, #23]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3718      	adds	r7, #24
 800682a:	46bd      	mov	sp, r7
 800682c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006830:	b004      	add	sp, #16
 8006832:	4770      	bx	lr
 8006834:	803c3800 	.word	0x803c3800

08006838 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006842:	2300      	movs	r3, #0
 8006844:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3301      	adds	r3, #1
 800684a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006852:	d901      	bls.n	8006858 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e01b      	b.n	8006890 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	daf2      	bge.n	8006846 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	019b      	lsls	r3, r3, #6
 8006868:	f043 0220 	orr.w	r2, r3, #32
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	3301      	adds	r3, #1
 8006874:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800687c:	d901      	bls.n	8006882 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e006      	b.n	8006890 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	f003 0320 	and.w	r3, r3, #32
 800688a:	2b20      	cmp	r3, #32
 800688c:	d0f0      	beq.n	8006870 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3714      	adds	r7, #20
 8006894:	46bd      	mov	sp, r7
 8006896:	bc80      	pop	{r7}
 8006898:	4770      	bx	lr

0800689a <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800689a:	b480      	push	{r7}
 800689c:	b085      	sub	sp, #20
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068a2:	2300      	movs	r3, #0
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	3301      	adds	r3, #1
 80068aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068b2:	d901      	bls.n	80068b8 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80068b4:	2303      	movs	r3, #3
 80068b6:	e018      	b.n	80068ea <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	daf2      	bge.n	80068a6 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2210      	movs	r2, #16
 80068c8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	3301      	adds	r3, #1
 80068ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068d6:	d901      	bls.n	80068dc <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e006      	b.n	80068ea <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	691b      	ldr	r3, [r3, #16]
 80068e0:	f003 0310 	and.w	r3, r3, #16
 80068e4:	2b10      	cmp	r3, #16
 80068e6:	d0f0      	beq.n	80068ca <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bc80      	pop	{r7}
 80068f2:	4770      	bx	lr

080068f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b085      	sub	sp, #20
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	460b      	mov	r3, r1
 80068fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	78fb      	ldrb	r3, [r7, #3]
 800690e:	68f9      	ldr	r1, [r7, #12]
 8006910:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006914:	4313      	orrs	r3, r2
 8006916:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	bc80      	pop	{r7}
 8006922:	4770      	bx	lr

08006924 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f003 0306 	and.w	r3, r3, #6
 800693c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d102      	bne.n	800694a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006944:	2300      	movs	r3, #0
 8006946:	75fb      	strb	r3, [r7, #23]
 8006948:	e00a      	b.n	8006960 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2b02      	cmp	r3, #2
 800694e:	d002      	beq.n	8006956 <USB_GetDevSpeed+0x32>
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2b06      	cmp	r3, #6
 8006954:	d102      	bne.n	800695c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006956:	2302      	movs	r3, #2
 8006958:	75fb      	strb	r3, [r7, #23]
 800695a:	e001      	b.n	8006960 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800695c:	230f      	movs	r3, #15
 800695e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006960:	7dfb      	ldrb	r3, [r7, #23]
}
 8006962:	4618      	mov	r0, r3
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	bc80      	pop	{r7}
 800696a:	4770      	bx	lr

0800696c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	785b      	ldrb	r3, [r3, #1]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d13a      	bne.n	80069fe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800698e:	69da      	ldr	r2, [r3, #28]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	f003 030f 	and.w	r3, r3, #15
 8006998:	2101      	movs	r1, #1
 800699a:	fa01 f303 	lsl.w	r3, r1, r3
 800699e:	b29b      	uxth	r3, r3
 80069a0:	68f9      	ldr	r1, [r7, #12]
 80069a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069a6:	4313      	orrs	r3, r2
 80069a8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	015a      	lsls	r2, r3, #5
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	4413      	add	r3, r2
 80069b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d155      	bne.n	8006a6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	4413      	add	r3, r2
 80069c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	791b      	ldrb	r3, [r3, #4]
 80069da:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069dc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	059b      	lsls	r3, r3, #22
 80069e2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80069e4:	4313      	orrs	r3, r2
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	0151      	lsls	r1, r2, #5
 80069ea:	68fa      	ldr	r2, [r7, #12]
 80069ec:	440a      	add	r2, r1
 80069ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069fa:	6013      	str	r3, [r2, #0]
 80069fc:	e036      	b.n	8006a6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a04:	69da      	ldr	r2, [r3, #28]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	f003 030f 	and.w	r3, r3, #15
 8006a0e:	2101      	movs	r1, #1
 8006a10:	fa01 f303 	lsl.w	r3, r1, r3
 8006a14:	041b      	lsls	r3, r3, #16
 8006a16:	68f9      	ldr	r1, [r7, #12]
 8006a18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	015a      	lsls	r2, r3, #5
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	4413      	add	r3, r2
 8006a28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d11a      	bne.n	8006a6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	015a      	lsls	r2, r3, #5
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a42:	681a      	ldr	r2, [r3, #0]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	791b      	ldrb	r3, [r3, #4]
 8006a50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006a52:	430b      	orrs	r3, r1
 8006a54:	4313      	orrs	r3, r2
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	0151      	lsls	r1, r2, #5
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	440a      	add	r2, r1
 8006a5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006a6c:	2300      	movs	r3, #0
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3714      	adds	r7, #20
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bc80      	pop	{r7}
 8006a76:	4770      	bx	lr

08006a78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	785b      	ldrb	r3, [r3, #1]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d161      	bne.n	8006b58 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	015a      	lsls	r2, r3, #5
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006aaa:	d11f      	bne.n	8006aec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	015a      	lsls	r2, r3, #5
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	68ba      	ldr	r2, [r7, #8]
 8006abc:	0151      	lsls	r1, r2, #5
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	440a      	add	r2, r1
 8006ac2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ac6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006aca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	015a      	lsls	r2, r3, #5
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68ba      	ldr	r2, [r7, #8]
 8006adc:	0151      	lsls	r1, r2, #5
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	440a      	add	r2, r1
 8006ae2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ae6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006aea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006af2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	f003 030f 	and.w	r3, r3, #15
 8006afc:	2101      	movs	r1, #1
 8006afe:	fa01 f303 	lsl.w	r3, r1, r3
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	43db      	mvns	r3, r3
 8006b06:	68f9      	ldr	r1, [r7, #12]
 8006b08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b16:	69da      	ldr	r2, [r3, #28]
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	f003 030f 	and.w	r3, r3, #15
 8006b20:	2101      	movs	r1, #1
 8006b22:	fa01 f303 	lsl.w	r3, r1, r3
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	43db      	mvns	r3, r3
 8006b2a:	68f9      	ldr	r1, [r7, #12]
 8006b2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b30:	4013      	ands	r3, r2
 8006b32:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	015a      	lsls	r2, r3, #5
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	0159      	lsls	r1, r3, #5
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	440b      	add	r3, r1
 8006b4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b4e:	4619      	mov	r1, r3
 8006b50:	4b35      	ldr	r3, [pc, #212]	@ (8006c28 <USB_DeactivateEndpoint+0x1b0>)
 8006b52:	4013      	ands	r3, r2
 8006b54:	600b      	str	r3, [r1, #0]
 8006b56:	e060      	b.n	8006c1a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	015a      	lsls	r2, r3, #5
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	4413      	add	r3, r2
 8006b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b6e:	d11f      	bne.n	8006bb0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	015a      	lsls	r2, r3, #5
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	4413      	add	r3, r2
 8006b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68ba      	ldr	r2, [r7, #8]
 8006b80:	0151      	lsls	r1, r2, #5
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	440a      	add	r2, r1
 8006b86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b8e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	015a      	lsls	r2, r3, #5
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	4413      	add	r3, r2
 8006b98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	68ba      	ldr	r2, [r7, #8]
 8006ba0:	0151      	lsls	r1, r2, #5
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	440a      	add	r2, r1
 8006ba6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006baa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	f003 030f 	and.w	r3, r3, #15
 8006bc0:	2101      	movs	r1, #1
 8006bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8006bc6:	041b      	lsls	r3, r3, #16
 8006bc8:	43db      	mvns	r3, r3
 8006bca:	68f9      	ldr	r1, [r7, #12]
 8006bcc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bda:	69da      	ldr	r2, [r3, #28]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	f003 030f 	and.w	r3, r3, #15
 8006be4:	2101      	movs	r1, #1
 8006be6:	fa01 f303 	lsl.w	r3, r1, r3
 8006bea:	041b      	lsls	r3, r3, #16
 8006bec:	43db      	mvns	r3, r3
 8006bee:	68f9      	ldr	r1, [r7, #12]
 8006bf0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	015a      	lsls	r2, r3, #5
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	4413      	add	r3, r2
 8006c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	0159      	lsls	r1, r3, #5
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	440b      	add	r3, r1
 8006c0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c12:	4619      	mov	r1, r3
 8006c14:	4b05      	ldr	r3, [pc, #20]	@ (8006c2c <USB_DeactivateEndpoint+0x1b4>)
 8006c16:	4013      	ands	r3, r2
 8006c18:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006c1a:	2300      	movs	r3, #0
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	3714      	adds	r7, #20
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bc80      	pop	{r7}
 8006c24:	4770      	bx	lr
 8006c26:	bf00      	nop
 8006c28:	ec337800 	.word	0xec337800
 8006c2c:	eff37800 	.word	0xeff37800

08006c30 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b08a      	sub	sp, #40	@ 0x28
 8006c34:	af02      	add	r7, sp, #8
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	785b      	ldrb	r3, [r3, #1]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	f040 817a 	bne.w	8006f46 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	691b      	ldr	r3, [r3, #16]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d132      	bne.n	8006cc0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c66:	691b      	ldr	r3, [r3, #16]
 8006c68:	69ba      	ldr	r2, [r7, #24]
 8006c6a:	0151      	lsls	r1, r2, #5
 8006c6c:	69fa      	ldr	r2, [r7, #28]
 8006c6e:	440a      	add	r2, r1
 8006c70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c74:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006c78:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006c7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	015a      	lsls	r2, r3, #5
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	4413      	add	r3, r2
 8006c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	69ba      	ldr	r2, [r7, #24]
 8006c8e:	0151      	lsls	r1, r2, #5
 8006c90:	69fa      	ldr	r2, [r7, #28]
 8006c92:	440a      	add	r2, r1
 8006c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	015a      	lsls	r2, r3, #5
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	69ba      	ldr	r2, [r7, #24]
 8006cae:	0151      	lsls	r1, r2, #5
 8006cb0:	69fa      	ldr	r2, [r7, #28]
 8006cb2:	440a      	add	r2, r1
 8006cb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cb8:	0cdb      	lsrs	r3, r3, #19
 8006cba:	04db      	lsls	r3, r3, #19
 8006cbc:	6113      	str	r3, [r2, #16]
 8006cbe:	e092      	b.n	8006de6 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	015a      	lsls	r2, r3, #5
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	69ba      	ldr	r2, [r7, #24]
 8006cd0:	0151      	lsls	r1, r2, #5
 8006cd2:	69fa      	ldr	r2, [r7, #28]
 8006cd4:	440a      	add	r2, r1
 8006cd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cda:	0cdb      	lsrs	r3, r3, #19
 8006cdc:	04db      	lsls	r3, r3, #19
 8006cde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	015a      	lsls	r2, r3, #5
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	4413      	add	r3, r2
 8006ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	69ba      	ldr	r2, [r7, #24]
 8006cf0:	0151      	lsls	r1, r2, #5
 8006cf2:	69fa      	ldr	r2, [r7, #28]
 8006cf4:	440a      	add	r2, r1
 8006cf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006cfa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006cfe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006d02:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d11a      	bne.n	8006d40 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	691a      	ldr	r2, [r3, #16]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d903      	bls.n	8006d1e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	689a      	ldr	r2, [r3, #8]
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	015a      	lsls	r2, r3, #5
 8006d22:	69fb      	ldr	r3, [r7, #28]
 8006d24:	4413      	add	r3, r2
 8006d26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d2a:	691b      	ldr	r3, [r3, #16]
 8006d2c:	69ba      	ldr	r2, [r7, #24]
 8006d2e:	0151      	lsls	r1, r2, #5
 8006d30:	69fa      	ldr	r2, [r7, #28]
 8006d32:	440a      	add	r2, r1
 8006d34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d3c:	6113      	str	r3, [r2, #16]
 8006d3e:	e01b      	b.n	8006d78 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	015a      	lsls	r2, r3, #5
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	4413      	add	r3, r2
 8006d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d4c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	6919      	ldr	r1, [r3, #16]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	440b      	add	r3, r1
 8006d58:	1e59      	subs	r1, r3, #1
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006d62:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006d64:	4ba2      	ldr	r3, [pc, #648]	@ (8006ff0 <USB_EPStartXfer+0x3c0>)
 8006d66:	400b      	ands	r3, r1
 8006d68:	69b9      	ldr	r1, [r7, #24]
 8006d6a:	0148      	lsls	r0, r1, #5
 8006d6c:	69f9      	ldr	r1, [r7, #28]
 8006d6e:	4401      	add	r1, r0
 8006d70:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006d74:	4313      	orrs	r3, r2
 8006d76:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	015a      	lsls	r2, r3, #5
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d84:	691a      	ldr	r2, [r3, #16]
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	691b      	ldr	r3, [r3, #16]
 8006d8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d8e:	69b9      	ldr	r1, [r7, #24]
 8006d90:	0148      	lsls	r0, r1, #5
 8006d92:	69f9      	ldr	r1, [r7, #28]
 8006d94:	4401      	add	r1, r0
 8006d96:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	791b      	ldrb	r3, [r3, #4]
 8006da2:	2b01      	cmp	r3, #1
 8006da4:	d11f      	bne.n	8006de6 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	69ba      	ldr	r2, [r7, #24]
 8006db6:	0151      	lsls	r1, r2, #5
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	440a      	add	r2, r1
 8006dbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dc0:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006dc4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006dc6:	69bb      	ldr	r3, [r7, #24]
 8006dc8:	015a      	lsls	r2, r3, #5
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	4413      	add	r3, r2
 8006dce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	69ba      	ldr	r2, [r7, #24]
 8006dd6:	0151      	lsls	r1, r2, #5
 8006dd8:	69fa      	ldr	r2, [r7, #28]
 8006dda:	440a      	add	r2, r1
 8006ddc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006de0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006de4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006de6:	79fb      	ldrb	r3, [r7, #7]
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d14b      	bne.n	8006e84 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	69db      	ldr	r3, [r3, #28]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d009      	beq.n	8006e08 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	015a      	lsls	r2, r3, #5
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e00:	461a      	mov	r2, r3
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	69db      	ldr	r3, [r3, #28]
 8006e06:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	791b      	ldrb	r3, [r3, #4]
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d128      	bne.n	8006e62 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d110      	bne.n	8006e42 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	69ba      	ldr	r2, [r7, #24]
 8006e30:	0151      	lsls	r1, r2, #5
 8006e32:	69fa      	ldr	r2, [r7, #28]
 8006e34:	440a      	add	r2, r1
 8006e36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e3a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	e00f      	b.n	8006e62 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	015a      	lsls	r2, r3, #5
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	4413      	add	r3, r2
 8006e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	69ba      	ldr	r2, [r7, #24]
 8006e52:	0151      	lsls	r1, r2, #5
 8006e54:	69fa      	ldr	r2, [r7, #28]
 8006e56:	440a      	add	r2, r1
 8006e58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e60:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	015a      	lsls	r2, r3, #5
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	4413      	add	r3, r2
 8006e6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	69ba      	ldr	r2, [r7, #24]
 8006e72:	0151      	lsls	r1, r2, #5
 8006e74:	69fa      	ldr	r2, [r7, #28]
 8006e76:	440a      	add	r2, r1
 8006e78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e7c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006e80:	6013      	str	r3, [r2, #0]
 8006e82:	e165      	b.n	8007150 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	015a      	lsls	r2, r3, #5
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	69ba      	ldr	r2, [r7, #24]
 8006e94:	0151      	lsls	r1, r2, #5
 8006e96:	69fa      	ldr	r2, [r7, #28]
 8006e98:	440a      	add	r2, r1
 8006e9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e9e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006ea2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	791b      	ldrb	r3, [r3, #4]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d015      	beq.n	8006ed8 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f000 814d 	beq.w	8007150 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006eb6:	69fb      	ldr	r3, [r7, #28]
 8006eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ebc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	f003 030f 	and.w	r3, r3, #15
 8006ec6:	2101      	movs	r1, #1
 8006ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8006ecc:	69f9      	ldr	r1, [r7, #28]
 8006ece:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	634b      	str	r3, [r1, #52]	@ 0x34
 8006ed6:	e13b      	b.n	8007150 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d110      	bne.n	8006f0a <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	015a      	lsls	r2, r3, #5
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	4413      	add	r3, r2
 8006ef0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	69ba      	ldr	r2, [r7, #24]
 8006ef8:	0151      	lsls	r1, r2, #5
 8006efa:	69fa      	ldr	r2, [r7, #28]
 8006efc:	440a      	add	r2, r1
 8006efe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f02:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006f06:	6013      	str	r3, [r2, #0]
 8006f08:	e00f      	b.n	8006f2a <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	69ba      	ldr	r2, [r7, #24]
 8006f1a:	0151      	lsls	r1, r2, #5
 8006f1c:	69fa      	ldr	r2, [r7, #28]
 8006f1e:	440a      	add	r2, r1
 8006f20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f28:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	68d9      	ldr	r1, [r3, #12]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	781a      	ldrb	r2, [r3, #0]
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	b298      	uxth	r0, r3
 8006f38:	79fb      	ldrb	r3, [r7, #7]
 8006f3a:	9300      	str	r3, [sp, #0]
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 f9b7 	bl	80072b2 <USB_WritePacket>
 8006f44:	e104      	b.n	8007150 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	015a      	lsls	r2, r3, #5
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	4413      	add	r3, r2
 8006f4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f52:	691b      	ldr	r3, [r3, #16]
 8006f54:	69ba      	ldr	r2, [r7, #24]
 8006f56:	0151      	lsls	r1, r2, #5
 8006f58:	69fa      	ldr	r2, [r7, #28]
 8006f5a:	440a      	add	r2, r1
 8006f5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f60:	0cdb      	lsrs	r3, r3, #19
 8006f62:	04db      	lsls	r3, r3, #19
 8006f64:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f72:	691b      	ldr	r3, [r3, #16]
 8006f74:	69ba      	ldr	r2, [r7, #24]
 8006f76:	0151      	lsls	r1, r2, #5
 8006f78:	69fa      	ldr	r2, [r7, #28]
 8006f7a:	440a      	add	r2, r1
 8006f7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f80:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006f84:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006f88:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d131      	bne.n	8006ff4 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d003      	beq.n	8006fa0 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	689a      	ldr	r2, [r3, #8]
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	689a      	ldr	r2, [r3, #8]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	015a      	lsls	r2, r3, #5
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	4413      	add	r3, r2
 8006fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fb4:	691a      	ldr	r2, [r3, #16]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	6a1b      	ldr	r3, [r3, #32]
 8006fba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fbe:	69b9      	ldr	r1, [r7, #24]
 8006fc0:	0148      	lsls	r0, r1, #5
 8006fc2:	69f9      	ldr	r1, [r7, #28]
 8006fc4:	4401      	add	r1, r0
 8006fc6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006fce:	69bb      	ldr	r3, [r7, #24]
 8006fd0:	015a      	lsls	r2, r3, #5
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	69ba      	ldr	r2, [r7, #24]
 8006fde:	0151      	lsls	r1, r2, #5
 8006fe0:	69fa      	ldr	r2, [r7, #28]
 8006fe2:	440a      	add	r2, r1
 8006fe4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fe8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fec:	6113      	str	r3, [r2, #16]
 8006fee:	e061      	b.n	80070b4 <USB_EPStartXfer+0x484>
 8006ff0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d123      	bne.n	8007044 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	015a      	lsls	r2, r3, #5
 8007000:	69fb      	ldr	r3, [r7, #28]
 8007002:	4413      	add	r3, r2
 8007004:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007008:	691a      	ldr	r2, [r3, #16]
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007012:	69b9      	ldr	r1, [r7, #24]
 8007014:	0148      	lsls	r0, r1, #5
 8007016:	69f9      	ldr	r1, [r7, #28]
 8007018:	4401      	add	r1, r0
 800701a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800701e:	4313      	orrs	r3, r2
 8007020:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	015a      	lsls	r2, r3, #5
 8007026:	69fb      	ldr	r3, [r7, #28]
 8007028:	4413      	add	r3, r2
 800702a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	69ba      	ldr	r2, [r7, #24]
 8007032:	0151      	lsls	r1, r2, #5
 8007034:	69fa      	ldr	r2, [r7, #28]
 8007036:	440a      	add	r2, r1
 8007038:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800703c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007040:	6113      	str	r3, [r2, #16]
 8007042:	e037      	b.n	80070b4 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	691a      	ldr	r2, [r3, #16]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	4413      	add	r3, r2
 800704e:	1e5a      	subs	r2, r3, #1
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	fbb2 f3f3 	udiv	r3, r2, r3
 8007058:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	8afa      	ldrh	r2, [r7, #22]
 8007060:	fb03 f202 	mul.w	r2, r3, r2
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	4413      	add	r3, r2
 8007070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007074:	691a      	ldr	r2, [r3, #16]
 8007076:	8afb      	ldrh	r3, [r7, #22]
 8007078:	04d9      	lsls	r1, r3, #19
 800707a:	4b38      	ldr	r3, [pc, #224]	@ (800715c <USB_EPStartXfer+0x52c>)
 800707c:	400b      	ands	r3, r1
 800707e:	69b9      	ldr	r1, [r7, #24]
 8007080:	0148      	lsls	r0, r1, #5
 8007082:	69f9      	ldr	r1, [r7, #28]
 8007084:	4401      	add	r1, r0
 8007086:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800708a:	4313      	orrs	r3, r2
 800708c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	015a      	lsls	r2, r3, #5
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	4413      	add	r3, r2
 8007096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800709a:	691a      	ldr	r2, [r3, #16]
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	6a1b      	ldr	r3, [r3, #32]
 80070a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070a4:	69b9      	ldr	r1, [r7, #24]
 80070a6:	0148      	lsls	r0, r1, #5
 80070a8:	69f9      	ldr	r1, [r7, #28]
 80070aa:	4401      	add	r1, r0
 80070ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80070b0:	4313      	orrs	r3, r2
 80070b2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80070b4:	79fb      	ldrb	r3, [r7, #7]
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d10d      	bne.n	80070d6 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d009      	beq.n	80070d6 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	68d9      	ldr	r1, [r3, #12]
 80070c6:	69bb      	ldr	r3, [r7, #24]
 80070c8:	015a      	lsls	r2, r3, #5
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	4413      	add	r3, r2
 80070ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d2:	460a      	mov	r2, r1
 80070d4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	791b      	ldrb	r3, [r3, #4]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d128      	bne.n	8007130 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d110      	bne.n	8007110 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	69ba      	ldr	r2, [r7, #24]
 80070fe:	0151      	lsls	r1, r2, #5
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	440a      	add	r2, r1
 8007104:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007108:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800710c:	6013      	str	r3, [r2, #0]
 800710e:	e00f      	b.n	8007130 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	015a      	lsls	r2, r3, #5
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	4413      	add	r3, r2
 8007118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	69ba      	ldr	r2, [r7, #24]
 8007120:	0151      	lsls	r1, r2, #5
 8007122:	69fa      	ldr	r2, [r7, #28]
 8007124:	440a      	add	r2, r1
 8007126:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800712a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800712e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	015a      	lsls	r2, r3, #5
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	4413      	add	r3, r2
 8007138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	0151      	lsls	r1, r2, #5
 8007142:	69fa      	ldr	r2, [r7, #28]
 8007144:	440a      	add	r2, r1
 8007146:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800714a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800714e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	3720      	adds	r7, #32
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	1ff80000 	.word	0x1ff80000

08007160 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007160:	b480      	push	{r7}
 8007162:	b087      	sub	sp, #28
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800716a:	2300      	movs	r3, #0
 800716c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800716e:	2300      	movs	r3, #0
 8007170:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	785b      	ldrb	r3, [r3, #1]
 800717a:	2b01      	cmp	r3, #1
 800717c:	d14a      	bne.n	8007214 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	015a      	lsls	r2, r3, #5
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	4413      	add	r3, r2
 8007188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007192:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007196:	f040 8086 	bne.w	80072a6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	015a      	lsls	r2, r3, #5
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	4413      	add	r3, r2
 80071a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	7812      	ldrb	r2, [r2, #0]
 80071ae:	0151      	lsls	r1, r2, #5
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	440a      	add	r2, r1
 80071b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80071bc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	015a      	lsls	r2, r3, #5
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	4413      	add	r3, r2
 80071c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	7812      	ldrb	r2, [r2, #0]
 80071d2:	0151      	lsls	r1, r2, #5
 80071d4:	693a      	ldr	r2, [r7, #16]
 80071d6:	440a      	add	r2, r1
 80071d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80071e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	3301      	adds	r3, #1
 80071e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d902      	bls.n	80071f8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	75fb      	strb	r3, [r7, #23]
          break;
 80071f6:	e056      	b.n	80072a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	015a      	lsls	r2, r3, #5
 80071fe:	693b      	ldr	r3, [r7, #16]
 8007200:	4413      	add	r3, r2
 8007202:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800720c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007210:	d0e7      	beq.n	80071e2 <USB_EPStopXfer+0x82>
 8007212:	e048      	b.n	80072a6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	015a      	lsls	r2, r3, #5
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	4413      	add	r3, r2
 800721e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007228:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800722c:	d13b      	bne.n	80072a6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	683a      	ldr	r2, [r7, #0]
 8007240:	7812      	ldrb	r2, [r2, #0]
 8007242:	0151      	lsls	r1, r2, #5
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	440a      	add	r2, r1
 8007248:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800724c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007250:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	015a      	lsls	r2, r3, #5
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	4413      	add	r3, r2
 800725c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	7812      	ldrb	r2, [r2, #0]
 8007266:	0151      	lsls	r1, r2, #5
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	440a      	add	r2, r1
 800726c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007270:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007274:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	3301      	adds	r3, #1
 800727a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007282:	4293      	cmp	r3, r2
 8007284:	d902      	bls.n	800728c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	75fb      	strb	r3, [r7, #23]
          break;
 800728a:	e00c      	b.n	80072a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	781b      	ldrb	r3, [r3, #0]
 8007290:	015a      	lsls	r2, r3, #5
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	4413      	add	r3, r2
 8007296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072a4:	d0e7      	beq.n	8007276 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80072a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	371c      	adds	r7, #28
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bc80      	pop	{r7}
 80072b0:	4770      	bx	lr

080072b2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80072b2:	b480      	push	{r7}
 80072b4:	b089      	sub	sp, #36	@ 0x24
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	60f8      	str	r0, [r7, #12]
 80072ba:	60b9      	str	r1, [r7, #8]
 80072bc:	4611      	mov	r1, r2
 80072be:	461a      	mov	r2, r3
 80072c0:	460b      	mov	r3, r1
 80072c2:	71fb      	strb	r3, [r7, #7]
 80072c4:	4613      	mov	r3, r2
 80072c6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80072d0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d123      	bne.n	8007320 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80072d8:	88bb      	ldrh	r3, [r7, #4]
 80072da:	3303      	adds	r3, #3
 80072dc:	089b      	lsrs	r3, r3, #2
 80072de:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80072e0:	2300      	movs	r3, #0
 80072e2:	61bb      	str	r3, [r7, #24]
 80072e4:	e018      	b.n	8007318 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80072e6:	79fb      	ldrb	r3, [r7, #7]
 80072e8:	031a      	lsls	r2, r3, #12
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072f2:	461a      	mov	r2, r3
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	6013      	str	r3, [r2, #0]
      pSrc++;
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	3301      	adds	r3, #1
 80072fe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	3301      	adds	r3, #1
 8007304:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	3301      	adds	r3, #1
 800730a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	3301      	adds	r3, #1
 8007310:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	3301      	adds	r3, #1
 8007316:	61bb      	str	r3, [r7, #24]
 8007318:	69ba      	ldr	r2, [r7, #24]
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	429a      	cmp	r2, r3
 800731e:	d3e2      	bcc.n	80072e6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007320:	2300      	movs	r3, #0
}
 8007322:	4618      	mov	r0, r3
 8007324:	3724      	adds	r7, #36	@ 0x24
 8007326:	46bd      	mov	sp, r7
 8007328:	bc80      	pop	{r7}
 800732a:	4770      	bx	lr

0800732c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800732c:	b480      	push	{r7}
 800732e:	b08b      	sub	sp, #44	@ 0x2c
 8007330:	af00      	add	r7, sp, #0
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	4613      	mov	r3, r2
 8007338:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007342:	88fb      	ldrh	r3, [r7, #6]
 8007344:	089b      	lsrs	r3, r3, #2
 8007346:	b29b      	uxth	r3, r3
 8007348:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800734a:	88fb      	ldrh	r3, [r7, #6]
 800734c:	f003 0303 	and.w	r3, r3, #3
 8007350:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007352:	2300      	movs	r3, #0
 8007354:	623b      	str	r3, [r7, #32]
 8007356:	e014      	b.n	8007382 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007362:	601a      	str	r2, [r3, #0]
    pDest++;
 8007364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007366:	3301      	adds	r3, #1
 8007368:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800736a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800736c:	3301      	adds	r3, #1
 800736e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007372:	3301      	adds	r3, #1
 8007374:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	3301      	adds	r3, #1
 800737a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800737c:	6a3b      	ldr	r3, [r7, #32]
 800737e:	3301      	adds	r3, #1
 8007380:	623b      	str	r3, [r7, #32]
 8007382:	6a3a      	ldr	r2, [r7, #32]
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	429a      	cmp	r2, r3
 8007388:	d3e6      	bcc.n	8007358 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800738a:	8bfb      	ldrh	r3, [r7, #30]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d01e      	beq.n	80073ce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800739a:	461a      	mov	r2, r3
 800739c:	f107 0310 	add.w	r3, r7, #16
 80073a0:	6812      	ldr	r2, [r2, #0]
 80073a2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	00db      	lsls	r3, r3, #3
 80073ac:	fa22 f303 	lsr.w	r3, r2, r3
 80073b0:	b2da      	uxtb	r2, r3
 80073b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b4:	701a      	strb	r2, [r3, #0]
      i++;
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	3301      	adds	r3, #1
 80073ba:	623b      	str	r3, [r7, #32]
      pDest++;
 80073bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073be:	3301      	adds	r3, #1
 80073c0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80073c2:	8bfb      	ldrh	r3, [r7, #30]
 80073c4:	3b01      	subs	r3, #1
 80073c6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80073c8:	8bfb      	ldrh	r3, [r7, #30]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1ea      	bne.n	80073a4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80073ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	372c      	adds	r7, #44	@ 0x2c
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bc80      	pop	{r7}
 80073d8:	4770      	bx	lr

080073da <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80073da:	b480      	push	{r7}
 80073dc:	b085      	sub	sp, #20
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	785b      	ldrb	r3, [r3, #1]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d12c      	bne.n	8007450 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	015a      	lsls	r2, r3, #5
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	4413      	add	r3, r2
 80073fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	db12      	blt.n	800742e <USB_EPSetStall+0x54>
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00f      	beq.n	800742e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	015a      	lsls	r2, r3, #5
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	4413      	add	r3, r2
 8007416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68ba      	ldr	r2, [r7, #8]
 800741e:	0151      	lsls	r1, r2, #5
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	440a      	add	r2, r1
 8007424:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007428:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800742c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	015a      	lsls	r2, r3, #5
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	4413      	add	r3, r2
 8007436:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68ba      	ldr	r2, [r7, #8]
 800743e:	0151      	lsls	r1, r2, #5
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	440a      	add	r2, r1
 8007444:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007448:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	e02b      	b.n	80074a8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	015a      	lsls	r2, r3, #5
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	4413      	add	r3, r2
 8007458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	db12      	blt.n	8007488 <USB_EPSetStall+0xae>
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00f      	beq.n	8007488 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	015a      	lsls	r2, r3, #5
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	4413      	add	r3, r2
 8007470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	68ba      	ldr	r2, [r7, #8]
 8007478:	0151      	lsls	r1, r2, #5
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	440a      	add	r2, r1
 800747e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007482:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007486:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	015a      	lsls	r2, r3, #5
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	4413      	add	r3, r2
 8007490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	0151      	lsls	r1, r2, #5
 800749a:	68fa      	ldr	r2, [r7, #12]
 800749c:	440a      	add	r2, r1
 800749e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80074a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3714      	adds	r7, #20
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bc80      	pop	{r7}
 80074b2:	4770      	bx	lr

080074b4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	785b      	ldrb	r3, [r3, #1]
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d128      	bne.n	8007522 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	015a      	lsls	r2, r3, #5
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	4413      	add	r3, r2
 80074d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68ba      	ldr	r2, [r7, #8]
 80074e0:	0151      	lsls	r1, r2, #5
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	440a      	add	r2, r1
 80074e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80074ee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	791b      	ldrb	r3, [r3, #4]
 80074f4:	2b03      	cmp	r3, #3
 80074f6:	d003      	beq.n	8007500 <USB_EPClearStall+0x4c>
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	791b      	ldrb	r3, [r3, #4]
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d138      	bne.n	8007572 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	015a      	lsls	r2, r3, #5
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	4413      	add	r3, r2
 8007508:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	0151      	lsls	r1, r2, #5
 8007512:	68fa      	ldr	r2, [r7, #12]
 8007514:	440a      	add	r2, r1
 8007516:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800751a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	e027      	b.n	8007572 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	015a      	lsls	r2, r3, #5
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	4413      	add	r3, r2
 800752a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	0151      	lsls	r1, r2, #5
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	440a      	add	r2, r1
 8007538:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800753c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007540:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	791b      	ldrb	r3, [r3, #4]
 8007546:	2b03      	cmp	r3, #3
 8007548:	d003      	beq.n	8007552 <USB_EPClearStall+0x9e>
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	791b      	ldrb	r3, [r3, #4]
 800754e:	2b02      	cmp	r3, #2
 8007550:	d10f      	bne.n	8007572 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	015a      	lsls	r2, r3, #5
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	4413      	add	r3, r2
 800755a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	68ba      	ldr	r2, [r7, #8]
 8007562:	0151      	lsls	r1, r2, #5
 8007564:	68fa      	ldr	r2, [r7, #12]
 8007566:	440a      	add	r2, r1
 8007568:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800756c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007570:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007572:	2300      	movs	r3, #0
}
 8007574:	4618      	mov	r0, r3
 8007576:	3714      	adds	r7, #20
 8007578:	46bd      	mov	sp, r7
 800757a:	bc80      	pop	{r7}
 800757c:	4770      	bx	lr

0800757e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800757e:	b480      	push	{r7}
 8007580:	b085      	sub	sp, #20
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
 8007586:	460b      	mov	r3, r1
 8007588:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800759c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80075a0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	78fb      	ldrb	r3, [r7, #3]
 80075ac:	011b      	lsls	r3, r3, #4
 80075ae:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80075b2:	68f9      	ldr	r1, [r7, #12]
 80075b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075b8:	4313      	orrs	r3, r2
 80075ba:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bc80      	pop	{r7}
 80075c6:	4770      	bx	lr

080075c8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b085      	sub	sp, #20
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80075e2:	f023 0303 	bic.w	r3, r3, #3
 80075e6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075f6:	f023 0302 	bic.w	r3, r3, #2
 80075fa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3714      	adds	r7, #20
 8007602:	46bd      	mov	sp, r7
 8007604:	bc80      	pop	{r7}
 8007606:	4770      	bx	lr

08007608 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007622:	f023 0303 	bic.w	r3, r3, #3
 8007626:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007636:	f043 0302 	orr.w	r3, r3, #2
 800763a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3714      	adds	r7, #20
 8007642:	46bd      	mov	sp, r7
 8007644:	bc80      	pop	{r7}
 8007646:	4770      	bx	lr

08007648 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	695b      	ldr	r3, [r3, #20]
 8007654:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	68fa      	ldr	r2, [r7, #12]
 800765c:	4013      	ands	r3, r2
 800765e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007660:	68fb      	ldr	r3, [r7, #12]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3714      	adds	r7, #20
 8007666:	46bd      	mov	sp, r7
 8007668:	bc80      	pop	{r7}
 800766a:	4770      	bx	lr

0800766c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800766c:	b480      	push	{r7}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800767e:	699b      	ldr	r3, [r3, #24]
 8007680:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007688:	69db      	ldr	r3, [r3, #28]
 800768a:	68ba      	ldr	r2, [r7, #8]
 800768c:	4013      	ands	r3, r2
 800768e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	0c1b      	lsrs	r3, r3, #16
}
 8007694:	4618      	mov	r0, r3
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	bc80      	pop	{r7}
 800769c:	4770      	bx	lr

0800769e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800769e:	b480      	push	{r7}
 80076a0:	b085      	sub	sp, #20
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076b0:	699b      	ldr	r3, [r3, #24]
 80076b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ba:	69db      	ldr	r3, [r3, #28]
 80076bc:	68ba      	ldr	r2, [r7, #8]
 80076be:	4013      	ands	r3, r2
 80076c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	b29b      	uxth	r3, r3
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bc80      	pop	{r7}
 80076ce:	4770      	bx	lr

080076d0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	460b      	mov	r3, r1
 80076da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80076e0:	78fb      	ldrb	r3, [r7, #3]
 80076e2:	015a      	lsls	r2, r3, #5
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	4413      	add	r3, r2
 80076e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076f6:	695b      	ldr	r3, [r3, #20]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	4013      	ands	r3, r2
 80076fc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80076fe:	68bb      	ldr	r3, [r7, #8]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	bc80      	pop	{r7}
 8007708:	4770      	bx	lr

0800770a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800770a:	b480      	push	{r7}
 800770c:	b087      	sub	sp, #28
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
 8007712:	460b      	mov	r3, r1
 8007714:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800772a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800772c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800772e:	78fb      	ldrb	r3, [r7, #3]
 8007730:	f003 030f 	and.w	r3, r3, #15
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	fa22 f303 	lsr.w	r3, r2, r3
 800773a:	01db      	lsls	r3, r3, #7
 800773c:	b2db      	uxtb	r3, r3
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	4313      	orrs	r3, r2
 8007742:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007744:	78fb      	ldrb	r3, [r7, #3]
 8007746:	015a      	lsls	r2, r3, #5
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	4413      	add	r3, r2
 800774c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	693a      	ldr	r2, [r7, #16]
 8007754:	4013      	ands	r3, r2
 8007756:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007758:	68bb      	ldr	r3, [r7, #8]
}
 800775a:	4618      	mov	r0, r3
 800775c:	371c      	adds	r7, #28
 800775e:	46bd      	mov	sp, r7
 8007760:	bc80      	pop	{r7}
 8007762:	4770      	bx	lr

08007764 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	695b      	ldr	r3, [r3, #20]
 8007770:	f003 0301 	and.w	r3, r3, #1
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	bc80      	pop	{r7}
 800777c:	4770      	bx	lr

0800777e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800777e:	b480      	push	{r7}
 8007780:	b085      	sub	sp, #20
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007798:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800779c:	f023 0307 	bic.w	r3, r3, #7
 80077a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	68fa      	ldr	r2, [r7, #12]
 80077ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	bc80      	pop	{r7}
 80077c0:	4770      	bx	lr
	...

080077c4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	460b      	mov	r3, r1
 80077ce:	607a      	str	r2, [r7, #4]
 80077d0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	333c      	adds	r3, #60	@ 0x3c
 80077da:	3304      	adds	r3, #4
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	4a25      	ldr	r2, [pc, #148]	@ (8007878 <USB_EP0_OutStart+0xb4>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d90a      	bls.n	80077fe <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077f8:	d101      	bne.n	80077fe <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80077fa:	2300      	movs	r3, #0
 80077fc:	e037      	b.n	800786e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007804:	461a      	mov	r2, r3
 8007806:	2300      	movs	r3, #0
 8007808:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	697a      	ldr	r2, [r7, #20]
 8007814:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007818:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800781c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800782c:	f043 0318 	orr.w	r3, r3, #24
 8007830:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007838:	691b      	ldr	r3, [r3, #16]
 800783a:	697a      	ldr	r2, [r7, #20]
 800783c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007840:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007844:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007846:	7afb      	ldrb	r3, [r7, #11]
 8007848:	2b01      	cmp	r3, #1
 800784a:	d10f      	bne.n	800786c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007852:	461a      	mov	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007866:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800786a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	371c      	adds	r7, #28
 8007872:	46bd      	mov	sp, r7
 8007874:	bc80      	pop	{r7}
 8007876:	4770      	bx	lr
 8007878:	4f54300a 	.word	0x4f54300a

0800787c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007884:	2300      	movs	r3, #0
 8007886:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	3301      	adds	r3, #1
 800788c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007894:	d901      	bls.n	800789a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e01b      	b.n	80078d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	691b      	ldr	r3, [r3, #16]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	daf2      	bge.n	8007888 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80078a2:	2300      	movs	r3, #0
 80078a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	f043 0201 	orr.w	r2, r3, #1
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	3301      	adds	r3, #1
 80078b6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80078be:	d901      	bls.n	80078c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e006      	b.n	80078d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	f003 0301 	and.w	r3, r3, #1
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d0f0      	beq.n	80078b2 <USB_CoreReset+0x36>

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr

080078dc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b084      	sub	sp, #16
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	460b      	mov	r3, r1
 80078e6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80078e8:	2300      	movs	r3, #0
 80078ea:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	7c1b      	ldrb	r3, [r3, #16]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d115      	bne.n	8007920 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80078f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078f8:	2202      	movs	r2, #2
 80078fa:	2181      	movs	r1, #129	@ 0x81
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f001 fed8 	bl	80096b2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800790c:	2202      	movs	r2, #2
 800790e:	2101      	movs	r1, #1
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f001 fece 	bl	80096b2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800791e:	e012      	b.n	8007946 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007920:	2340      	movs	r3, #64	@ 0x40
 8007922:	2202      	movs	r2, #2
 8007924:	2181      	movs	r1, #129	@ 0x81
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f001 fec3 	bl	80096b2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007932:	2340      	movs	r3, #64	@ 0x40
 8007934:	2202      	movs	r2, #2
 8007936:	2101      	movs	r1, #1
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f001 feba 	bl	80096b2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007946:	2308      	movs	r3, #8
 8007948:	2203      	movs	r2, #3
 800794a:	2182      	movs	r1, #130	@ 0x82
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f001 feb0 	bl	80096b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007958:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800795c:	f001 fffc 	bl	8009958 <malloc>
 8007960:	4603      	mov	r3, r0
 8007962:	461a      	mov	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007970:	2b00      	cmp	r3, #0
 8007972:	d102      	bne.n	800797a <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8007974:	2301      	movs	r3, #1
 8007976:	73fb      	strb	r3, [r7, #15]
 8007978:	e026      	b.n	80079c8 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007980:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	2200      	movs	r2, #0
 8007990:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	2200      	movs	r2, #0
 8007998:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	7c1b      	ldrb	r3, [r3, #16]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d109      	bne.n	80079b8 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80079aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80079ae:	2101      	movs	r1, #1
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f001 ff6e 	bl	8009892 <USBD_LL_PrepareReceive>
 80079b6:	e007      	b.n	80079c8 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80079be:	2340      	movs	r3, #64	@ 0x40
 80079c0:	2101      	movs	r1, #1
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f001 ff65 	bl	8009892 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80079c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079d2:	b580      	push	{r7, lr}
 80079d4:	b084      	sub	sp, #16
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
 80079da:	460b      	mov	r3, r1
 80079dc:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80079de:	2300      	movs	r3, #0
 80079e0:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80079e2:	2181      	movs	r1, #129	@ 0x81
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f001 fe8a 	bl	80096fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2200      	movs	r2, #0
 80079ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80079f0:	2101      	movs	r1, #1
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f001 fe83 	bl	80096fe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007a00:	2182      	movs	r1, #130	@ 0x82
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f001 fe7b 	bl	80096fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00e      	beq.n	8007a36 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f001 ff9d 	bl	8009968 <free>
    pdev->pClassData = NULL;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a50:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007a56:	2300      	movs	r3, #0
 8007a58:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	781b      	ldrb	r3, [r3, #0]
 8007a62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d039      	beq.n	8007ade <USBD_CDC_Setup+0x9e>
 8007a6a:	2b20      	cmp	r3, #32
 8007a6c:	d17f      	bne.n	8007b6e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	88db      	ldrh	r3, [r3, #6]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d029      	beq.n	8007aca <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	b25b      	sxtb	r3, r3
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	da11      	bge.n	8007aa4 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	683a      	ldr	r2, [r7, #0]
 8007a8a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007a8c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007a8e:	683a      	ldr	r2, [r7, #0]
 8007a90:	88d2      	ldrh	r2, [r2, #6]
 8007a92:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007a94:	6939      	ldr	r1, [r7, #16]
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	88db      	ldrh	r3, [r3, #6]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f001 fa0f 	bl	8008ec0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007aa2:	e06b      	b.n	8007b7c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	785a      	ldrb	r2, [r3, #1]
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	88db      	ldrh	r3, [r3, #6]
 8007ab2:	b2da      	uxtb	r2, r3
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007aba:	6939      	ldr	r1, [r7, #16]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	88db      	ldrh	r3, [r3, #6]
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f001 fa2a 	bl	8008f1c <USBD_CtlPrepareRx>
      break;
 8007ac8:	e058      	b.n	8007b7c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	7850      	ldrb	r0, [r2, #1]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	6839      	ldr	r1, [r7, #0]
 8007ada:	4798      	blx	r3
      break;
 8007adc:	e04e      	b.n	8007b7c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	785b      	ldrb	r3, [r3, #1]
 8007ae2:	2b0b      	cmp	r3, #11
 8007ae4:	d02e      	beq.n	8007b44 <USBD_CDC_Setup+0x104>
 8007ae6:	2b0b      	cmp	r3, #11
 8007ae8:	dc38      	bgt.n	8007b5c <USBD_CDC_Setup+0x11c>
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d002      	beq.n	8007af4 <USBD_CDC_Setup+0xb4>
 8007aee:	2b0a      	cmp	r3, #10
 8007af0:	d014      	beq.n	8007b1c <USBD_CDC_Setup+0xdc>
 8007af2:	e033      	b.n	8007b5c <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007afa:	2b03      	cmp	r3, #3
 8007afc:	d107      	bne.n	8007b0e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007afe:	f107 030c 	add.w	r3, r7, #12
 8007b02:	2202      	movs	r2, #2
 8007b04:	4619      	mov	r1, r3
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f001 f9da 	bl	8008ec0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b0c:	e02e      	b.n	8007b6c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007b0e:	6839      	ldr	r1, [r7, #0]
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f001 f96b 	bl	8008dec <USBD_CtlError>
            ret = USBD_FAIL;
 8007b16:	2302      	movs	r3, #2
 8007b18:	75fb      	strb	r3, [r7, #23]
          break;
 8007b1a:	e027      	b.n	8007b6c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b22:	2b03      	cmp	r3, #3
 8007b24:	d107      	bne.n	8007b36 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b26:	f107 030f 	add.w	r3, r7, #15
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f001 f9c6 	bl	8008ec0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b34:	e01a      	b.n	8007b6c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007b36:	6839      	ldr	r1, [r7, #0]
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f001 f957 	bl	8008dec <USBD_CtlError>
            ret = USBD_FAIL;
 8007b3e:	2302      	movs	r3, #2
 8007b40:	75fb      	strb	r3, [r7, #23]
          break;
 8007b42:	e013      	b.n	8007b6c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b4a:	2b03      	cmp	r3, #3
 8007b4c:	d00d      	beq.n	8007b6a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007b4e:	6839      	ldr	r1, [r7, #0]
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f001 f94b 	bl	8008dec <USBD_CtlError>
            ret = USBD_FAIL;
 8007b56:	2302      	movs	r3, #2
 8007b58:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007b5a:	e006      	b.n	8007b6a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007b5c:	6839      	ldr	r1, [r7, #0]
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f001 f944 	bl	8008dec <USBD_CtlError>
          ret = USBD_FAIL;
 8007b64:	2302      	movs	r3, #2
 8007b66:	75fb      	strb	r3, [r7, #23]
          break;
 8007b68:	e000      	b.n	8007b6c <USBD_CDC_Setup+0x12c>
          break;
 8007b6a:	bf00      	nop
      }
      break;
 8007b6c:	e006      	b.n	8007b7c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007b6e:	6839      	ldr	r1, [r7, #0]
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f001 f93b 	bl	8008dec <USBD_CtlError>
      ret = USBD_FAIL;
 8007b76:	2302      	movs	r3, #2
 8007b78:	75fb      	strb	r3, [r7, #23]
      break;
 8007b7a:	bf00      	nop
  }

  return ret;
 8007b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b084      	sub	sp, #16
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
 8007b8e:	460b      	mov	r3, r1
 8007b90:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b98:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007ba0:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d03a      	beq.n	8007c22 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007bac:	78fa      	ldrb	r2, [r7, #3]
 8007bae:	6879      	ldr	r1, [r7, #4]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	440b      	add	r3, r1
 8007bba:	331c      	adds	r3, #28
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d029      	beq.n	8007c16 <USBD_CDC_DataIn+0x90>
 8007bc2:	78fa      	ldrb	r2, [r7, #3]
 8007bc4:	6879      	ldr	r1, [r7, #4]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4413      	add	r3, r2
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	440b      	add	r3, r1
 8007bd0:	331c      	adds	r3, #28
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	78f9      	ldrb	r1, [r7, #3]
 8007bd6:	68b8      	ldr	r0, [r7, #8]
 8007bd8:	460b      	mov	r3, r1
 8007bda:	00db      	lsls	r3, r3, #3
 8007bdc:	440b      	add	r3, r1
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	4403      	add	r3, r0
 8007be2:	331c      	adds	r3, #28
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	fbb2 f1f3 	udiv	r1, r2, r3
 8007bea:	fb01 f303 	mul.w	r3, r1, r3
 8007bee:	1ad3      	subs	r3, r2, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d110      	bne.n	8007c16 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007bf4:	78fa      	ldrb	r2, [r7, #3]
 8007bf6:	6879      	ldr	r1, [r7, #4]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	440b      	add	r3, r1
 8007c02:	331c      	adds	r3, #28
 8007c04:	2200      	movs	r2, #0
 8007c06:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c08:	78f9      	ldrb	r1, [r7, #3]
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f001 fe1c 	bl	800984c <USBD_LL_Transmit>
 8007c14:	e003      	b.n	8007c1e <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	e000      	b.n	8007c24 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007c22:	2302      	movs	r3, #2
  }
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	460b      	mov	r3, r1
 8007c36:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c3e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007c40:	78fb      	ldrb	r3, [r7, #3]
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f001 fe47 	bl	80098d8 <USBD_LL_GetRxDataSize>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00d      	beq.n	8007c78 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007c6a:	68fa      	ldr	r2, [r7, #12]
 8007c6c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007c70:	4611      	mov	r1, r2
 8007c72:	4798      	blx	r3

    return USBD_OK;
 8007c74:	2300      	movs	r3, #0
 8007c76:	e000      	b.n	8007c7a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007c78:	2302      	movs	r3, #2
  }
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3710      	adds	r7, #16
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	bd80      	pop	{r7, pc}

08007c82 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007c82:	b580      	push	{r7, lr}
 8007c84:	b084      	sub	sp, #16
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c90:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d014      	beq.n	8007cc6 <USBD_CDC_EP0_RxReady+0x44>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007ca2:	2bff      	cmp	r3, #255	@ 0xff
 8007ca4:	d00f      	beq.n	8007cc6 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	68fa      	ldr	r2, [r7, #12]
 8007cb0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007cb4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007cbc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	22ff      	movs	r2, #255	@ 0xff
 8007cc2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007cc6:	2300      	movs	r3, #0
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3710      	adds	r7, #16
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2243      	movs	r2, #67	@ 0x43
 8007cdc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007cde:	4b03      	ldr	r3, [pc, #12]	@ (8007cec <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	370c      	adds	r7, #12
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bc80      	pop	{r7}
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	20000094 	.word	0x20000094

08007cf0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2243      	movs	r2, #67	@ 0x43
 8007cfc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007cfe:	4b03      	ldr	r3, [pc, #12]	@ (8007d0c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bc80      	pop	{r7}
 8007d08:	4770      	bx	lr
 8007d0a:	bf00      	nop
 8007d0c:	20000050 	.word	0x20000050

08007d10 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2243      	movs	r2, #67	@ 0x43
 8007d1c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007d1e:	4b03      	ldr	r3, [pc, #12]	@ (8007d2c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	370c      	adds	r7, #12
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bc80      	pop	{r7}
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	200000d8 	.word	0x200000d8

08007d30 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	220a      	movs	r2, #10
 8007d3c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007d3e:	4b03      	ldr	r3, [pc, #12]	@ (8007d4c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bc80      	pop	{r7}
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	2000000c 	.word	0x2000000c

08007d50 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b085      	sub	sp, #20
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007d5a:	2302      	movs	r3, #2
 8007d5c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d005      	beq.n	8007d70 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3714      	adds	r7, #20
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bc80      	pop	{r7}
 8007d7a:	4770      	bx	lr

08007d7c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b087      	sub	sp, #28
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	60f8      	str	r0, [r7, #12]
 8007d84:	60b9      	str	r1, [r7, #8]
 8007d86:	4613      	mov	r3, r2
 8007d88:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d90:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007d9a:	88fa      	ldrh	r2, [r7, #6]
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007da2:	2300      	movs	r3, #0
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	371c      	adds	r7, #28
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bc80      	pop	{r7}
 8007dac:	4770      	bx	lr

08007dae <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007dae:	b480      	push	{r7}
 8007db0:	b085      	sub	sp, #20
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
 8007db6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dbe:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	683a      	ldr	r2, [r7, #0]
 8007dc4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3714      	adds	r7, #20
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bc80      	pop	{r7}
 8007dd2:	4770      	bx	lr

08007dd4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007de2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d017      	beq.n	8007e1e <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	7c1b      	ldrb	r3, [r3, #16]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d109      	bne.n	8007e0a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007dfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007e00:	2101      	movs	r1, #1
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f001 fd45 	bl	8009892 <USBD_LL_PrepareReceive>
 8007e08:	e007      	b.n	8007e1a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007e10:	2340      	movs	r3, #64	@ 0x40
 8007e12:	2101      	movs	r1, #1
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f001 fd3c 	bl	8009892 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	e000      	b.n	8007e20 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007e1e:	2302      	movs	r3, #2
  }
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	4613      	mov	r3, r2
 8007e34:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d101      	bne.n	8007e40 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007e3c:	2302      	movs	r3, #2
 8007e3e:	e01a      	b.n	8007e76 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d003      	beq.n	8007e52 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d003      	beq.n	8007e60 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	79fa      	ldrb	r2, [r7, #7]
 8007e6c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f001 fbba 	bl	80095e8 <USBD_LL_Init>

  return USBD_OK;
 8007e74:	2300      	movs	r3, #0
}
 8007e76:	4618      	mov	r0, r3
 8007e78:	3710      	adds	r7, #16
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bd80      	pop	{r7, pc}

08007e7e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007e7e:	b480      	push	{r7}
 8007e80:	b085      	sub	sp, #20
 8007e82:	af00      	add	r7, sp, #0
 8007e84:	6078      	str	r0, [r7, #4]
 8007e86:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d006      	beq.n	8007ea0 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	683a      	ldr	r2, [r7, #0]
 8007e96:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	73fb      	strb	r3, [r7, #15]
 8007e9e:	e001      	b.n	8007ea4 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007ea0:	2302      	movs	r3, #2
 8007ea2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3714      	adds	r7, #20
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bc80      	pop	{r7}
 8007eae:	4770      	bx	lr

08007eb0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f001 fbdf 	bl	800967c <USBD_LL_Start>

  return USBD_OK;
 8007ebe:	2300      	movs	r3, #0
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3708      	adds	r7, #8
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	370c      	adds	r7, #12
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bc80      	pop	{r7}
 8007eda:	4770      	bx	lr

08007edc <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007ee8:	2302      	movs	r3, #2
 8007eea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d00c      	beq.n	8007f10 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	78fa      	ldrb	r2, [r7, #3]
 8007f00:	4611      	mov	r1, r2
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	4798      	blx	r3
 8007f06:	4603      	mov	r3, r0
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3710      	adds	r7, #16
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b082      	sub	sp, #8
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
 8007f22:	460b      	mov	r3, r1
 8007f24:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	78fa      	ldrb	r2, [r7, #3]
 8007f30:	4611      	mov	r1, r2
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	4798      	blx	r3

  return USBD_OK;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3708      	adds	r7, #8
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b082      	sub	sp, #8
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
 8007f48:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007f50:	6839      	ldr	r1, [r7, #0]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 ff11 	bl	8008d7a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007f66:	461a      	mov	r2, r3
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007f74:	f003 031f 	and.w	r3, r3, #31
 8007f78:	2b02      	cmp	r3, #2
 8007f7a:	d016      	beq.n	8007faa <USBD_LL_SetupStage+0x6a>
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	d81c      	bhi.n	8007fba <USBD_LL_SetupStage+0x7a>
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <USBD_LL_SetupStage+0x4a>
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d008      	beq.n	8007f9a <USBD_LL_SetupStage+0x5a>
 8007f88:	e017      	b.n	8007fba <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007f90:	4619      	mov	r1, r3
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fa04 	bl	80083a0 <USBD_StdDevReq>
      break;
 8007f98:	e01a      	b.n	8007fd0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 fa66 	bl	8008474 <USBD_StdItfReq>
      break;
 8007fa8:	e012      	b.n	8007fd0 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007fb0:	4619      	mov	r1, r3
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 faa6 	bl	8008504 <USBD_StdEPReq>
      break;
 8007fb8:	e00a      	b.n	8007fd0 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007fc0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f001 fbb7 	bl	800973c <USBD_LL_StallEP>
      break;
 8007fce:	bf00      	nop
  }

  return USBD_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3708      	adds	r7, #8
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bd80      	pop	{r7, pc}

08007fda <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007fda:	b580      	push	{r7, lr}
 8007fdc:	b086      	sub	sp, #24
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	60f8      	str	r0, [r7, #12]
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	607a      	str	r2, [r7, #4]
 8007fe6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007fe8:	7afb      	ldrb	r3, [r7, #11]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d14b      	bne.n	8008086 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007ff4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007ffc:	2b03      	cmp	r3, #3
 8007ffe:	d134      	bne.n	800806a <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	68da      	ldr	r2, [r3, #12]
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	429a      	cmp	r2, r3
 800800a:	d919      	bls.n	8008040 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	68da      	ldr	r2, [r3, #12]
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	691b      	ldr	r3, [r3, #16]
 8008014:	1ad2      	subs	r2, r2, r3
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	68da      	ldr	r2, [r3, #12]
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008022:	429a      	cmp	r2, r3
 8008024:	d203      	bcs.n	800802e <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800802a:	b29b      	uxth	r3, r3
 800802c:	e002      	b.n	8008034 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008032:	b29b      	uxth	r3, r3
 8008034:	461a      	mov	r2, r3
 8008036:	6879      	ldr	r1, [r7, #4]
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f000 ff8d 	bl	8008f58 <USBD_CtlContinueRx>
 800803e:	e038      	b.n	80080b2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008046:	691b      	ldr	r3, [r3, #16]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00a      	beq.n	8008062 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008052:	2b03      	cmp	r3, #3
 8008054:	d105      	bne.n	8008062 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 ff8a 	bl	8008f7c <USBD_CtlSendStatus>
 8008068:	e023      	b.n	80080b2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008070:	2b05      	cmp	r3, #5
 8008072:	d11e      	bne.n	80080b2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 800807c:	2100      	movs	r1, #0
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f001 fb5c 	bl	800973c <USBD_LL_StallEP>
 8008084:	e015      	b.n	80080b2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800808c:	699b      	ldr	r3, [r3, #24]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00d      	beq.n	80080ae <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008098:	2b03      	cmp	r3, #3
 800809a:	d108      	bne.n	80080ae <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080a2:	699b      	ldr	r3, [r3, #24]
 80080a4:	7afa      	ldrb	r2, [r7, #11]
 80080a6:	4611      	mov	r1, r2
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	4798      	blx	r3
 80080ac:	e001      	b.n	80080b2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80080ae:	2302      	movs	r3, #2
 80080b0:	e000      	b.n	80080b4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80080b2:	2300      	movs	r3, #0
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3718      	adds	r7, #24
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	460b      	mov	r3, r1
 80080c6:	607a      	str	r2, [r7, #4]
 80080c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80080ca:	7afb      	ldrb	r3, [r7, #11]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d17f      	bne.n	80081d0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	3314      	adds	r3, #20
 80080d4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d15c      	bne.n	800819a <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	68da      	ldr	r2, [r3, #12]
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d915      	bls.n	8008118 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	68da      	ldr	r2, [r3, #12]
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	1ad2      	subs	r2, r2, r3
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80080fa:	697b      	ldr	r3, [r7, #20]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	b29b      	uxth	r3, r3
 8008100:	461a      	mov	r2, r3
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f000 fef7 	bl	8008ef8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800810a:	2300      	movs	r3, #0
 800810c:	2200      	movs	r2, #0
 800810e:	2100      	movs	r1, #0
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f001 fbbe 	bl	8009892 <USBD_LL_PrepareReceive>
 8008116:	e04e      	b.n	80081b6 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	697a      	ldr	r2, [r7, #20]
 800811e:	6912      	ldr	r2, [r2, #16]
 8008120:	fbb3 f1f2 	udiv	r1, r3, r2
 8008124:	fb01 f202 	mul.w	r2, r1, r2
 8008128:	1a9b      	subs	r3, r3, r2
 800812a:	2b00      	cmp	r3, #0
 800812c:	d11c      	bne.n	8008168 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	689a      	ldr	r2, [r3, #8]
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008136:	429a      	cmp	r2, r3
 8008138:	d316      	bcc.n	8008168 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	689a      	ldr	r2, [r3, #8]
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008144:	429a      	cmp	r2, r3
 8008146:	d20f      	bcs.n	8008168 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008148:	2200      	movs	r2, #0
 800814a:	2100      	movs	r1, #0
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f000 fed3 	bl	8008ef8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800815a:	2300      	movs	r3, #0
 800815c:	2200      	movs	r2, #0
 800815e:	2100      	movs	r1, #0
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f001 fb96 	bl	8009892 <USBD_LL_PrepareReceive>
 8008166:	e026      	b.n	80081b6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00a      	beq.n	800818a <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800817a:	2b03      	cmp	r3, #3
 800817c:	d105      	bne.n	800818a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	68f8      	ldr	r0, [r7, #12]
 8008188:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800818a:	2180      	movs	r1, #128	@ 0x80
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f001 fad5 	bl	800973c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f000 ff05 	bl	8008fa2 <USBD_CtlReceiveStatus>
 8008198:	e00d      	b.n	80081b6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80081a0:	2b04      	cmp	r3, #4
 80081a2:	d004      	beq.n	80081ae <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d103      	bne.n	80081b6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80081ae:	2180      	movs	r1, #128	@ 0x80
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f001 fac3 	bl	800973c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d11d      	bne.n	80081fc <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f7ff fe81 	bl	8007ec8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80081ce:	e015      	b.n	80081fc <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081d6:	695b      	ldr	r3, [r3, #20]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00d      	beq.n	80081f8 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	d108      	bne.n	80081f8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	7afa      	ldrb	r2, [r7, #11]
 80081f0:	4611      	mov	r1, r2
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	4798      	blx	r3
 80081f6:	e001      	b.n	80081fc <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081f8:	2302      	movs	r3, #2
 80081fa:	e000      	b.n	80081fe <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3718      	adds	r7, #24
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}

08008206 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008206:	b580      	push	{r7, lr}
 8008208:	b082      	sub	sp, #8
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800820e:	2340      	movs	r3, #64	@ 0x40
 8008210:	2200      	movs	r2, #0
 8008212:	2100      	movs	r1, #0
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f001 fa4c 	bl	80096b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2240      	movs	r2, #64	@ 0x40
 8008226:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800822a:	2340      	movs	r3, #64	@ 0x40
 800822c:	2200      	movs	r2, #0
 800822e:	2180      	movs	r1, #128	@ 0x80
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f001 fa3e 	bl	80096b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2201      	movs	r2, #1
 800823a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2240      	movs	r2, #64	@ 0x40
 8008240:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2200      	movs	r2, #0
 800824e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008266:	2b00      	cmp	r3, #0
 8008268:	d009      	beq.n	800827e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	6852      	ldr	r2, [r2, #4]
 8008276:	b2d2      	uxtb	r2, r2
 8008278:	4611      	mov	r1, r2
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	4798      	blx	r3
  }

  return USBD_OK;
 800827e:	2300      	movs	r3, #0
}
 8008280:	4618      	mov	r0, r3
 8008282:	3708      	adds	r7, #8
 8008284:	46bd      	mov	sp, r7
 8008286:	bd80      	pop	{r7, pc}

08008288 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	460b      	mov	r3, r1
 8008292:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	78fa      	ldrb	r2, [r7, #3]
 8008298:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bc80      	pop	{r7}
 80082a4:	4770      	bx	lr

080082a6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80082a6:	b480      	push	{r7}
 80082a8:	b083      	sub	sp, #12
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2204      	movs	r2, #4
 80082be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	370c      	adds	r7, #12
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bc80      	pop	{r7}
 80082cc:	4770      	bx	lr

080082ce <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80082ce:	b480      	push	{r7}
 80082d0:	b083      	sub	sp, #12
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082dc:	2b04      	cmp	r3, #4
 80082de:	d105      	bne.n	80082ec <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80082ec:	2300      	movs	r3, #0
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bc80      	pop	{r7}
 80082f6:	4770      	bx	lr

080082f8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008306:	2b03      	cmp	r3, #3
 8008308:	d10b      	bne.n	8008322 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008310:	69db      	ldr	r3, [r3, #28]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d005      	beq.n	8008322 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800831c:	69db      	ldr	r3, [r3, #28]
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008322:	2300      	movs	r3, #0
}
 8008324:	4618      	mov	r0, r3
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800832c:	b480      	push	{r7}
 800832e:	b083      	sub	sp, #12
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	460b      	mov	r3, r1
 8008336:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	370c      	adds	r7, #12
 800833e:	46bd      	mov	sp, r7
 8008340:	bc80      	pop	{r7}
 8008342:	4770      	bx	lr

08008344 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008344:	b480      	push	{r7}
 8008346:	b083      	sub	sp, #12
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	460b      	mov	r3, r1
 800834e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	370c      	adds	r7, #12
 8008356:	46bd      	mov	sp, r7
 8008358:	bc80      	pop	{r7}
 800835a:	4770      	bx	lr

0800835c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	bc80      	pop	{r7}
 800836e:	4770      	bx	lr

08008370 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	6852      	ldr	r2, [r2, #4]
 800838c:	b2d2      	uxtb	r2, r2
 800838e:	4611      	mov	r1, r2
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	4798      	blx	r3

  return USBD_OK;
 8008394:	2300      	movs	r3, #0
}
 8008396:	4618      	mov	r0, r3
 8008398:	3708      	adds	r7, #8
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
	...

080083a0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083aa:	2300      	movs	r3, #0
 80083ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80083b6:	2b40      	cmp	r3, #64	@ 0x40
 80083b8:	d005      	beq.n	80083c6 <USBD_StdDevReq+0x26>
 80083ba:	2b40      	cmp	r3, #64	@ 0x40
 80083bc:	d84f      	bhi.n	800845e <USBD_StdDevReq+0xbe>
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d009      	beq.n	80083d6 <USBD_StdDevReq+0x36>
 80083c2:	2b20      	cmp	r3, #32
 80083c4:	d14b      	bne.n	800845e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	6839      	ldr	r1, [r7, #0]
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	4798      	blx	r3
      break;
 80083d4:	e048      	b.n	8008468 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	785b      	ldrb	r3, [r3, #1]
 80083da:	2b09      	cmp	r3, #9
 80083dc:	d839      	bhi.n	8008452 <USBD_StdDevReq+0xb2>
 80083de:	a201      	add	r2, pc, #4	@ (adr r2, 80083e4 <USBD_StdDevReq+0x44>)
 80083e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e4:	08008435 	.word	0x08008435
 80083e8:	08008449 	.word	0x08008449
 80083ec:	08008453 	.word	0x08008453
 80083f0:	0800843f 	.word	0x0800843f
 80083f4:	08008453 	.word	0x08008453
 80083f8:	08008417 	.word	0x08008417
 80083fc:	0800840d 	.word	0x0800840d
 8008400:	08008453 	.word	0x08008453
 8008404:	0800842b 	.word	0x0800842b
 8008408:	08008421 	.word	0x08008421
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800840c:	6839      	ldr	r1, [r7, #0]
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 f9dc 	bl	80087cc <USBD_GetDescriptor>
          break;
 8008414:	e022      	b.n	800845c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008416:	6839      	ldr	r1, [r7, #0]
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 fb3f 	bl	8008a9c <USBD_SetAddress>
          break;
 800841e:	e01d      	b.n	800845c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008420:	6839      	ldr	r1, [r7, #0]
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fb7e 	bl	8008b24 <USBD_SetConfig>
          break;
 8008428:	e018      	b.n	800845c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800842a:	6839      	ldr	r1, [r7, #0]
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f000 fc07 	bl	8008c40 <USBD_GetConfig>
          break;
 8008432:	e013      	b.n	800845c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008434:	6839      	ldr	r1, [r7, #0]
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 fc37 	bl	8008caa <USBD_GetStatus>
          break;
 800843c:	e00e      	b.n	800845c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800843e:	6839      	ldr	r1, [r7, #0]
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fc65 	bl	8008d10 <USBD_SetFeature>
          break;
 8008446:	e009      	b.n	800845c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008448:	6839      	ldr	r1, [r7, #0]
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fc74 	bl	8008d38 <USBD_ClrFeature>
          break;
 8008450:	e004      	b.n	800845c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008452:	6839      	ldr	r1, [r7, #0]
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 fcc9 	bl	8008dec <USBD_CtlError>
          break;
 800845a:	bf00      	nop
      }
      break;
 800845c:	e004      	b.n	8008468 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800845e:	6839      	ldr	r1, [r7, #0]
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 fcc3 	bl	8008dec <USBD_CtlError>
      break;
 8008466:	bf00      	nop
  }

  return ret;
 8008468:	7bfb      	ldrb	r3, [r7, #15]
}
 800846a:	4618      	mov	r0, r3
 800846c:	3710      	adds	r7, #16
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}
 8008472:	bf00      	nop

08008474 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800847e:	2300      	movs	r3, #0
 8008480:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800848a:	2b40      	cmp	r3, #64	@ 0x40
 800848c:	d005      	beq.n	800849a <USBD_StdItfReq+0x26>
 800848e:	2b40      	cmp	r3, #64	@ 0x40
 8008490:	d82e      	bhi.n	80084f0 <USBD_StdItfReq+0x7c>
 8008492:	2b00      	cmp	r3, #0
 8008494:	d001      	beq.n	800849a <USBD_StdItfReq+0x26>
 8008496:	2b20      	cmp	r3, #32
 8008498:	d12a      	bne.n	80084f0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084a0:	3b01      	subs	r3, #1
 80084a2:	2b02      	cmp	r3, #2
 80084a4:	d81d      	bhi.n	80084e2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	889b      	ldrh	r3, [r3, #4]
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d813      	bhi.n	80084d8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	6839      	ldr	r1, [r7, #0]
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	4798      	blx	r3
 80084be:	4603      	mov	r3, r0
 80084c0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	88db      	ldrh	r3, [r3, #6]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d110      	bne.n	80084ec <USBD_StdItfReq+0x78>
 80084ca:	7bfb      	ldrb	r3, [r7, #15]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d10d      	bne.n	80084ec <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 fd53 	bl	8008f7c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80084d6:	e009      	b.n	80084ec <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80084d8:	6839      	ldr	r1, [r7, #0]
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fc86 	bl	8008dec <USBD_CtlError>
          break;
 80084e0:	e004      	b.n	80084ec <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80084e2:	6839      	ldr	r1, [r7, #0]
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 fc81 	bl	8008dec <USBD_CtlError>
          break;
 80084ea:	e000      	b.n	80084ee <USBD_StdItfReq+0x7a>
          break;
 80084ec:	bf00      	nop
      }
      break;
 80084ee:	e004      	b.n	80084fa <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 fc7a 	bl	8008dec <USBD_CtlError>
      break;
 80084f8:	bf00      	nop
  }

  return USBD_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3710      	adds	r7, #16
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b084      	sub	sp, #16
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800850e:	2300      	movs	r3, #0
 8008510:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	889b      	ldrh	r3, [r3, #4]
 8008516:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008520:	2b40      	cmp	r3, #64	@ 0x40
 8008522:	d007      	beq.n	8008534 <USBD_StdEPReq+0x30>
 8008524:	2b40      	cmp	r3, #64	@ 0x40
 8008526:	f200 8146 	bhi.w	80087b6 <USBD_StdEPReq+0x2b2>
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00a      	beq.n	8008544 <USBD_StdEPReq+0x40>
 800852e:	2b20      	cmp	r3, #32
 8008530:	f040 8141 	bne.w	80087b6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800853a:	689b      	ldr	r3, [r3, #8]
 800853c:	6839      	ldr	r1, [r7, #0]
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	4798      	blx	r3
      break;
 8008542:	e13d      	b.n	80087c0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	781b      	ldrb	r3, [r3, #0]
 8008548:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800854c:	2b20      	cmp	r3, #32
 800854e:	d10a      	bne.n	8008566 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	6839      	ldr	r1, [r7, #0]
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	4798      	blx	r3
 800855e:	4603      	mov	r3, r0
 8008560:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008562:	7bfb      	ldrb	r3, [r7, #15]
 8008564:	e12d      	b.n	80087c2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	785b      	ldrb	r3, [r3, #1]
 800856a:	2b03      	cmp	r3, #3
 800856c:	d007      	beq.n	800857e <USBD_StdEPReq+0x7a>
 800856e:	2b03      	cmp	r3, #3
 8008570:	f300 811b 	bgt.w	80087aa <USBD_StdEPReq+0x2a6>
 8008574:	2b00      	cmp	r3, #0
 8008576:	d072      	beq.n	800865e <USBD_StdEPReq+0x15a>
 8008578:	2b01      	cmp	r3, #1
 800857a:	d03a      	beq.n	80085f2 <USBD_StdEPReq+0xee>
 800857c:	e115      	b.n	80087aa <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008584:	2b02      	cmp	r3, #2
 8008586:	d002      	beq.n	800858e <USBD_StdEPReq+0x8a>
 8008588:	2b03      	cmp	r3, #3
 800858a:	d015      	beq.n	80085b8 <USBD_StdEPReq+0xb4>
 800858c:	e02b      	b.n	80085e6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800858e:	7bbb      	ldrb	r3, [r7, #14]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00c      	beq.n	80085ae <USBD_StdEPReq+0xaa>
 8008594:	7bbb      	ldrb	r3, [r7, #14]
 8008596:	2b80      	cmp	r3, #128	@ 0x80
 8008598:	d009      	beq.n	80085ae <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800859a:	7bbb      	ldrb	r3, [r7, #14]
 800859c:	4619      	mov	r1, r3
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f001 f8cc 	bl	800973c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80085a4:	2180      	movs	r1, #128	@ 0x80
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f001 f8c8 	bl	800973c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80085ac:	e020      	b.n	80085f0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80085ae:	6839      	ldr	r1, [r7, #0]
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fc1b 	bl	8008dec <USBD_CtlError>
              break;
 80085b6:	e01b      	b.n	80085f0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	885b      	ldrh	r3, [r3, #2]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d10e      	bne.n	80085de <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80085c0:	7bbb      	ldrb	r3, [r7, #14]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d00b      	beq.n	80085de <USBD_StdEPReq+0xda>
 80085c6:	7bbb      	ldrb	r3, [r7, #14]
 80085c8:	2b80      	cmp	r3, #128	@ 0x80
 80085ca:	d008      	beq.n	80085de <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	88db      	ldrh	r3, [r3, #6]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d104      	bne.n	80085de <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80085d4:	7bbb      	ldrb	r3, [r7, #14]
 80085d6:	4619      	mov	r1, r3
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f001 f8af 	bl	800973c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 fccc 	bl	8008f7c <USBD_CtlSendStatus>

              break;
 80085e4:	e004      	b.n	80085f0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80085e6:	6839      	ldr	r1, [r7, #0]
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 fbff 	bl	8008dec <USBD_CtlError>
              break;
 80085ee:	bf00      	nop
          }
          break;
 80085f0:	e0e0      	b.n	80087b4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	d002      	beq.n	8008602 <USBD_StdEPReq+0xfe>
 80085fc:	2b03      	cmp	r3, #3
 80085fe:	d015      	beq.n	800862c <USBD_StdEPReq+0x128>
 8008600:	e026      	b.n	8008650 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008602:	7bbb      	ldrb	r3, [r7, #14]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00c      	beq.n	8008622 <USBD_StdEPReq+0x11e>
 8008608:	7bbb      	ldrb	r3, [r7, #14]
 800860a:	2b80      	cmp	r3, #128	@ 0x80
 800860c:	d009      	beq.n	8008622 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800860e:	7bbb      	ldrb	r3, [r7, #14]
 8008610:	4619      	mov	r1, r3
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f001 f892 	bl	800973c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008618:	2180      	movs	r1, #128	@ 0x80
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f001 f88e 	bl	800973c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008620:	e01c      	b.n	800865c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008622:	6839      	ldr	r1, [r7, #0]
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 fbe1 	bl	8008dec <USBD_CtlError>
              break;
 800862a:	e017      	b.n	800865c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	885b      	ldrh	r3, [r3, #2]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d112      	bne.n	800865a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008634:	7bbb      	ldrb	r3, [r7, #14]
 8008636:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800863a:	2b00      	cmp	r3, #0
 800863c:	d004      	beq.n	8008648 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800863e:	7bbb      	ldrb	r3, [r7, #14]
 8008640:	4619      	mov	r1, r3
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f001 f899 	bl	800977a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fc97 	bl	8008f7c <USBD_CtlSendStatus>
              }
              break;
 800864e:	e004      	b.n	800865a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008650:	6839      	ldr	r1, [r7, #0]
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 fbca 	bl	8008dec <USBD_CtlError>
              break;
 8008658:	e000      	b.n	800865c <USBD_StdEPReq+0x158>
              break;
 800865a:	bf00      	nop
          }
          break;
 800865c:	e0aa      	b.n	80087b4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008664:	2b02      	cmp	r3, #2
 8008666:	d002      	beq.n	800866e <USBD_StdEPReq+0x16a>
 8008668:	2b03      	cmp	r3, #3
 800866a:	d032      	beq.n	80086d2 <USBD_StdEPReq+0x1ce>
 800866c:	e097      	b.n	800879e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800866e:	7bbb      	ldrb	r3, [r7, #14]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d007      	beq.n	8008684 <USBD_StdEPReq+0x180>
 8008674:	7bbb      	ldrb	r3, [r7, #14]
 8008676:	2b80      	cmp	r3, #128	@ 0x80
 8008678:	d004      	beq.n	8008684 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800867a:	6839      	ldr	r1, [r7, #0]
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f000 fbb5 	bl	8008dec <USBD_CtlError>
                break;
 8008682:	e091      	b.n	80087a8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008684:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008688:	2b00      	cmp	r3, #0
 800868a:	da0b      	bge.n	80086a4 <USBD_StdEPReq+0x1a0>
 800868c:	7bbb      	ldrb	r3, [r7, #14]
 800868e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008692:	4613      	mov	r3, r2
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	4413      	add	r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	3310      	adds	r3, #16
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	4413      	add	r3, r2
 80086a0:	3304      	adds	r3, #4
 80086a2:	e00b      	b.n	80086bc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80086a4:	7bbb      	ldrb	r3, [r7, #14]
 80086a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086aa:	4613      	mov	r3, r2
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	4413      	add	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	4413      	add	r3, r2
 80086ba:	3304      	adds	r3, #4
 80086bc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2200      	movs	r2, #0
 80086c2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	2202      	movs	r2, #2
 80086c8:	4619      	mov	r1, r3
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 fbf8 	bl	8008ec0 <USBD_CtlSendData>
              break;
 80086d0:	e06a      	b.n	80087a8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80086d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	da11      	bge.n	80086fe <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80086da:	7bbb      	ldrb	r3, [r7, #14]
 80086dc:	f003 020f 	and.w	r2, r3, #15
 80086e0:	6879      	ldr	r1, [r7, #4]
 80086e2:	4613      	mov	r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4413      	add	r3, r2
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	440b      	add	r3, r1
 80086ec:	3318      	adds	r3, #24
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d117      	bne.n	8008724 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80086f4:	6839      	ldr	r1, [r7, #0]
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 fb78 	bl	8008dec <USBD_CtlError>
                  break;
 80086fc:	e054      	b.n	80087a8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80086fe:	7bbb      	ldrb	r3, [r7, #14]
 8008700:	f003 020f 	and.w	r2, r3, #15
 8008704:	6879      	ldr	r1, [r7, #4]
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	440b      	add	r3, r1
 8008710:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d104      	bne.n	8008724 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800871a:	6839      	ldr	r1, [r7, #0]
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fb65 	bl	8008dec <USBD_CtlError>
                  break;
 8008722:	e041      	b.n	80087a8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008724:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008728:	2b00      	cmp	r3, #0
 800872a:	da0b      	bge.n	8008744 <USBD_StdEPReq+0x240>
 800872c:	7bbb      	ldrb	r3, [r7, #14]
 800872e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008732:	4613      	mov	r3, r2
 8008734:	009b      	lsls	r3, r3, #2
 8008736:	4413      	add	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	3310      	adds	r3, #16
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	4413      	add	r3, r2
 8008740:	3304      	adds	r3, #4
 8008742:	e00b      	b.n	800875c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008744:	7bbb      	ldrb	r3, [r7, #14]
 8008746:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800874a:	4613      	mov	r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	4413      	add	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008756:	687a      	ldr	r2, [r7, #4]
 8008758:	4413      	add	r3, r2
 800875a:	3304      	adds	r3, #4
 800875c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800875e:	7bbb      	ldrb	r3, [r7, #14]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d002      	beq.n	800876a <USBD_StdEPReq+0x266>
 8008764:	7bbb      	ldrb	r3, [r7, #14]
 8008766:	2b80      	cmp	r3, #128	@ 0x80
 8008768:	d103      	bne.n	8008772 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2200      	movs	r2, #0
 800876e:	601a      	str	r2, [r3, #0]
 8008770:	e00e      	b.n	8008790 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008772:	7bbb      	ldrb	r3, [r7, #14]
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f001 f81e 	bl	80097b8 <USBD_LL_IsStallEP>
 800877c:	4603      	mov	r3, r0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d003      	beq.n	800878a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	2201      	movs	r2, #1
 8008786:	601a      	str	r2, [r3, #0]
 8008788:	e002      	b.n	8008790 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	2200      	movs	r2, #0
 800878e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	2202      	movs	r2, #2
 8008794:	4619      	mov	r1, r3
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fb92 	bl	8008ec0 <USBD_CtlSendData>
              break;
 800879c:	e004      	b.n	80087a8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800879e:	6839      	ldr	r1, [r7, #0]
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fb23 	bl	8008dec <USBD_CtlError>
              break;
 80087a6:	bf00      	nop
          }
          break;
 80087a8:	e004      	b.n	80087b4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80087aa:	6839      	ldr	r1, [r7, #0]
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 fb1d 	bl	8008dec <USBD_CtlError>
          break;
 80087b2:	bf00      	nop
      }
      break;
 80087b4:	e004      	b.n	80087c0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80087b6:	6839      	ldr	r1, [r7, #0]
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fb17 	bl	8008dec <USBD_CtlError>
      break;
 80087be:	bf00      	nop
  }

  return ret;
 80087c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
	...

080087cc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087d6:	2300      	movs	r3, #0
 80087d8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80087da:	2300      	movs	r3, #0
 80087dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80087de:	2300      	movs	r3, #0
 80087e0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	885b      	ldrh	r3, [r3, #2]
 80087e6:	0a1b      	lsrs	r3, r3, #8
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	3b01      	subs	r3, #1
 80087ec:	2b06      	cmp	r3, #6
 80087ee:	f200 8128 	bhi.w	8008a42 <USBD_GetDescriptor+0x276>
 80087f2:	a201      	add	r2, pc, #4	@ (adr r2, 80087f8 <USBD_GetDescriptor+0x2c>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	08008815 	.word	0x08008815
 80087fc:	0800882d 	.word	0x0800882d
 8008800:	0800886d 	.word	0x0800886d
 8008804:	08008a43 	.word	0x08008a43
 8008808:	08008a43 	.word	0x08008a43
 800880c:	080089e3 	.word	0x080089e3
 8008810:	08008a0f 	.word	0x08008a0f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	7c12      	ldrb	r2, [r2, #16]
 8008820:	f107 0108 	add.w	r1, r7, #8
 8008824:	4610      	mov	r0, r2
 8008826:	4798      	blx	r3
 8008828:	60f8      	str	r0, [r7, #12]
      break;
 800882a:	e112      	b.n	8008a52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	7c1b      	ldrb	r3, [r3, #16]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d10d      	bne.n	8008850 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800883a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800883c:	f107 0208 	add.w	r2, r7, #8
 8008840:	4610      	mov	r0, r2
 8008842:	4798      	blx	r3
 8008844:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	3301      	adds	r3, #1
 800884a:	2202      	movs	r2, #2
 800884c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800884e:	e100      	b.n	8008a52 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008858:	f107 0208 	add.w	r2, r7, #8
 800885c:	4610      	mov	r0, r2
 800885e:	4798      	blx	r3
 8008860:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	3301      	adds	r3, #1
 8008866:	2202      	movs	r2, #2
 8008868:	701a      	strb	r2, [r3, #0]
      break;
 800886a:	e0f2      	b.n	8008a52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	885b      	ldrh	r3, [r3, #2]
 8008870:	b2db      	uxtb	r3, r3
 8008872:	2b05      	cmp	r3, #5
 8008874:	f200 80ac 	bhi.w	80089d0 <USBD_GetDescriptor+0x204>
 8008878:	a201      	add	r2, pc, #4	@ (adr r2, 8008880 <USBD_GetDescriptor+0xb4>)
 800887a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887e:	bf00      	nop
 8008880:	08008899 	.word	0x08008899
 8008884:	080088cd 	.word	0x080088cd
 8008888:	08008901 	.word	0x08008901
 800888c:	08008935 	.word	0x08008935
 8008890:	08008969 	.word	0x08008969
 8008894:	0800899d 	.word	0x0800899d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d00b      	beq.n	80088bc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	687a      	ldr	r2, [r7, #4]
 80088ae:	7c12      	ldrb	r2, [r2, #16]
 80088b0:	f107 0108 	add.w	r1, r7, #8
 80088b4:	4610      	mov	r0, r2
 80088b6:	4798      	blx	r3
 80088b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088ba:	e091      	b.n	80089e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088bc:	6839      	ldr	r1, [r7, #0]
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 fa94 	bl	8008dec <USBD_CtlError>
            err++;
 80088c4:	7afb      	ldrb	r3, [r7, #11]
 80088c6:	3301      	adds	r3, #1
 80088c8:	72fb      	strb	r3, [r7, #11]
          break;
 80088ca:	e089      	b.n	80089e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00b      	beq.n	80088f0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	7c12      	ldrb	r2, [r2, #16]
 80088e4:	f107 0108 	add.w	r1, r7, #8
 80088e8:	4610      	mov	r0, r2
 80088ea:	4798      	blx	r3
 80088ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088ee:	e077      	b.n	80089e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80088f0:	6839      	ldr	r1, [r7, #0]
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 fa7a 	bl	8008dec <USBD_CtlError>
            err++;
 80088f8:	7afb      	ldrb	r3, [r7, #11]
 80088fa:	3301      	adds	r3, #1
 80088fc:	72fb      	strb	r3, [r7, #11]
          break;
 80088fe:	e06f      	b.n	80089e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00b      	beq.n	8008924 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	687a      	ldr	r2, [r7, #4]
 8008916:	7c12      	ldrb	r2, [r2, #16]
 8008918:	f107 0108 	add.w	r1, r7, #8
 800891c:	4610      	mov	r0, r2
 800891e:	4798      	blx	r3
 8008920:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008922:	e05d      	b.n	80089e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 fa60 	bl	8008dec <USBD_CtlError>
            err++;
 800892c:	7afb      	ldrb	r3, [r7, #11]
 800892e:	3301      	adds	r3, #1
 8008930:	72fb      	strb	r3, [r7, #11]
          break;
 8008932:	e055      	b.n	80089e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800893a:	691b      	ldr	r3, [r3, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00b      	beq.n	8008958 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008946:	691b      	ldr	r3, [r3, #16]
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	7c12      	ldrb	r2, [r2, #16]
 800894c:	f107 0108 	add.w	r1, r7, #8
 8008950:	4610      	mov	r0, r2
 8008952:	4798      	blx	r3
 8008954:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008956:	e043      	b.n	80089e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008958:	6839      	ldr	r1, [r7, #0]
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 fa46 	bl	8008dec <USBD_CtlError>
            err++;
 8008960:	7afb      	ldrb	r3, [r7, #11]
 8008962:	3301      	adds	r3, #1
 8008964:	72fb      	strb	r3, [r7, #11]
          break;
 8008966:	e03b      	b.n	80089e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d00b      	beq.n	800898c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800897a:	695b      	ldr	r3, [r3, #20]
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	7c12      	ldrb	r2, [r2, #16]
 8008980:	f107 0108 	add.w	r1, r7, #8
 8008984:	4610      	mov	r0, r2
 8008986:	4798      	blx	r3
 8008988:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800898a:	e029      	b.n	80089e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800898c:	6839      	ldr	r1, [r7, #0]
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 fa2c 	bl	8008dec <USBD_CtlError>
            err++;
 8008994:	7afb      	ldrb	r3, [r7, #11]
 8008996:	3301      	adds	r3, #1
 8008998:	72fb      	strb	r3, [r7, #11]
          break;
 800899a:	e021      	b.n	80089e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d00b      	beq.n	80089c0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089ae:	699b      	ldr	r3, [r3, #24]
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	7c12      	ldrb	r2, [r2, #16]
 80089b4:	f107 0108 	add.w	r1, r7, #8
 80089b8:	4610      	mov	r0, r2
 80089ba:	4798      	blx	r3
 80089bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089be:	e00f      	b.n	80089e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089c0:	6839      	ldr	r1, [r7, #0]
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 fa12 	bl	8008dec <USBD_CtlError>
            err++;
 80089c8:	7afb      	ldrb	r3, [r7, #11]
 80089ca:	3301      	adds	r3, #1
 80089cc:	72fb      	strb	r3, [r7, #11]
          break;
 80089ce:	e007      	b.n	80089e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80089d0:	6839      	ldr	r1, [r7, #0]
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 fa0a 	bl	8008dec <USBD_CtlError>
          err++;
 80089d8:	7afb      	ldrb	r3, [r7, #11]
 80089da:	3301      	adds	r3, #1
 80089dc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80089de:	e038      	b.n	8008a52 <USBD_GetDescriptor+0x286>
 80089e0:	e037      	b.n	8008a52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	7c1b      	ldrb	r3, [r3, #16]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d109      	bne.n	80089fe <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80089f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089f2:	f107 0208 	add.w	r2, r7, #8
 80089f6:	4610      	mov	r0, r2
 80089f8:	4798      	blx	r3
 80089fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089fc:	e029      	b.n	8008a52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80089fe:	6839      	ldr	r1, [r7, #0]
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f9f3 	bl	8008dec <USBD_CtlError>
        err++;
 8008a06:	7afb      	ldrb	r3, [r7, #11]
 8008a08:	3301      	adds	r3, #1
 8008a0a:	72fb      	strb	r3, [r7, #11]
      break;
 8008a0c:	e021      	b.n	8008a52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	7c1b      	ldrb	r3, [r3, #16]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d10d      	bne.n	8008a32 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a1e:	f107 0208 	add.w	r2, r7, #8
 8008a22:	4610      	mov	r0, r2
 8008a24:	4798      	blx	r3
 8008a26:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	2207      	movs	r2, #7
 8008a2e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a30:	e00f      	b.n	8008a52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008a32:	6839      	ldr	r1, [r7, #0]
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 f9d9 	bl	8008dec <USBD_CtlError>
        err++;
 8008a3a:	7afb      	ldrb	r3, [r7, #11]
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	72fb      	strb	r3, [r7, #11]
      break;
 8008a40:	e007      	b.n	8008a52 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008a42:	6839      	ldr	r1, [r7, #0]
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 f9d1 	bl	8008dec <USBD_CtlError>
      err++;
 8008a4a:	7afb      	ldrb	r3, [r7, #11]
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	72fb      	strb	r3, [r7, #11]
      break;
 8008a50:	bf00      	nop
  }

  if (err != 0U)
 8008a52:	7afb      	ldrb	r3, [r7, #11]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d11c      	bne.n	8008a92 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008a58:	893b      	ldrh	r3, [r7, #8]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d011      	beq.n	8008a82 <USBD_GetDescriptor+0x2b6>
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	88db      	ldrh	r3, [r3, #6]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d00d      	beq.n	8008a82 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	88da      	ldrh	r2, [r3, #6]
 8008a6a:	893b      	ldrh	r3, [r7, #8]
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	bf28      	it	cs
 8008a70:	4613      	movcs	r3, r2
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a76:	893b      	ldrh	r3, [r7, #8]
 8008a78:	461a      	mov	r2, r3
 8008a7a:	68f9      	ldr	r1, [r7, #12]
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fa1f 	bl	8008ec0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	88db      	ldrh	r3, [r3, #6]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d104      	bne.n	8008a94 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 fa76 	bl	8008f7c <USBD_CtlSendStatus>
 8008a90:	e000      	b.n	8008a94 <USBD_GetDescriptor+0x2c8>
    return;
 8008a92:	bf00      	nop
    }
  }
}
 8008a94:	3710      	adds	r7, #16
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop

08008a9c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
 8008aa4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	889b      	ldrh	r3, [r3, #4]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d130      	bne.n	8008b10 <USBD_SetAddress+0x74>
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	88db      	ldrh	r3, [r3, #6]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d12c      	bne.n	8008b10 <USBD_SetAddress+0x74>
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	885b      	ldrh	r3, [r3, #2]
 8008aba:	2b7f      	cmp	r3, #127	@ 0x7f
 8008abc:	d828      	bhi.n	8008b10 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	885b      	ldrh	r3, [r3, #2]
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ac8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ad0:	2b03      	cmp	r3, #3
 8008ad2:	d104      	bne.n	8008ade <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008ad4:	6839      	ldr	r1, [r7, #0]
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f988 	bl	8008dec <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008adc:	e01d      	b.n	8008b1a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	7bfa      	ldrb	r2, [r7, #15]
 8008ae2:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008ae6:	7bfb      	ldrb	r3, [r7, #15]
 8008ae8:	4619      	mov	r1, r3
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 fe8f 	bl	800980e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 fa43 	bl	8008f7c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008af6:	7bfb      	ldrb	r3, [r7, #15]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d004      	beq.n	8008b06 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2202      	movs	r2, #2
 8008b00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b04:	e009      	b.n	8008b1a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b0e:	e004      	b.n	8008b1a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008b10:	6839      	ldr	r1, [r7, #0]
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f96a 	bl	8008dec <USBD_CtlError>
  }
}
 8008b18:	bf00      	nop
 8008b1a:	bf00      	nop
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
	...

08008b24 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	885b      	ldrh	r3, [r3, #2]
 8008b32:	b2da      	uxtb	r2, r3
 8008b34:	4b41      	ldr	r3, [pc, #260]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008b36:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008b38:	4b40      	ldr	r3, [pc, #256]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d904      	bls.n	8008b4a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008b40:	6839      	ldr	r1, [r7, #0]
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f952 	bl	8008dec <USBD_CtlError>
 8008b48:	e075      	b.n	8008c36 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b50:	2b02      	cmp	r3, #2
 8008b52:	d002      	beq.n	8008b5a <USBD_SetConfig+0x36>
 8008b54:	2b03      	cmp	r3, #3
 8008b56:	d023      	beq.n	8008ba0 <USBD_SetConfig+0x7c>
 8008b58:	e062      	b.n	8008c20 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008b5a:	4b38      	ldr	r3, [pc, #224]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d01a      	beq.n	8008b98 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008b62:	4b36      	ldr	r3, [pc, #216]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008b64:	781b      	ldrb	r3, [r3, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2203      	movs	r2, #3
 8008b70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008b74:	4b31      	ldr	r3, [pc, #196]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	4619      	mov	r1, r3
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7ff f9ae 	bl	8007edc <USBD_SetClassConfig>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d104      	bne.n	8008b90 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008b86:	6839      	ldr	r1, [r7, #0]
 8008b88:	6878      	ldr	r0, [r7, #4]
 8008b8a:	f000 f92f 	bl	8008dec <USBD_CtlError>
            return;
 8008b8e:	e052      	b.n	8008c36 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 f9f3 	bl	8008f7c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008b96:	e04e      	b.n	8008c36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f000 f9ef 	bl	8008f7c <USBD_CtlSendStatus>
        break;
 8008b9e:	e04a      	b.n	8008c36 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008ba0:	4b26      	ldr	r3, [pc, #152]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008ba2:	781b      	ldrb	r3, [r3, #0]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d112      	bne.n	8008bce <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2202      	movs	r2, #2
 8008bac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008bb0:	4b22      	ldr	r3, [pc, #136]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008bba:	4b20      	ldr	r3, [pc, #128]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f7ff f9aa 	bl	8007f1a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 f9d8 	bl	8008f7c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008bcc:	e033      	b.n	8008c36 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008bce:	4b1b      	ldr	r3, [pc, #108]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	d01d      	beq.n	8008c18 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	685b      	ldr	r3, [r3, #4]
 8008be0:	b2db      	uxtb	r3, r3
 8008be2:	4619      	mov	r1, r3
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f7ff f998 	bl	8007f1a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008bea:	4b14      	ldr	r3, [pc, #80]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	461a      	mov	r2, r3
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008bf4:	4b11      	ldr	r3, [pc, #68]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7ff f96e 	bl	8007edc <USBD_SetClassConfig>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b02      	cmp	r3, #2
 8008c04:	d104      	bne.n	8008c10 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008c06:	6839      	ldr	r1, [r7, #0]
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 f8ef 	bl	8008dec <USBD_CtlError>
            return;
 8008c0e:	e012      	b.n	8008c36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 f9b3 	bl	8008f7c <USBD_CtlSendStatus>
        break;
 8008c16:	e00e      	b.n	8008c36 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f000 f9af 	bl	8008f7c <USBD_CtlSendStatus>
        break;
 8008c1e:	e00a      	b.n	8008c36 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008c20:	6839      	ldr	r1, [r7, #0]
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f000 f8e2 	bl	8008dec <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008c28:	4b04      	ldr	r3, [pc, #16]	@ (8008c3c <USBD_SetConfig+0x118>)
 8008c2a:	781b      	ldrb	r3, [r3, #0]
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f7ff f973 	bl	8007f1a <USBD_ClrClassConfig>
        break;
 8008c34:	bf00      	nop
    }
  }
}
 8008c36:	3708      	adds	r7, #8
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	200003f8 	.word	0x200003f8

08008c40 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	88db      	ldrh	r3, [r3, #6]
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d004      	beq.n	8008c5c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008c52:	6839      	ldr	r1, [r7, #0]
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f8c9 	bl	8008dec <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008c5a:	e022      	b.n	8008ca2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	dc02      	bgt.n	8008c6c <USBD_GetConfig+0x2c>
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	dc03      	bgt.n	8008c72 <USBD_GetConfig+0x32>
 8008c6a:	e015      	b.n	8008c98 <USBD_GetConfig+0x58>
 8008c6c:	2b03      	cmp	r3, #3
 8008c6e:	d00b      	beq.n	8008c88 <USBD_GetConfig+0x48>
 8008c70:	e012      	b.n	8008c98 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2200      	movs	r2, #0
 8008c76:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	3308      	adds	r3, #8
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 f91d 	bl	8008ec0 <USBD_CtlSendData>
        break;
 8008c86:	e00c      	b.n	8008ca2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	3304      	adds	r3, #4
 8008c8c:	2201      	movs	r2, #1
 8008c8e:	4619      	mov	r1, r3
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 f915 	bl	8008ec0 <USBD_CtlSendData>
        break;
 8008c96:	e004      	b.n	8008ca2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008c98:	6839      	ldr	r1, [r7, #0]
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f8a6 	bl	8008dec <USBD_CtlError>
        break;
 8008ca0:	bf00      	nop
}
 8008ca2:	bf00      	nop
 8008ca4:	3708      	adds	r7, #8
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b082      	sub	sp, #8
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d81e      	bhi.n	8008cfe <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	88db      	ldrh	r3, [r3, #6]
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d004      	beq.n	8008cd2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008cc8:	6839      	ldr	r1, [r7, #0]
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 f88e 	bl	8008dec <USBD_CtlError>
        break;
 8008cd0:	e01a      	b.n	8008d08 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d005      	beq.n	8008cee <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	68db      	ldr	r3, [r3, #12]
 8008ce6:	f043 0202 	orr.w	r2, r3, #2
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	330c      	adds	r3, #12
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	4619      	mov	r1, r3
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f8e2 	bl	8008ec0 <USBD_CtlSendData>
      break;
 8008cfc:	e004      	b.n	8008d08 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008cfe:	6839      	ldr	r1, [r7, #0]
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 f873 	bl	8008dec <USBD_CtlError>
      break;
 8008d06:	bf00      	nop
  }
}
 8008d08:	bf00      	nop
 8008d0a:	3708      	adds	r7, #8
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	885b      	ldrh	r3, [r3, #2]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d106      	bne.n	8008d30 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2201      	movs	r2, #1
 8008d26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 f926 	bl	8008f7c <USBD_CtlSendStatus>
  }
}
 8008d30:	bf00      	nop
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d48:	3b01      	subs	r3, #1
 8008d4a:	2b02      	cmp	r3, #2
 8008d4c:	d80b      	bhi.n	8008d66 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	885b      	ldrh	r3, [r3, #2]
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d10c      	bne.n	8008d70 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2200      	movs	r2, #0
 8008d5a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 f90c 	bl	8008f7c <USBD_CtlSendStatus>
      }
      break;
 8008d64:	e004      	b.n	8008d70 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008d66:	6839      	ldr	r1, [r7, #0]
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 f83f 	bl	8008dec <USBD_CtlError>
      break;
 8008d6e:	e000      	b.n	8008d72 <USBD_ClrFeature+0x3a>
      break;
 8008d70:	bf00      	nop
  }
}
 8008d72:	bf00      	nop
 8008d74:	3708      	adds	r7, #8
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}

08008d7a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b083      	sub	sp, #12
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
 8008d82:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	781a      	ldrb	r2, [r3, #0]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	785a      	ldrb	r2, [r3, #1]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	3302      	adds	r3, #2
 8008d98:	781b      	ldrb	r3, [r3, #0]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	3303      	adds	r3, #3
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	021b      	lsls	r3, r3, #8
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	4413      	add	r3, r2
 8008da8:	b29a      	uxth	r2, r3
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	3304      	adds	r3, #4
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	461a      	mov	r2, r3
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	3305      	adds	r3, #5
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	021b      	lsls	r3, r3, #8
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	4413      	add	r3, r2
 8008dc2:	b29a      	uxth	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	3306      	adds	r3, #6
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	461a      	mov	r2, r3
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	3307      	adds	r3, #7
 8008dd4:	781b      	ldrb	r3, [r3, #0]
 8008dd6:	021b      	lsls	r3, r3, #8
 8008dd8:	b29b      	uxth	r3, r3
 8008dda:	4413      	add	r3, r2
 8008ddc:	b29a      	uxth	r2, r3
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	80da      	strh	r2, [r3, #6]

}
 8008de2:	bf00      	nop
 8008de4:	370c      	adds	r7, #12
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bc80      	pop	{r7}
 8008dea:	4770      	bx	lr

08008dec <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008df6:	2180      	movs	r1, #128	@ 0x80
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fc9f 	bl	800973c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008dfe:	2100      	movs	r1, #0
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f000 fc9b 	bl	800973c <USBD_LL_StallEP>
}
 8008e06:	bf00      	nop
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b086      	sub	sp, #24
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	60f8      	str	r0, [r7, #12]
 8008e16:	60b9      	str	r1, [r7, #8]
 8008e18:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d032      	beq.n	8008e8a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008e24:	68f8      	ldr	r0, [r7, #12]
 8008e26:	f000 f834 	bl	8008e92 <USBD_GetLen>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	005b      	lsls	r3, r3, #1
 8008e32:	b29a      	uxth	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008e38:	7dfb      	ldrb	r3, [r7, #23]
 8008e3a:	1c5a      	adds	r2, r3, #1
 8008e3c:	75fa      	strb	r2, [r7, #23]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	4413      	add	r3, r2
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	7812      	ldrb	r2, [r2, #0]
 8008e48:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008e4a:	7dfb      	ldrb	r3, [r7, #23]
 8008e4c:	1c5a      	adds	r2, r3, #1
 8008e4e:	75fa      	strb	r2, [r7, #23]
 8008e50:	461a      	mov	r2, r3
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	4413      	add	r3, r2
 8008e56:	2203      	movs	r2, #3
 8008e58:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008e5a:	e012      	b.n	8008e82 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	1c5a      	adds	r2, r3, #1
 8008e60:	60fa      	str	r2, [r7, #12]
 8008e62:	7dfa      	ldrb	r2, [r7, #23]
 8008e64:	1c51      	adds	r1, r2, #1
 8008e66:	75f9      	strb	r1, [r7, #23]
 8008e68:	4611      	mov	r1, r2
 8008e6a:	68ba      	ldr	r2, [r7, #8]
 8008e6c:	440a      	add	r2, r1
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008e72:	7dfb      	ldrb	r3, [r7, #23]
 8008e74:	1c5a      	adds	r2, r3, #1
 8008e76:	75fa      	strb	r2, [r7, #23]
 8008e78:	461a      	mov	r2, r3
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	2200      	movs	r2, #0
 8008e80:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d1e8      	bne.n	8008e5c <USBD_GetString+0x4e>
    }
  }
}
 8008e8a:	bf00      	nop
 8008e8c:	3718      	adds	r7, #24
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}

08008e92 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008e92:	b480      	push	{r7}
 8008e94:	b085      	sub	sp, #20
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008e9e:	e005      	b.n	8008eac <USBD_GetLen+0x1a>
  {
    len++;
 8008ea0:	7bfb      	ldrb	r3, [r7, #15]
 8008ea2:	3301      	adds	r3, #1
 8008ea4:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d1f5      	bne.n	8008ea0 <USBD_GetLen+0xe>
  }

  return len;
 8008eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3714      	adds	r7, #20
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bc80      	pop	{r7}
 8008ebe:	4770      	bx	lr

08008ec0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b084      	sub	sp, #16
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	4613      	mov	r3, r2
 8008ecc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2202      	movs	r2, #2
 8008ed2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ed6:	88fa      	ldrh	r2, [r7, #6]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008edc:	88fa      	ldrh	r2, [r7, #6]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ee2:	88fb      	ldrh	r3, [r7, #6]
 8008ee4:	68ba      	ldr	r2, [r7, #8]
 8008ee6:	2100      	movs	r1, #0
 8008ee8:	68f8      	ldr	r0, [r7, #12]
 8008eea:	f000 fcaf 	bl	800984c <USBD_LL_Transmit>

  return USBD_OK;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3710      	adds	r7, #16
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	60f8      	str	r0, [r7, #12]
 8008f00:	60b9      	str	r1, [r7, #8]
 8008f02:	4613      	mov	r3, r2
 8008f04:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f06:	88fb      	ldrh	r3, [r7, #6]
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	2100      	movs	r1, #0
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f000 fc9d 	bl	800984c <USBD_LL_Transmit>

  return USBD_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	4613      	mov	r3, r2
 8008f28:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2203      	movs	r2, #3
 8008f2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008f32:	88fa      	ldrh	r2, [r7, #6]
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008f3a:	88fa      	ldrh	r2, [r7, #6]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f42:	88fb      	ldrh	r3, [r7, #6]
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	2100      	movs	r1, #0
 8008f48:	68f8      	ldr	r0, [r7, #12]
 8008f4a:	f000 fca2 	bl	8009892 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b084      	sub	sp, #16
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	4613      	mov	r3, r2
 8008f64:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f66:	88fb      	ldrh	r3, [r7, #6]
 8008f68:	68ba      	ldr	r2, [r7, #8]
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	68f8      	ldr	r0, [r7, #12]
 8008f6e:	f000 fc90 	bl	8009892 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2204      	movs	r2, #4
 8008f88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	2200      	movs	r2, #0
 8008f90:	2100      	movs	r1, #0
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f000 fc5a 	bl	800984c <USBD_LL_Transmit>

  return USBD_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3708      	adds	r7, #8
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b082      	sub	sp, #8
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2205      	movs	r2, #5
 8008fae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	2100      	movs	r1, #0
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 fc6a 	bl	8009892 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008fbe:	2300      	movs	r3, #0
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008fcc:	2200      	movs	r2, #0
 8008fce:	4912      	ldr	r1, [pc, #72]	@ (8009018 <MX_USB_DEVICE_Init+0x50>)
 8008fd0:	4812      	ldr	r0, [pc, #72]	@ (800901c <MX_USB_DEVICE_Init+0x54>)
 8008fd2:	f7fe ff29 	bl	8007e28 <USBD_Init>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d001      	beq.n	8008fe0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008fdc:	f7f8 fbf0 	bl	80017c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008fe0:	490f      	ldr	r1, [pc, #60]	@ (8009020 <MX_USB_DEVICE_Init+0x58>)
 8008fe2:	480e      	ldr	r0, [pc, #56]	@ (800901c <MX_USB_DEVICE_Init+0x54>)
 8008fe4:	f7fe ff4b 	bl	8007e7e <USBD_RegisterClass>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d001      	beq.n	8008ff2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008fee:	f7f8 fbe7 	bl	80017c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008ff2:	490c      	ldr	r1, [pc, #48]	@ (8009024 <MX_USB_DEVICE_Init+0x5c>)
 8008ff4:	4809      	ldr	r0, [pc, #36]	@ (800901c <MX_USB_DEVICE_Init+0x54>)
 8008ff6:	f7fe feab 	bl	8007d50 <USBD_CDC_RegisterInterface>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d001      	beq.n	8009004 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009000:	f7f8 fbde 	bl	80017c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009004:	4805      	ldr	r0, [pc, #20]	@ (800901c <MX_USB_DEVICE_Init+0x54>)
 8009006:	f7fe ff53 	bl	8007eb0 <USBD_Start>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d001      	beq.n	8009014 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009010:	f7f8 fbd6 	bl	80017c0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009014:	bf00      	nop
 8009016:	bd80      	pop	{r7, pc}
 8009018:	2000012c 	.word	0x2000012c
 800901c:	200003fc 	.word	0x200003fc
 8009020:	20000018 	.word	0x20000018
 8009024:	2000011c 	.word	0x2000011c

08009028 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800902c:	2200      	movs	r2, #0
 800902e:	4905      	ldr	r1, [pc, #20]	@ (8009044 <CDC_Init_FS+0x1c>)
 8009030:	4805      	ldr	r0, [pc, #20]	@ (8009048 <CDC_Init_FS+0x20>)
 8009032:	f7fe fea3 	bl	8007d7c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009036:	4905      	ldr	r1, [pc, #20]	@ (800904c <CDC_Init_FS+0x24>)
 8009038:	4803      	ldr	r0, [pc, #12]	@ (8009048 <CDC_Init_FS+0x20>)
 800903a:	f7fe feb8 	bl	8007dae <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800903e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009040:	4618      	mov	r0, r3
 8009042:	bd80      	pop	{r7, pc}
 8009044:	20000ac0 	.word	0x20000ac0
 8009048:	200003fc 	.word	0x200003fc
 800904c:	200006c0 	.word	0x200006c0

08009050 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009050:	b480      	push	{r7}
 8009052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009054:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009056:	4618      	mov	r0, r3
 8009058:	46bd      	mov	sp, r7
 800905a:	bc80      	pop	{r7}
 800905c:	4770      	bx	lr
	...

08009060 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009060:	b480      	push	{r7}
 8009062:	b083      	sub	sp, #12
 8009064:	af00      	add	r7, sp, #0
 8009066:	4603      	mov	r3, r0
 8009068:	6039      	str	r1, [r7, #0]
 800906a:	71fb      	strb	r3, [r7, #7]
 800906c:	4613      	mov	r3, r2
 800906e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009070:	79fb      	ldrb	r3, [r7, #7]
 8009072:	2b23      	cmp	r3, #35	@ 0x23
 8009074:	d84a      	bhi.n	800910c <CDC_Control_FS+0xac>
 8009076:	a201      	add	r2, pc, #4	@ (adr r2, 800907c <CDC_Control_FS+0x1c>)
 8009078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800907c:	0800910d 	.word	0x0800910d
 8009080:	0800910d 	.word	0x0800910d
 8009084:	0800910d 	.word	0x0800910d
 8009088:	0800910d 	.word	0x0800910d
 800908c:	0800910d 	.word	0x0800910d
 8009090:	0800910d 	.word	0x0800910d
 8009094:	0800910d 	.word	0x0800910d
 8009098:	0800910d 	.word	0x0800910d
 800909c:	0800910d 	.word	0x0800910d
 80090a0:	0800910d 	.word	0x0800910d
 80090a4:	0800910d 	.word	0x0800910d
 80090a8:	0800910d 	.word	0x0800910d
 80090ac:	0800910d 	.word	0x0800910d
 80090b0:	0800910d 	.word	0x0800910d
 80090b4:	0800910d 	.word	0x0800910d
 80090b8:	0800910d 	.word	0x0800910d
 80090bc:	0800910d 	.word	0x0800910d
 80090c0:	0800910d 	.word	0x0800910d
 80090c4:	0800910d 	.word	0x0800910d
 80090c8:	0800910d 	.word	0x0800910d
 80090cc:	0800910d 	.word	0x0800910d
 80090d0:	0800910d 	.word	0x0800910d
 80090d4:	0800910d 	.word	0x0800910d
 80090d8:	0800910d 	.word	0x0800910d
 80090dc:	0800910d 	.word	0x0800910d
 80090e0:	0800910d 	.word	0x0800910d
 80090e4:	0800910d 	.word	0x0800910d
 80090e8:	0800910d 	.word	0x0800910d
 80090ec:	0800910d 	.word	0x0800910d
 80090f0:	0800910d 	.word	0x0800910d
 80090f4:	0800910d 	.word	0x0800910d
 80090f8:	0800910d 	.word	0x0800910d
 80090fc:	0800910d 	.word	0x0800910d
 8009100:	0800910d 	.word	0x0800910d
 8009104:	0800910d 	.word	0x0800910d
 8009108:	0800910d 	.word	0x0800910d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800910c:	bf00      	nop
  }

  return (USBD_OK);
 800910e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009110:	4618      	mov	r0, r3
 8009112:	370c      	adds	r7, #12
 8009114:	46bd      	mov	sp, r7
 8009116:	bc80      	pop	{r7}
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop

0800911c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b082      	sub	sp, #8
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009126:	6879      	ldr	r1, [r7, #4]
 8009128:	4805      	ldr	r0, [pc, #20]	@ (8009140 <CDC_Receive_FS+0x24>)
 800912a:	f7fe fe40 	bl	8007dae <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800912e:	4804      	ldr	r0, [pc, #16]	@ (8009140 <CDC_Receive_FS+0x24>)
 8009130:	f7fe fe50 	bl	8007dd4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009134:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009136:	4618      	mov	r0, r3
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	200003fc 	.word	0x200003fc

08009144 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009144:	b480      	push	{r7}
 8009146:	b083      	sub	sp, #12
 8009148:	af00      	add	r7, sp, #0
 800914a:	4603      	mov	r3, r0
 800914c:	6039      	str	r1, [r7, #0]
 800914e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	2212      	movs	r2, #18
 8009154:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009156:	4b03      	ldr	r3, [pc, #12]	@ (8009164 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009158:	4618      	mov	r0, r3
 800915a:	370c      	adds	r7, #12
 800915c:	46bd      	mov	sp, r7
 800915e:	bc80      	pop	{r7}
 8009160:	4770      	bx	lr
 8009162:	bf00      	nop
 8009164:	20000148 	.word	0x20000148

08009168 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	4603      	mov	r3, r0
 8009170:	6039      	str	r1, [r7, #0]
 8009172:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	2204      	movs	r2, #4
 8009178:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800917a:	4b03      	ldr	r3, [pc, #12]	@ (8009188 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800917c:	4618      	mov	r0, r3
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	bc80      	pop	{r7}
 8009184:	4770      	bx	lr
 8009186:	bf00      	nop
 8009188:	2000015c 	.word	0x2000015c

0800918c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b082      	sub	sp, #8
 8009190:	af00      	add	r7, sp, #0
 8009192:	4603      	mov	r3, r0
 8009194:	6039      	str	r1, [r7, #0]
 8009196:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009198:	79fb      	ldrb	r3, [r7, #7]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d105      	bne.n	80091aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800919e:	683a      	ldr	r2, [r7, #0]
 80091a0:	4907      	ldr	r1, [pc, #28]	@ (80091c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80091a2:	4808      	ldr	r0, [pc, #32]	@ (80091c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80091a4:	f7ff fe33 	bl	8008e0e <USBD_GetString>
 80091a8:	e004      	b.n	80091b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091aa:	683a      	ldr	r2, [r7, #0]
 80091ac:	4904      	ldr	r1, [pc, #16]	@ (80091c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80091ae:	4805      	ldr	r0, [pc, #20]	@ (80091c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80091b0:	f7ff fe2d 	bl	8008e0e <USBD_GetString>
  }
  return USBD_StrDesc;
 80091b4:	4b02      	ldr	r3, [pc, #8]	@ (80091c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3708      	adds	r7, #8
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}
 80091be:	bf00      	nop
 80091c0:	20000ec0 	.word	0x20000ec0
 80091c4:	08009c04 	.word	0x08009c04

080091c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	6039      	str	r1, [r7, #0]
 80091d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80091d4:	683a      	ldr	r2, [r7, #0]
 80091d6:	4904      	ldr	r1, [pc, #16]	@ (80091e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80091d8:	4804      	ldr	r0, [pc, #16]	@ (80091ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80091da:	f7ff fe18 	bl	8008e0e <USBD_GetString>
  return USBD_StrDesc;
 80091de:	4b02      	ldr	r3, [pc, #8]	@ (80091e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3708      	adds	r7, #8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	20000ec0 	.word	0x20000ec0
 80091ec:	08009c1c 	.word	0x08009c1c

080091f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	4603      	mov	r3, r0
 80091f8:	6039      	str	r1, [r7, #0]
 80091fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	221a      	movs	r2, #26
 8009200:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009202:	f000 f843 	bl	800928c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009206:	4b02      	ldr	r3, [pc, #8]	@ (8009210 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009208:	4618      	mov	r0, r3
 800920a:	3708      	adds	r7, #8
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}
 8009210:	20000160 	.word	0x20000160

08009214 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b082      	sub	sp, #8
 8009218:	af00      	add	r7, sp, #0
 800921a:	4603      	mov	r3, r0
 800921c:	6039      	str	r1, [r7, #0]
 800921e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009220:	79fb      	ldrb	r3, [r7, #7]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d105      	bne.n	8009232 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	4907      	ldr	r1, [pc, #28]	@ (8009248 <USBD_FS_ConfigStrDescriptor+0x34>)
 800922a:	4808      	ldr	r0, [pc, #32]	@ (800924c <USBD_FS_ConfigStrDescriptor+0x38>)
 800922c:	f7ff fdef 	bl	8008e0e <USBD_GetString>
 8009230:	e004      	b.n	800923c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009232:	683a      	ldr	r2, [r7, #0]
 8009234:	4904      	ldr	r1, [pc, #16]	@ (8009248 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009236:	4805      	ldr	r0, [pc, #20]	@ (800924c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009238:	f7ff fde9 	bl	8008e0e <USBD_GetString>
  }
  return USBD_StrDesc;
 800923c:	4b02      	ldr	r3, [pc, #8]	@ (8009248 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800923e:	4618      	mov	r0, r3
 8009240:	3708      	adds	r7, #8
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	20000ec0 	.word	0x20000ec0
 800924c:	08009c30 	.word	0x08009c30

08009250 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	4603      	mov	r3, r0
 8009258:	6039      	str	r1, [r7, #0]
 800925a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800925c:	79fb      	ldrb	r3, [r7, #7]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d105      	bne.n	800926e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009262:	683a      	ldr	r2, [r7, #0]
 8009264:	4907      	ldr	r1, [pc, #28]	@ (8009284 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009266:	4808      	ldr	r0, [pc, #32]	@ (8009288 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009268:	f7ff fdd1 	bl	8008e0e <USBD_GetString>
 800926c:	e004      	b.n	8009278 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800926e:	683a      	ldr	r2, [r7, #0]
 8009270:	4904      	ldr	r1, [pc, #16]	@ (8009284 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009272:	4805      	ldr	r0, [pc, #20]	@ (8009288 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009274:	f7ff fdcb 	bl	8008e0e <USBD_GetString>
  }
  return USBD_StrDesc;
 8009278:	4b02      	ldr	r3, [pc, #8]	@ (8009284 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800927a:	4618      	mov	r0, r3
 800927c:	3708      	adds	r7, #8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	20000ec0 	.word	0x20000ec0
 8009288:	08009c3c 	.word	0x08009c3c

0800928c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 8009292:	68fa      	ldr	r2, [r7, #12]
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	4413      	add	r3, r2
 8009298:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d009      	beq.n	80092b4 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80092a0:	2208      	movs	r2, #8
 80092a2:	4906      	ldr	r1, [pc, #24]	@ (80092bc <Get_SerialNum+0x30>)
 80092a4:	68f8      	ldr	r0, [r7, #12]
 80092a6:	f000 f80d 	bl	80092c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80092aa:	2204      	movs	r2, #4
 80092ac:	4904      	ldr	r1, [pc, #16]	@ (80092c0 <Get_SerialNum+0x34>)
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 f808 	bl	80092c4 <IntToUnicode>
  }
}
 80092b4:	bf00      	nop
 80092b6:	3710      	adds	r7, #16
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	20000162 	.word	0x20000162
 80092c0:	20000172 	.word	0x20000172

080092c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b087      	sub	sp, #28
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	4613      	mov	r3, r2
 80092d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80092d2:	2300      	movs	r3, #0
 80092d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80092d6:	2300      	movs	r3, #0
 80092d8:	75fb      	strb	r3, [r7, #23]
 80092da:	e027      	b.n	800932c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	0f1b      	lsrs	r3, r3, #28
 80092e0:	2b09      	cmp	r3, #9
 80092e2:	d80b      	bhi.n	80092fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	0f1b      	lsrs	r3, r3, #28
 80092e8:	b2da      	uxtb	r2, r3
 80092ea:	7dfb      	ldrb	r3, [r7, #23]
 80092ec:	005b      	lsls	r3, r3, #1
 80092ee:	4619      	mov	r1, r3
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	440b      	add	r3, r1
 80092f4:	3230      	adds	r2, #48	@ 0x30
 80092f6:	b2d2      	uxtb	r2, r2
 80092f8:	701a      	strb	r2, [r3, #0]
 80092fa:	e00a      	b.n	8009312 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	0f1b      	lsrs	r3, r3, #28
 8009300:	b2da      	uxtb	r2, r3
 8009302:	7dfb      	ldrb	r3, [r7, #23]
 8009304:	005b      	lsls	r3, r3, #1
 8009306:	4619      	mov	r1, r3
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	440b      	add	r3, r1
 800930c:	3237      	adds	r2, #55	@ 0x37
 800930e:	b2d2      	uxtb	r2, r2
 8009310:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	011b      	lsls	r3, r3, #4
 8009316:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009318:	7dfb      	ldrb	r3, [r7, #23]
 800931a:	005b      	lsls	r3, r3, #1
 800931c:	3301      	adds	r3, #1
 800931e:	68ba      	ldr	r2, [r7, #8]
 8009320:	4413      	add	r3, r2
 8009322:	2200      	movs	r2, #0
 8009324:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009326:	7dfb      	ldrb	r3, [r7, #23]
 8009328:	3301      	adds	r3, #1
 800932a:	75fb      	strb	r3, [r7, #23]
 800932c:	7dfa      	ldrb	r2, [r7, #23]
 800932e:	79fb      	ldrb	r3, [r7, #7]
 8009330:	429a      	cmp	r2, r3
 8009332:	d3d3      	bcc.n	80092dc <IntToUnicode+0x18>
  }
}
 8009334:	bf00      	nop
 8009336:	bf00      	nop
 8009338:	371c      	adds	r7, #28
 800933a:	46bd      	mov	sp, r7
 800933c:	bc80      	pop	{r7}
 800933e:	4770      	bx	lr

08009340 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b08a      	sub	sp, #40	@ 0x28
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009348:	f107 0314 	add.w	r3, r7, #20
 800934c:	2200      	movs	r2, #0
 800934e:	601a      	str	r2, [r3, #0]
 8009350:	605a      	str	r2, [r3, #4]
 8009352:	609a      	str	r2, [r3, #8]
 8009354:	60da      	str	r2, [r3, #12]
 8009356:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009360:	d147      	bne.n	80093f2 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009362:	2300      	movs	r3, #0
 8009364:	613b      	str	r3, [r7, #16]
 8009366:	4b25      	ldr	r3, [pc, #148]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 8009368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936a:	4a24      	ldr	r2, [pc, #144]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 800936c:	f043 0301 	orr.w	r3, r3, #1
 8009370:	6313      	str	r3, [r2, #48]	@ 0x30
 8009372:	4b22      	ldr	r3, [pc, #136]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 8009374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009376:	f003 0301 	and.w	r3, r3, #1
 800937a:	613b      	str	r3, [r7, #16]
 800937c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800937e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009382:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009384:	2300      	movs	r3, #0
 8009386:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009388:	2300      	movs	r3, #0
 800938a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800938c:	f107 0314 	add.w	r3, r7, #20
 8009390:	4619      	mov	r1, r3
 8009392:	481b      	ldr	r0, [pc, #108]	@ (8009400 <HAL_PCD_MspInit+0xc0>)
 8009394:	f7f9 ff6c 	bl	8003270 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009398:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800939c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800939e:	2302      	movs	r3, #2
 80093a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093a2:	2300      	movs	r3, #0
 80093a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80093a6:	2303      	movs	r3, #3
 80093a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80093aa:	230a      	movs	r3, #10
 80093ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093ae:	f107 0314 	add.w	r3, r7, #20
 80093b2:	4619      	mov	r1, r3
 80093b4:	4812      	ldr	r0, [pc, #72]	@ (8009400 <HAL_PCD_MspInit+0xc0>)
 80093b6:	f7f9 ff5b 	bl	8003270 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80093ba:	4b10      	ldr	r3, [pc, #64]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 80093bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093be:	4a0f      	ldr	r2, [pc, #60]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 80093c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093c4:	6353      	str	r3, [r2, #52]	@ 0x34
 80093c6:	2300      	movs	r3, #0
 80093c8:	60fb      	str	r3, [r7, #12]
 80093ca:	4b0c      	ldr	r3, [pc, #48]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 80093cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ce:	4a0b      	ldr	r2, [pc, #44]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 80093d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80093d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80093d6:	4b09      	ldr	r3, [pc, #36]	@ (80093fc <HAL_PCD_MspInit+0xbc>)
 80093d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093de:	60fb      	str	r3, [r7, #12]
 80093e0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80093e2:	2200      	movs	r2, #0
 80093e4:	2100      	movs	r1, #0
 80093e6:	2043      	movs	r0, #67	@ 0x43
 80093e8:	f7f9 ff0b 	bl	8003202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80093ec:	2043      	movs	r0, #67	@ 0x43
 80093ee:	f7f9 ff24 	bl	800323a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80093f2:	bf00      	nop
 80093f4:	3728      	adds	r7, #40	@ 0x28
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	40023800 	.word	0x40023800
 8009400:	40020000 	.word	0x40020000

08009404 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b082      	sub	sp, #8
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009418:	4619      	mov	r1, r3
 800941a:	4610      	mov	r0, r2
 800941c:	f7fe fd90 	bl	8007f40 <USBD_LL_SetupStage>
}
 8009420:	bf00      	nop
 8009422:	3708      	adds	r7, #8
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b082      	sub	sp, #8
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	460b      	mov	r3, r1
 8009432:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 800943a:	78fa      	ldrb	r2, [r7, #3]
 800943c:	6879      	ldr	r1, [r7, #4]
 800943e:	4613      	mov	r3, r2
 8009440:	00db      	lsls	r3, r3, #3
 8009442:	4413      	add	r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	440b      	add	r3, r1
 8009448:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	78fb      	ldrb	r3, [r7, #3]
 8009450:	4619      	mov	r1, r3
 8009452:	f7fe fdc2 	bl	8007fda <USBD_LL_DataOutStage>
}
 8009456:	bf00      	nop
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800945e:	b580      	push	{r7, lr}
 8009460:	b082      	sub	sp, #8
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
 8009466:	460b      	mov	r3, r1
 8009468:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 8009470:	78fa      	ldrb	r2, [r7, #3]
 8009472:	6879      	ldr	r1, [r7, #4]
 8009474:	4613      	mov	r3, r2
 8009476:	00db      	lsls	r3, r3, #3
 8009478:	4413      	add	r3, r2
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	440b      	add	r3, r1
 800947e:	3320      	adds	r3, #32
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	78fb      	ldrb	r3, [r7, #3]
 8009484:	4619      	mov	r1, r3
 8009486:	f7fe fe19 	bl	80080bc <USBD_LL_DataInStage>
}
 800948a:	bf00      	nop
 800948c:	3708      	adds	r7, #8
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}

08009492 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009492:	b580      	push	{r7, lr}
 8009494:	b082      	sub	sp, #8
 8009496:	af00      	add	r7, sp, #0
 8009498:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7fe ff29 	bl	80082f8 <USBD_LL_SOF>
}
 80094a6:	bf00      	nop
 80094a8:	3708      	adds	r7, #8
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b084      	sub	sp, #16
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80094b6:	2301      	movs	r3, #1
 80094b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	79db      	ldrb	r3, [r3, #7]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d102      	bne.n	80094c8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80094c2:	2300      	movs	r3, #0
 80094c4:	73fb      	strb	r3, [r7, #15]
 80094c6:	e008      	b.n	80094da <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	79db      	ldrb	r3, [r3, #7]
 80094cc:	2b02      	cmp	r3, #2
 80094ce:	d102      	bne.n	80094d6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80094d0:	2301      	movs	r3, #1
 80094d2:	73fb      	strb	r3, [r7, #15]
 80094d4:	e001      	b.n	80094da <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80094d6:	f7f8 f973 	bl	80017c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80094e0:	7bfa      	ldrb	r2, [r7, #15]
 80094e2:	4611      	mov	r1, r2
 80094e4:	4618      	mov	r0, r3
 80094e6:	f7fe fecf 	bl	8008288 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fe fe88 	bl	8008206 <USBD_LL_Reset>
}
 80094f6:	bf00      	nop
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
	...

08009500 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b082      	sub	sp, #8
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800950e:	4618      	mov	r0, r3
 8009510:	f7fe fec9 	bl	80082a6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	687a      	ldr	r2, [r7, #4]
 8009520:	6812      	ldr	r2, [r2, #0]
 8009522:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009526:	f043 0301 	orr.w	r3, r3, #1
 800952a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	7adb      	ldrb	r3, [r3, #11]
 8009530:	2b00      	cmp	r3, #0
 8009532:	d005      	beq.n	8009540 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009534:	4b04      	ldr	r3, [pc, #16]	@ (8009548 <HAL_PCD_SuspendCallback+0x48>)
 8009536:	691b      	ldr	r3, [r3, #16]
 8009538:	4a03      	ldr	r2, [pc, #12]	@ (8009548 <HAL_PCD_SuspendCallback+0x48>)
 800953a:	f043 0306 	orr.w	r3, r3, #6
 800953e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009540:	bf00      	nop
 8009542:	3708      	adds	r7, #8
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}
 8009548:	e000ed00 	.word	0xe000ed00

0800954c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800955a:	4618      	mov	r0, r3
 800955c:	f7fe feb7 	bl	80082ce <USBD_LL_Resume>
}
 8009560:	bf00      	nop
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	460b      	mov	r3, r1
 8009572:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800957a:	78fa      	ldrb	r2, [r7, #3]
 800957c:	4611      	mov	r1, r2
 800957e:	4618      	mov	r0, r3
 8009580:	f7fe fee0 	bl	8008344 <USBD_LL_IsoOUTIncomplete>
}
 8009584:	bf00      	nop
 8009586:	3708      	adds	r7, #8
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	460b      	mov	r3, r1
 8009596:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800959e:	78fa      	ldrb	r2, [r7, #3]
 80095a0:	4611      	mov	r1, r2
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7fe fec2 	bl	800832c <USBD_LL_IsoINIncomplete>
}
 80095a8:	bf00      	nop
 80095aa:	3708      	adds	r7, #8
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b082      	sub	sp, #8
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe fecc 	bl	800835c <USBD_LL_DevConnected>
}
 80095c4:	bf00      	nop
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80095da:	4618      	mov	r0, r3
 80095dc:	f7fe fec8 	bl	8008370 <USBD_LL_DevDisconnected>
}
 80095e0:	bf00      	nop
 80095e2:	3708      	adds	r7, #8
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b082      	sub	sp, #8
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	781b      	ldrb	r3, [r3, #0]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d139      	bne.n	800966c <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80095f8:	4a1f      	ldr	r2, [pc, #124]	@ (8009678 <USBD_LL_Init+0x90>)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	4a1d      	ldr	r2, [pc, #116]	@ (8009678 <USBD_LL_Init+0x90>)
 8009604:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009608:	4b1b      	ldr	r3, [pc, #108]	@ (8009678 <USBD_LL_Init+0x90>)
 800960a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800960e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009610:	4b19      	ldr	r3, [pc, #100]	@ (8009678 <USBD_LL_Init+0x90>)
 8009612:	2204      	movs	r2, #4
 8009614:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009616:	4b18      	ldr	r3, [pc, #96]	@ (8009678 <USBD_LL_Init+0x90>)
 8009618:	2202      	movs	r2, #2
 800961a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800961c:	4b16      	ldr	r3, [pc, #88]	@ (8009678 <USBD_LL_Init+0x90>)
 800961e:	2200      	movs	r2, #0
 8009620:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009622:	4b15      	ldr	r3, [pc, #84]	@ (8009678 <USBD_LL_Init+0x90>)
 8009624:	2202      	movs	r2, #2
 8009626:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009628:	4b13      	ldr	r3, [pc, #76]	@ (8009678 <USBD_LL_Init+0x90>)
 800962a:	2200      	movs	r2, #0
 800962c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800962e:	4b12      	ldr	r3, [pc, #72]	@ (8009678 <USBD_LL_Init+0x90>)
 8009630:	2200      	movs	r2, #0
 8009632:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8009634:	4b10      	ldr	r3, [pc, #64]	@ (8009678 <USBD_LL_Init+0x90>)
 8009636:	2201      	movs	r2, #1
 8009638:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800963a:	4b0f      	ldr	r3, [pc, #60]	@ (8009678 <USBD_LL_Init+0x90>)
 800963c:	2200      	movs	r2, #0
 800963e:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009640:	480d      	ldr	r0, [pc, #52]	@ (8009678 <USBD_LL_Init+0x90>)
 8009642:	f7f9 ffe4 	bl	800360e <HAL_PCD_Init>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	d001      	beq.n	8009650 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800964c:	f7f8 f8b8 	bl	80017c0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009650:	2180      	movs	r1, #128	@ 0x80
 8009652:	4809      	ldr	r0, [pc, #36]	@ (8009678 <USBD_LL_Init+0x90>)
 8009654:	f7fb f9ec 	bl	8004a30 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009658:	2240      	movs	r2, #64	@ 0x40
 800965a:	2100      	movs	r1, #0
 800965c:	4806      	ldr	r0, [pc, #24]	@ (8009678 <USBD_LL_Init+0x90>)
 800965e:	f7fb f9a1 	bl	80049a4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009662:	2280      	movs	r2, #128	@ 0x80
 8009664:	2101      	movs	r1, #1
 8009666:	4804      	ldr	r0, [pc, #16]	@ (8009678 <USBD_LL_Init+0x90>)
 8009668:	f7fb f99c 	bl	80049a4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3708      	adds	r7, #8
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	200010c0 	.word	0x200010c0

0800967c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009684:	2300      	movs	r3, #0
 8009686:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009688:	2300      	movs	r3, #0
 800968a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009692:	4618      	mov	r0, r3
 8009694:	f7fa f8ca 	bl	800382c <HAL_PCD_Start>
 8009698:	4603      	mov	r3, r0
 800969a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800969c:	7bfb      	ldrb	r3, [r7, #15]
 800969e:	4618      	mov	r0, r3
 80096a0:	f000 f92e 	bl	8009900 <USBD_Get_USB_Status>
 80096a4:	4603      	mov	r3, r0
 80096a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3710      	adds	r7, #16
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b084      	sub	sp, #16
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
 80096ba:	4608      	mov	r0, r1
 80096bc:	4611      	mov	r1, r2
 80096be:	461a      	mov	r2, r3
 80096c0:	4603      	mov	r3, r0
 80096c2:	70fb      	strb	r3, [r7, #3]
 80096c4:	460b      	mov	r3, r1
 80096c6:	70bb      	strb	r3, [r7, #2]
 80096c8:	4613      	mov	r3, r2
 80096ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096cc:	2300      	movs	r3, #0
 80096ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096d0:	2300      	movs	r3, #0
 80096d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80096da:	78bb      	ldrb	r3, [r7, #2]
 80096dc:	883a      	ldrh	r2, [r7, #0]
 80096de:	78f9      	ldrb	r1, [r7, #3]
 80096e0:	f7fa fd7d 	bl	80041de <HAL_PCD_EP_Open>
 80096e4:	4603      	mov	r3, r0
 80096e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096e8:	7bfb      	ldrb	r3, [r7, #15]
 80096ea:	4618      	mov	r0, r3
 80096ec:	f000 f908 	bl	8009900 <USBD_Get_USB_Status>
 80096f0:	4603      	mov	r3, r0
 80096f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}

080096fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096fe:	b580      	push	{r7, lr}
 8009700:	b084      	sub	sp, #16
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
 8009706:	460b      	mov	r3, r1
 8009708:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800970a:	2300      	movs	r3, #0
 800970c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800970e:	2300      	movs	r3, #0
 8009710:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009718:	78fa      	ldrb	r2, [r7, #3]
 800971a:	4611      	mov	r1, r2
 800971c:	4618      	mov	r0, r3
 800971e:	f7fa fdc6 	bl	80042ae <HAL_PCD_EP_Close>
 8009722:	4603      	mov	r3, r0
 8009724:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009726:	7bfb      	ldrb	r3, [r7, #15]
 8009728:	4618      	mov	r0, r3
 800972a:	f000 f8e9 	bl	8009900 <USBD_Get_USB_Status>
 800972e:	4603      	mov	r3, r0
 8009730:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009732:	7bbb      	ldrb	r3, [r7, #14]
}
 8009734:	4618      	mov	r0, r3
 8009736:	3710      	adds	r7, #16
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009748:	2300      	movs	r3, #0
 800974a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800974c:	2300      	movs	r3, #0
 800974e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009756:	78fa      	ldrb	r2, [r7, #3]
 8009758:	4611      	mov	r1, r2
 800975a:	4618      	mov	r0, r3
 800975c:	f7fa fe7d 	bl	800445a <HAL_PCD_EP_SetStall>
 8009760:	4603      	mov	r3, r0
 8009762:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009764:	7bfb      	ldrb	r3, [r7, #15]
 8009766:	4618      	mov	r0, r3
 8009768:	f000 f8ca 	bl	8009900 <USBD_Get_USB_Status>
 800976c:	4603      	mov	r3, r0
 800976e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009770:	7bbb      	ldrb	r3, [r7, #14]
}
 8009772:	4618      	mov	r0, r3
 8009774:	3710      	adds	r7, #16
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}

0800977a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800977a:	b580      	push	{r7, lr}
 800977c:	b084      	sub	sp, #16
 800977e:	af00      	add	r7, sp, #0
 8009780:	6078      	str	r0, [r7, #4]
 8009782:	460b      	mov	r3, r1
 8009784:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009786:	2300      	movs	r3, #0
 8009788:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800978a:	2300      	movs	r3, #0
 800978c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009794:	78fa      	ldrb	r2, [r7, #3]
 8009796:	4611      	mov	r1, r2
 8009798:	4618      	mov	r0, r3
 800979a:	f7fa fec1 	bl	8004520 <HAL_PCD_EP_ClrStall>
 800979e:	4603      	mov	r3, r0
 80097a0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097a2:	7bfb      	ldrb	r3, [r7, #15]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f000 f8ab 	bl	8009900 <USBD_Get_USB_Status>
 80097aa:	4603      	mov	r3, r0
 80097ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3710      	adds	r7, #16
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b085      	sub	sp, #20
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	460b      	mov	r3, r1
 80097c2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80097ca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80097cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	da0b      	bge.n	80097ec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80097d4:	78fb      	ldrb	r3, [r7, #3]
 80097d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097da:	68f9      	ldr	r1, [r7, #12]
 80097dc:	4613      	mov	r3, r2
 80097de:	00db      	lsls	r3, r3, #3
 80097e0:	4413      	add	r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	440b      	add	r3, r1
 80097e6:	3316      	adds	r3, #22
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	e00b      	b.n	8009804 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80097ec:	78fb      	ldrb	r3, [r7, #3]
 80097ee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097f2:	68f9      	ldr	r1, [r7, #12]
 80097f4:	4613      	mov	r3, r2
 80097f6:	00db      	lsls	r3, r3, #3
 80097f8:	4413      	add	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	440b      	add	r3, r1
 80097fe:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009802:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009804:	4618      	mov	r0, r3
 8009806:	3714      	adds	r7, #20
 8009808:	46bd      	mov	sp, r7
 800980a:	bc80      	pop	{r7}
 800980c:	4770      	bx	lr

0800980e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800980e:	b580      	push	{r7, lr}
 8009810:	b084      	sub	sp, #16
 8009812:	af00      	add	r7, sp, #0
 8009814:	6078      	str	r0, [r7, #4]
 8009816:	460b      	mov	r3, r1
 8009818:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800981a:	2300      	movs	r3, #0
 800981c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800981e:	2300      	movs	r3, #0
 8009820:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009828:	78fa      	ldrb	r2, [r7, #3]
 800982a:	4611      	mov	r1, r2
 800982c:	4618      	mov	r0, r3
 800982e:	f7fa fcb2 	bl	8004196 <HAL_PCD_SetAddress>
 8009832:	4603      	mov	r3, r0
 8009834:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009836:	7bfb      	ldrb	r3, [r7, #15]
 8009838:	4618      	mov	r0, r3
 800983a:	f000 f861 	bl	8009900 <USBD_Get_USB_Status>
 800983e:	4603      	mov	r3, r0
 8009840:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009842:	7bbb      	ldrb	r3, [r7, #14]
}
 8009844:	4618      	mov	r0, r3
 8009846:	3710      	adds	r7, #16
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b086      	sub	sp, #24
 8009850:	af00      	add	r7, sp, #0
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	607a      	str	r2, [r7, #4]
 8009856:	461a      	mov	r2, r3
 8009858:	460b      	mov	r3, r1
 800985a:	72fb      	strb	r3, [r7, #11]
 800985c:	4613      	mov	r3, r2
 800985e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009860:	2300      	movs	r3, #0
 8009862:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009864:	2300      	movs	r3, #0
 8009866:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800986e:	893b      	ldrh	r3, [r7, #8]
 8009870:	7af9      	ldrb	r1, [r7, #11]
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	f7fa fdb7 	bl	80043e6 <HAL_PCD_EP_Transmit>
 8009878:	4603      	mov	r3, r0
 800987a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800987c:	7dfb      	ldrb	r3, [r7, #23]
 800987e:	4618      	mov	r0, r3
 8009880:	f000 f83e 	bl	8009900 <USBD_Get_USB_Status>
 8009884:	4603      	mov	r3, r0
 8009886:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009888:	7dbb      	ldrb	r3, [r7, #22]
}
 800988a:	4618      	mov	r0, r3
 800988c:	3718      	adds	r7, #24
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}

08009892 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	b086      	sub	sp, #24
 8009896:	af00      	add	r7, sp, #0
 8009898:	60f8      	str	r0, [r7, #12]
 800989a:	607a      	str	r2, [r7, #4]
 800989c:	461a      	mov	r2, r3
 800989e:	460b      	mov	r3, r1
 80098a0:	72fb      	strb	r3, [r7, #11]
 80098a2:	4613      	mov	r3, r2
 80098a4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098a6:	2300      	movs	r3, #0
 80098a8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098aa:	2300      	movs	r3, #0
 80098ac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80098b4:	893b      	ldrh	r3, [r7, #8]
 80098b6:	7af9      	ldrb	r1, [r7, #11]
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	f7fa fd42 	bl	8004342 <HAL_PCD_EP_Receive>
 80098be:	4603      	mov	r3, r0
 80098c0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098c2:	7dfb      	ldrb	r3, [r7, #23]
 80098c4:	4618      	mov	r0, r3
 80098c6:	f000 f81b 	bl	8009900 <USBD_Get_USB_Status>
 80098ca:	4603      	mov	r3, r0
 80098cc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098ce:	7dbb      	ldrb	r3, [r7, #22]
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3718      	adds	r7, #24
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	460b      	mov	r3, r1
 80098e2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80098ea:	78fa      	ldrb	r2, [r7, #3]
 80098ec:	4611      	mov	r1, r2
 80098ee:	4618      	mov	r0, r3
 80098f0:	f7fa fd62 	bl	80043b8 <HAL_PCD_EP_GetRxCount>
 80098f4:	4603      	mov	r3, r0
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3708      	adds	r7, #8
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
	...

08009900 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009900:	b480      	push	{r7}
 8009902:	b085      	sub	sp, #20
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800990e:	79fb      	ldrb	r3, [r7, #7]
 8009910:	2b03      	cmp	r3, #3
 8009912:	d817      	bhi.n	8009944 <USBD_Get_USB_Status+0x44>
 8009914:	a201      	add	r2, pc, #4	@ (adr r2, 800991c <USBD_Get_USB_Status+0x1c>)
 8009916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800991a:	bf00      	nop
 800991c:	0800992d 	.word	0x0800992d
 8009920:	08009933 	.word	0x08009933
 8009924:	08009939 	.word	0x08009939
 8009928:	0800993f 	.word	0x0800993f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800992c:	2300      	movs	r3, #0
 800992e:	73fb      	strb	r3, [r7, #15]
    break;
 8009930:	e00b      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009932:	2302      	movs	r3, #2
 8009934:	73fb      	strb	r3, [r7, #15]
    break;
 8009936:	e008      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009938:	2301      	movs	r3, #1
 800993a:	73fb      	strb	r3, [r7, #15]
    break;
 800993c:	e005      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800993e:	2302      	movs	r3, #2
 8009940:	73fb      	strb	r3, [r7, #15]
    break;
 8009942:	e002      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009944:	2302      	movs	r3, #2
 8009946:	73fb      	strb	r3, [r7, #15]
    break;
 8009948:	bf00      	nop
  }
  return usb_status;
 800994a:	7bfb      	ldrb	r3, [r7, #15]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	bc80      	pop	{r7}
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop

08009958 <malloc>:
 8009958:	4b02      	ldr	r3, [pc, #8]	@ (8009964 <malloc+0xc>)
 800995a:	4601      	mov	r1, r0
 800995c:	6818      	ldr	r0, [r3, #0]
 800995e:	f000 b82d 	b.w	80099bc <_malloc_r>
 8009962:	bf00      	nop
 8009964:	2000017c 	.word	0x2000017c

08009968 <free>:
 8009968:	4b02      	ldr	r3, [pc, #8]	@ (8009974 <free+0xc>)
 800996a:	4601      	mov	r1, r0
 800996c:	6818      	ldr	r0, [r3, #0]
 800996e:	f000 b8f5 	b.w	8009b5c <_free_r>
 8009972:	bf00      	nop
 8009974:	2000017c 	.word	0x2000017c

08009978 <sbrk_aligned>:
 8009978:	b570      	push	{r4, r5, r6, lr}
 800997a:	4e0f      	ldr	r6, [pc, #60]	@ (80099b8 <sbrk_aligned+0x40>)
 800997c:	460c      	mov	r4, r1
 800997e:	6831      	ldr	r1, [r6, #0]
 8009980:	4605      	mov	r5, r0
 8009982:	b911      	cbnz	r1, 800998a <sbrk_aligned+0x12>
 8009984:	f000 f8ae 	bl	8009ae4 <_sbrk_r>
 8009988:	6030      	str	r0, [r6, #0]
 800998a:	4621      	mov	r1, r4
 800998c:	4628      	mov	r0, r5
 800998e:	f000 f8a9 	bl	8009ae4 <_sbrk_r>
 8009992:	1c43      	adds	r3, r0, #1
 8009994:	d103      	bne.n	800999e <sbrk_aligned+0x26>
 8009996:	f04f 34ff 	mov.w	r4, #4294967295
 800999a:	4620      	mov	r0, r4
 800999c:	bd70      	pop	{r4, r5, r6, pc}
 800999e:	1cc4      	adds	r4, r0, #3
 80099a0:	f024 0403 	bic.w	r4, r4, #3
 80099a4:	42a0      	cmp	r0, r4
 80099a6:	d0f8      	beq.n	800999a <sbrk_aligned+0x22>
 80099a8:	1a21      	subs	r1, r4, r0
 80099aa:	4628      	mov	r0, r5
 80099ac:	f000 f89a 	bl	8009ae4 <_sbrk_r>
 80099b0:	3001      	adds	r0, #1
 80099b2:	d1f2      	bne.n	800999a <sbrk_aligned+0x22>
 80099b4:	e7ef      	b.n	8009996 <sbrk_aligned+0x1e>
 80099b6:	bf00      	nop
 80099b8:	2000159c 	.word	0x2000159c

080099bc <_malloc_r>:
 80099bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099c0:	1ccd      	adds	r5, r1, #3
 80099c2:	f025 0503 	bic.w	r5, r5, #3
 80099c6:	3508      	adds	r5, #8
 80099c8:	2d0c      	cmp	r5, #12
 80099ca:	bf38      	it	cc
 80099cc:	250c      	movcc	r5, #12
 80099ce:	2d00      	cmp	r5, #0
 80099d0:	4606      	mov	r6, r0
 80099d2:	db01      	blt.n	80099d8 <_malloc_r+0x1c>
 80099d4:	42a9      	cmp	r1, r5
 80099d6:	d904      	bls.n	80099e2 <_malloc_r+0x26>
 80099d8:	230c      	movs	r3, #12
 80099da:	6033      	str	r3, [r6, #0]
 80099dc:	2000      	movs	r0, #0
 80099de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ab8 <_malloc_r+0xfc>
 80099e6:	f000 f869 	bl	8009abc <__malloc_lock>
 80099ea:	f8d8 3000 	ldr.w	r3, [r8]
 80099ee:	461c      	mov	r4, r3
 80099f0:	bb44      	cbnz	r4, 8009a44 <_malloc_r+0x88>
 80099f2:	4629      	mov	r1, r5
 80099f4:	4630      	mov	r0, r6
 80099f6:	f7ff ffbf 	bl	8009978 <sbrk_aligned>
 80099fa:	1c43      	adds	r3, r0, #1
 80099fc:	4604      	mov	r4, r0
 80099fe:	d158      	bne.n	8009ab2 <_malloc_r+0xf6>
 8009a00:	f8d8 4000 	ldr.w	r4, [r8]
 8009a04:	4627      	mov	r7, r4
 8009a06:	2f00      	cmp	r7, #0
 8009a08:	d143      	bne.n	8009a92 <_malloc_r+0xd6>
 8009a0a:	2c00      	cmp	r4, #0
 8009a0c:	d04b      	beq.n	8009aa6 <_malloc_r+0xea>
 8009a0e:	6823      	ldr	r3, [r4, #0]
 8009a10:	4639      	mov	r1, r7
 8009a12:	4630      	mov	r0, r6
 8009a14:	eb04 0903 	add.w	r9, r4, r3
 8009a18:	f000 f864 	bl	8009ae4 <_sbrk_r>
 8009a1c:	4581      	cmp	r9, r0
 8009a1e:	d142      	bne.n	8009aa6 <_malloc_r+0xea>
 8009a20:	6821      	ldr	r1, [r4, #0]
 8009a22:	4630      	mov	r0, r6
 8009a24:	1a6d      	subs	r5, r5, r1
 8009a26:	4629      	mov	r1, r5
 8009a28:	f7ff ffa6 	bl	8009978 <sbrk_aligned>
 8009a2c:	3001      	adds	r0, #1
 8009a2e:	d03a      	beq.n	8009aa6 <_malloc_r+0xea>
 8009a30:	6823      	ldr	r3, [r4, #0]
 8009a32:	442b      	add	r3, r5
 8009a34:	6023      	str	r3, [r4, #0]
 8009a36:	f8d8 3000 	ldr.w	r3, [r8]
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	bb62      	cbnz	r2, 8009a98 <_malloc_r+0xdc>
 8009a3e:	f8c8 7000 	str.w	r7, [r8]
 8009a42:	e00f      	b.n	8009a64 <_malloc_r+0xa8>
 8009a44:	6822      	ldr	r2, [r4, #0]
 8009a46:	1b52      	subs	r2, r2, r5
 8009a48:	d420      	bmi.n	8009a8c <_malloc_r+0xd0>
 8009a4a:	2a0b      	cmp	r2, #11
 8009a4c:	d917      	bls.n	8009a7e <_malloc_r+0xc2>
 8009a4e:	1961      	adds	r1, r4, r5
 8009a50:	42a3      	cmp	r3, r4
 8009a52:	6025      	str	r5, [r4, #0]
 8009a54:	bf18      	it	ne
 8009a56:	6059      	strne	r1, [r3, #4]
 8009a58:	6863      	ldr	r3, [r4, #4]
 8009a5a:	bf08      	it	eq
 8009a5c:	f8c8 1000 	streq.w	r1, [r8]
 8009a60:	5162      	str	r2, [r4, r5]
 8009a62:	604b      	str	r3, [r1, #4]
 8009a64:	4630      	mov	r0, r6
 8009a66:	f000 f82f 	bl	8009ac8 <__malloc_unlock>
 8009a6a:	f104 000b 	add.w	r0, r4, #11
 8009a6e:	1d23      	adds	r3, r4, #4
 8009a70:	f020 0007 	bic.w	r0, r0, #7
 8009a74:	1ac2      	subs	r2, r0, r3
 8009a76:	bf1c      	itt	ne
 8009a78:	1a1b      	subne	r3, r3, r0
 8009a7a:	50a3      	strne	r3, [r4, r2]
 8009a7c:	e7af      	b.n	80099de <_malloc_r+0x22>
 8009a7e:	6862      	ldr	r2, [r4, #4]
 8009a80:	42a3      	cmp	r3, r4
 8009a82:	bf0c      	ite	eq
 8009a84:	f8c8 2000 	streq.w	r2, [r8]
 8009a88:	605a      	strne	r2, [r3, #4]
 8009a8a:	e7eb      	b.n	8009a64 <_malloc_r+0xa8>
 8009a8c:	4623      	mov	r3, r4
 8009a8e:	6864      	ldr	r4, [r4, #4]
 8009a90:	e7ae      	b.n	80099f0 <_malloc_r+0x34>
 8009a92:	463c      	mov	r4, r7
 8009a94:	687f      	ldr	r7, [r7, #4]
 8009a96:	e7b6      	b.n	8009a06 <_malloc_r+0x4a>
 8009a98:	461a      	mov	r2, r3
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	42a3      	cmp	r3, r4
 8009a9e:	d1fb      	bne.n	8009a98 <_malloc_r+0xdc>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	6053      	str	r3, [r2, #4]
 8009aa4:	e7de      	b.n	8009a64 <_malloc_r+0xa8>
 8009aa6:	230c      	movs	r3, #12
 8009aa8:	4630      	mov	r0, r6
 8009aaa:	6033      	str	r3, [r6, #0]
 8009aac:	f000 f80c 	bl	8009ac8 <__malloc_unlock>
 8009ab0:	e794      	b.n	80099dc <_malloc_r+0x20>
 8009ab2:	6005      	str	r5, [r0, #0]
 8009ab4:	e7d6      	b.n	8009a64 <_malloc_r+0xa8>
 8009ab6:	bf00      	nop
 8009ab8:	200015a0 	.word	0x200015a0

08009abc <__malloc_lock>:
 8009abc:	4801      	ldr	r0, [pc, #4]	@ (8009ac4 <__malloc_lock+0x8>)
 8009abe:	f000 b84b 	b.w	8009b58 <__retarget_lock_acquire_recursive>
 8009ac2:	bf00      	nop
 8009ac4:	200016e0 	.word	0x200016e0

08009ac8 <__malloc_unlock>:
 8009ac8:	4801      	ldr	r0, [pc, #4]	@ (8009ad0 <__malloc_unlock+0x8>)
 8009aca:	f000 b846 	b.w	8009b5a <__retarget_lock_release_recursive>
 8009ace:	bf00      	nop
 8009ad0:	200016e0 	.word	0x200016e0

08009ad4 <memset>:
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	4402      	add	r2, r0
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d100      	bne.n	8009ade <memset+0xa>
 8009adc:	4770      	bx	lr
 8009ade:	f803 1b01 	strb.w	r1, [r3], #1
 8009ae2:	e7f9      	b.n	8009ad8 <memset+0x4>

08009ae4 <_sbrk_r>:
 8009ae4:	b538      	push	{r3, r4, r5, lr}
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	4d05      	ldr	r5, [pc, #20]	@ (8009b00 <_sbrk_r+0x1c>)
 8009aea:	4604      	mov	r4, r0
 8009aec:	4608      	mov	r0, r1
 8009aee:	602b      	str	r3, [r5, #0]
 8009af0:	f7f7 ff82 	bl	80019f8 <_sbrk>
 8009af4:	1c43      	adds	r3, r0, #1
 8009af6:	d102      	bne.n	8009afe <_sbrk_r+0x1a>
 8009af8:	682b      	ldr	r3, [r5, #0]
 8009afa:	b103      	cbz	r3, 8009afe <_sbrk_r+0x1a>
 8009afc:	6023      	str	r3, [r4, #0]
 8009afe:	bd38      	pop	{r3, r4, r5, pc}
 8009b00:	200016dc 	.word	0x200016dc

08009b04 <__errno>:
 8009b04:	4b01      	ldr	r3, [pc, #4]	@ (8009b0c <__errno+0x8>)
 8009b06:	6818      	ldr	r0, [r3, #0]
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop
 8009b0c:	2000017c 	.word	0x2000017c

08009b10 <__libc_init_array>:
 8009b10:	b570      	push	{r4, r5, r6, lr}
 8009b12:	2600      	movs	r6, #0
 8009b14:	4d0c      	ldr	r5, [pc, #48]	@ (8009b48 <__libc_init_array+0x38>)
 8009b16:	4c0d      	ldr	r4, [pc, #52]	@ (8009b4c <__libc_init_array+0x3c>)
 8009b18:	1b64      	subs	r4, r4, r5
 8009b1a:	10a4      	asrs	r4, r4, #2
 8009b1c:	42a6      	cmp	r6, r4
 8009b1e:	d109      	bne.n	8009b34 <__libc_init_array+0x24>
 8009b20:	f000 f864 	bl	8009bec <_init>
 8009b24:	2600      	movs	r6, #0
 8009b26:	4d0a      	ldr	r5, [pc, #40]	@ (8009b50 <__libc_init_array+0x40>)
 8009b28:	4c0a      	ldr	r4, [pc, #40]	@ (8009b54 <__libc_init_array+0x44>)
 8009b2a:	1b64      	subs	r4, r4, r5
 8009b2c:	10a4      	asrs	r4, r4, #2
 8009b2e:	42a6      	cmp	r6, r4
 8009b30:	d105      	bne.n	8009b3e <__libc_init_array+0x2e>
 8009b32:	bd70      	pop	{r4, r5, r6, pc}
 8009b34:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b38:	4798      	blx	r3
 8009b3a:	3601      	adds	r6, #1
 8009b3c:	e7ee      	b.n	8009b1c <__libc_init_array+0xc>
 8009b3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b42:	4798      	blx	r3
 8009b44:	3601      	adds	r6, #1
 8009b46:	e7f2      	b.n	8009b2e <__libc_init_array+0x1e>
 8009b48:	08009c64 	.word	0x08009c64
 8009b4c:	08009c64 	.word	0x08009c64
 8009b50:	08009c64 	.word	0x08009c64
 8009b54:	08009c68 	.word	0x08009c68

08009b58 <__retarget_lock_acquire_recursive>:
 8009b58:	4770      	bx	lr

08009b5a <__retarget_lock_release_recursive>:
 8009b5a:	4770      	bx	lr

08009b5c <_free_r>:
 8009b5c:	b538      	push	{r3, r4, r5, lr}
 8009b5e:	4605      	mov	r5, r0
 8009b60:	2900      	cmp	r1, #0
 8009b62:	d040      	beq.n	8009be6 <_free_r+0x8a>
 8009b64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b68:	1f0c      	subs	r4, r1, #4
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	bfb8      	it	lt
 8009b6e:	18e4      	addlt	r4, r4, r3
 8009b70:	f7ff ffa4 	bl	8009abc <__malloc_lock>
 8009b74:	4a1c      	ldr	r2, [pc, #112]	@ (8009be8 <_free_r+0x8c>)
 8009b76:	6813      	ldr	r3, [r2, #0]
 8009b78:	b933      	cbnz	r3, 8009b88 <_free_r+0x2c>
 8009b7a:	6063      	str	r3, [r4, #4]
 8009b7c:	6014      	str	r4, [r2, #0]
 8009b7e:	4628      	mov	r0, r5
 8009b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b84:	f7ff bfa0 	b.w	8009ac8 <__malloc_unlock>
 8009b88:	42a3      	cmp	r3, r4
 8009b8a:	d908      	bls.n	8009b9e <_free_r+0x42>
 8009b8c:	6820      	ldr	r0, [r4, #0]
 8009b8e:	1821      	adds	r1, r4, r0
 8009b90:	428b      	cmp	r3, r1
 8009b92:	bf01      	itttt	eq
 8009b94:	6819      	ldreq	r1, [r3, #0]
 8009b96:	685b      	ldreq	r3, [r3, #4]
 8009b98:	1809      	addeq	r1, r1, r0
 8009b9a:	6021      	streq	r1, [r4, #0]
 8009b9c:	e7ed      	b.n	8009b7a <_free_r+0x1e>
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	b10b      	cbz	r3, 8009ba8 <_free_r+0x4c>
 8009ba4:	42a3      	cmp	r3, r4
 8009ba6:	d9fa      	bls.n	8009b9e <_free_r+0x42>
 8009ba8:	6811      	ldr	r1, [r2, #0]
 8009baa:	1850      	adds	r0, r2, r1
 8009bac:	42a0      	cmp	r0, r4
 8009bae:	d10b      	bne.n	8009bc8 <_free_r+0x6c>
 8009bb0:	6820      	ldr	r0, [r4, #0]
 8009bb2:	4401      	add	r1, r0
 8009bb4:	1850      	adds	r0, r2, r1
 8009bb6:	4283      	cmp	r3, r0
 8009bb8:	6011      	str	r1, [r2, #0]
 8009bba:	d1e0      	bne.n	8009b7e <_free_r+0x22>
 8009bbc:	6818      	ldr	r0, [r3, #0]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	4408      	add	r0, r1
 8009bc2:	6010      	str	r0, [r2, #0]
 8009bc4:	6053      	str	r3, [r2, #4]
 8009bc6:	e7da      	b.n	8009b7e <_free_r+0x22>
 8009bc8:	d902      	bls.n	8009bd0 <_free_r+0x74>
 8009bca:	230c      	movs	r3, #12
 8009bcc:	602b      	str	r3, [r5, #0]
 8009bce:	e7d6      	b.n	8009b7e <_free_r+0x22>
 8009bd0:	6820      	ldr	r0, [r4, #0]
 8009bd2:	1821      	adds	r1, r4, r0
 8009bd4:	428b      	cmp	r3, r1
 8009bd6:	bf01      	itttt	eq
 8009bd8:	6819      	ldreq	r1, [r3, #0]
 8009bda:	685b      	ldreq	r3, [r3, #4]
 8009bdc:	1809      	addeq	r1, r1, r0
 8009bde:	6021      	streq	r1, [r4, #0]
 8009be0:	6063      	str	r3, [r4, #4]
 8009be2:	6054      	str	r4, [r2, #4]
 8009be4:	e7cb      	b.n	8009b7e <_free_r+0x22>
 8009be6:	bd38      	pop	{r3, r4, r5, pc}
 8009be8:	200015a0 	.word	0x200015a0

08009bec <_init>:
 8009bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bee:	bf00      	nop
 8009bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bf2:	bc08      	pop	{r3}
 8009bf4:	469e      	mov	lr, r3
 8009bf6:	4770      	bx	lr

08009bf8 <_fini>:
 8009bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bfa:	bf00      	nop
 8009bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bfe:	bc08      	pop	{r3}
 8009c00:	469e      	mov	lr, r3
 8009c02:	4770      	bx	lr
