$date
	Wed Sep 18 02:14:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_enc $end
$var wire 3 ! out [2:0] $end
$var reg 8 " a [7:0] $end
$var reg 1 # en $end
$scope module enc $end
$var wire 8 $ a [7:0] $end
$var wire 1 % en $end
$var reg 3 & out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
bx $
1#
bx "
bx !
$end
#5
b0 &
b0 !
b1 "
b1 $
#10
b1 &
b1 !
b10 "
b10 $
#15
b10 &
b10 !
b100 "
b100 $
#20
b11 &
b11 !
b1000 "
b1000 $
#25
b100 &
b100 !
b10000 "
b10000 $
#30
b101 &
b101 !
b100000 "
b100000 $
#35
b110 &
b110 !
b1000000 "
b1000000 $
#40
b111 &
b111 !
b10000000 "
b10000000 $
