// Seed: 1263124527
module module_0 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output wire id_3,
    output wand id_4,
    input uwire id_5,
    output wire id_6,
    input tri1 id_7,
    input wire id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    output wor id_13,
    output wor id_14,
    input tri1 id_15,
    input wand id_16,
    input wor id_17,
    input wor id_18,
    input wand id_19,
    input wire id_20
    , id_24,
    output supply1 id_21,
    output wor id_22
);
  assign id_9 = id_17;
  logic id_25;
  ;
  assign id_25 = -1;
  wire id_26, id_27;
  assign id_3 = id_16;
endmodule
module module_1 (
    output tri0 id_0,
    inout tri id_1,
    output tri0 id_2,
    output wand id_3,
    input wire id_4,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7
);
  wire [-1  && "" : 1] id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_6,
      id_1,
      id_5,
      id_2,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_1,
      id_1,
      id_4,
      id_1,
      id_5,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
