// Seed: 1249975302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1;
  tri1 id_1 = 1'b0 - 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output logic id_5,
    input tri0 id_6,
    input tri id_7,
    input wand id_8
);
  logic [7:0] id_10;
  logic id_11 = 1;
  assign id_5 = id_11;
  wire id_12;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
  assign id_10[1] = 1;
  logic [7:0] id_13;
  always @(1) force id_13 = id_11;
  assign id_13[1] = id_12;
endmodule
