// Seed: 3003892047
module module_0 ();
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1
    , id_4,
    output logic id_2
);
  always @({-1,
    -1,
    -1'h0,
    1,
    id_0,
    1
  } or posedge id_4#(1, 1'b0 - 1))
  begin : LABEL_0
    if (1) id_2 = 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_2 = 1 && -1'h0 && id_2;
endmodule
