#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug 19 14:52:41 2019
# Process ID: 13188
# Current directory: /home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_my_axi_stream_master_0_0_synth_1
# Command line: vivado -log design_1_my_axi_stream_master_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_axi_stream_master_0_0.tcl
# Log file: /home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_my_axi_stream_master_0_0_synth_1/design_1_my_axi_stream_master_0_0.vds
# Journal file: /home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_my_axi_stream_master_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_my_axi_stream_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/umram/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_my_axi_stream_master_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13251 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.312 ; gain = 153.715 ; free physical = 209 ; free virtual = 5345
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_axi_stream_master_0_0' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_my_axi_stream_master_0_0/synth/design_1_my_axi_stream_master_0_0.vhd:69]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_axi_stream_master_v4_0' declared at '/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/fd80/hdl/my_axi_stream_master_v4_0.vhd:5' bound to instance 'U0' of component 'my_axi_stream_master_v4_0' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_my_axi_stream_master_0_0/synth/design_1_my_axi_stream_master_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'my_axi_stream_master_v4_0' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/fd80/hdl/my_axi_stream_master_v4_0.vhd:35]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'my_axi_stream_master_v4_0_M00_AXIS' declared at '/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/fd80/hdl/my_axi_stream_master_v4_0_M00_AXIS.vhd:5' bound to instance 'my_axi_stream_master_v4_0_M00_AXIS_inst' of component 'my_axi_stream_master_v4_0_M00_AXIS' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/fd80/hdl/my_axi_stream_master_v4_0.vhd:60]
INFO: [Synth 8-638] synthesizing module 'my_axi_stream_master_v4_0_M00_AXIS' [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/fd80/hdl/my_axi_stream_master_v4_0_M00_AXIS.vhd:41]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'my_axi_stream_master_v4_0_M00_AXIS' (1#1) [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/fd80/hdl/my_axi_stream_master_v4_0_M00_AXIS.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'my_axi_stream_master_v4_0' (2#1) [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ipshared/fd80/hdl/my_axi_stream_master_v4_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_axi_stream_master_0_0' (3#1) [/home/umram/my_axi_stream_test4/my_axi_stream_test4.srcs/sources_1/bd/design_1/ip/design_1_my_axi_stream_master_0_0/synth/design_1_my_axi_stream_master_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1777.031 ; gain = 210.434 ; free physical = 362 ; free virtual = 5379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.969 ; gain = 216.371 ; free physical = 381 ; free virtual = 5398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.969 ; gain = 216.371 ; free physical = 381 ; free virtual = 5398
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.742 ; gain = 0.000 ; free physical = 126 ; free virtual = 5125
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1928.711 ; gain = 2.969 ; free physical = 128 ; free virtual = 5107
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 308 ; free virtual = 5292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 309 ; free virtual = 5292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 309 ; free virtual = 5292
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'my_axi_stream_master_v4_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            init_counter |                               01 |                               01
             send_stream |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'my_axi_stream_master_v4_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 277 ; free virtual = 5263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_axi_stream_master_v4_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_my_axi_stream_master_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_my_axi_stream_master_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_my_axi_stream_master_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_my_axi_stream_master_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_axi_stream_master_v4_0_M00_AXIS_inst/tx_done_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 268 ; free virtual = 5269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 130 ; free virtual = 4840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 130 ; free virtual = 4840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 139 ; free virtual = 4845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 195 ; free virtual = 4850
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 195 ; free virtual = 4850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 195 ; free virtual = 4850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 195 ; free virtual = 4850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 194 ; free virtual = 4849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 194 ; free virtual = 4849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     3|
|3     |LUT3 |     7|
|4     |LUT4 |     1|
|5     |LUT5 |     2|
|6     |FDRE |    43|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |    60|
|2     |  U0                                        |my_axi_stream_master_v4_0          |    60|
|3     |    my_axi_stream_master_v4_0_M00_AXIS_inst |my_axi_stream_master_v4_0_M00_AXIS |    60|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 194 ; free virtual = 4849
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1928.711 ; gain = 216.371 ; free physical = 244 ; free virtual = 4899
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1928.711 ; gain = 362.113 ; free physical = 244 ; free virtual = 4899
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1928.711 ; gain = 0.000 ; free physical = 211 ; free virtual = 4864
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1928.711 ; gain = 525.562 ; free physical = 298 ; free virtual = 4951
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1928.711 ; gain = 0.000 ; free physical = 297 ; free virtual = 4950
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_my_axi_stream_master_0_0_synth_1/design_1_my_axi_stream_master_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_axi_stream_master_0_0, cache-ID = 5beb50ee829c6cab
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1952.723 ; gain = 0.000 ; free physical = 321 ; free virtual = 4975
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/umram/my_axi_stream_test4/my_axi_stream_test4.runs/design_1_my_axi_stream_master_0_0_synth_1/design_1_my_axi_stream_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_axi_stream_master_0_0_utilization_synth.rpt -pb design_1_my_axi_stream_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 14:53:05 2019...
