Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:29:06 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_14_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 Delay1No34_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.740ns (22.024%)  route 2.620ns (77.976%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 6.996 - 4.000 ) 
    Source Clock Delay      (SCD):    3.551ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.614ns (routing 1.167ns, distribution 1.447ns)
  Clock Net Delay (Destination): 2.349ns (routing 1.060ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=10244, routed)       2.614     3.551    Delay1No34_instance/clk_IBUF_BUFG
    SLICE_X126Y425       FDCE                                         r  Delay1No34_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y425       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.629 r  Delay1No34_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.519     4.148    Delay1No33_instance/Y_reg[33]_0[11]
    SLICE_X130Y432       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.245 r  Delay1No33_instance/geqOp_carry_i_11__5/O
                         net (fo=1, routed)           0.011     4.256    SumTree0_6_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X130Y432       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.411 r  SumTree0_6_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.437    SumTree0_6_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y433       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.452 r  SumTree0_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.478    SumTree0_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y434       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.530 r  SumTree0_6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.504     5.034    Delay1No33_instance/CO[0]
    SLICE_X125Y433       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     5.070 r  Delay1No33_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.527     5.597    Delay1No33_instance/SumTree0_6_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X134Y436       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     5.648 r  Delay1No33_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.091     5.739    Delay1No33_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X134Y436       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     5.835 r  Delay1No33_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=34, routed)          0.302     6.137    Delay1No34_instance/shiftVal__5[0]
    SLICE_X131Y431       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     6.173 r  Delay1No34_instance/shiftedFracY_d1[35]_i_2__5/O
                         net (fo=4, routed)           0.271     6.444    Delay1No34_instance/SumTree0_6_impl_instance/level2[12]
    SLICE_X132Y430       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.568 r  Delay1No34_instance/shiftedFracY_d1[7]_i_1__5/O
                         net (fo=2, routed)           0.343     6.911    SumTree0_6_impl_instance/FPAddSubOp_instance/level4__0[7]
    SLICE_X134Y433       FDRE                                         r  SumTree0_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=10244, routed)       2.349     6.996    SumTree0_6_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X134Y433       FDRE                                         r  SumTree0_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]/C
                         clock pessimism              0.480     7.476    
                         clock uncertainty           -0.035     7.441    
    SLICE_X134Y433       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.466    SumTree0_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.466    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  0.554    




