#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr 02 11:26:39 2017
# Process ID: 7460
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10260 C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula3\Aula3_final\project_ex2\project_ex2.xpr
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/vivado.log
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2'
INFO: [Project 1-313] Project file moved from 'C:/Users/fmcta/Desktop/project_ex2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta', nor could it be found using path 'C:/users/fmcta'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta/GreatestMaximumDivisor', nor could it be found using path 'C:/users/fmcta/GreatestMaximumDivisor'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta/decimal_to_dysplays_3', nor could it be found using path 'C:/users/fmcta/decimal_to_dysplays_3'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta/GreatestMaximumDivisor'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/users/fmcta/decimal_to_dysplays_3'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ex2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ex2_GreatestMaximumDivisor_0_1
ex2_clock_divider_0_0
ex2_BinToBCD16_0_0
ex2_Decimal_to_Displays_3_0_0

open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 786.777 ; gain = 110.906
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/bd/ex2/ex2.bd}
Adding cell -- xilinx.com:user:clock_divider:1.0 - clock_divider_0
Adding cell -- xilinx.com:user:BinToBCD16:1.0 - BinToBCD16_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:GreatestMaximumDivisor:1.0 - GreatestMaximumDivisor_0
Adding cell -- xilinx.com:user:Decimal_to_Displays_3:1.0 - Decimal_to_Displays_3_0
Successfully read diagram <ex2> from BD file <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/bd/ex2/ex2.bd>
open_bd_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 873.398 ; gain = 17.457
create_project Aula3_estudo_ex2 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2 -part xc7a100tcsg324-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 895.840 ; gain = 0.000
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
add_files -norecurse {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/Decimal_to_Displays.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/GreatestMaximumDivisor.vhd}
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/GreatestMaximumDivisor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/Decimal_to_Displays.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/clock_divider.vhd:]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-1834] The constraints file "Nexys4_Master.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/GreatestMaximumDivisor.vhd'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/utilizador/desktop/universidade/4_ano/2_semestre/cr/praticas/ips/dectodisp3'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1013.676 ; gain = 0.000
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.676 ; gain = 0.000
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3'.
set_property top GreatestMaximumDivisor [current_fileset]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-1834] The constraints file "Nexys4_Master.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/Decimal_to_Displays.vhd'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/utilizador/desktop/universidade/4_ano/2_semestre/cr/praticas/ips/greatmaxdiv'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1060.734 ; gain = 47.059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1060.734 ; gain = 47.059
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3'.
add_files -norecurse {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/common.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/clock_divider.vhd}
create_bd_design "design_2"
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd> 
create_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1060.734 ; gain = 0.000
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/greatMaxDiv'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
INFO: [Common 17-365] Interrupt caught but 'create_bd_cell' cannot be canceled. Please wait for command to finish.
INFO: [Common 17-681] Processing pending cancel.
endgroup
delete_bd_objs [get_bd_cells axi_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
set_property location {1 102 -402} [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Decimal_to_Displays_3:1.0 Decimal_to_Displays_3_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:GreatestMaximumDivisor:1.0 GreatestMaximumDivisor_0
endgroup
set_property location {1.5 183 -353} [get_bd_cells GreatestMaximumDivisor_0]
set_property location {0.5 53 -340} [get_bd_cells clock_divider_0]
set_property location {3 428 -214} [get_bd_cells GreatestMaximumDivisor_0]
set_property location {2 493 -400} [get_bd_cells BinToBCD16_0]
set_property location {2.5 753 -345} [get_bd_cells Decimal_to_Displays_3_0]
set_property location {2 429 -497} [get_bd_cells BinToBCD16_0]
set_property location {1.5 175 -334} [get_bd_cells clock_divider_0]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1000000 [get_bd_ports clk]
endgroup
set_property location {-48 -346} [get_bd_ports clk]
create_bd_port -dir I -type rst btnC
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnC]
create_bd_port -dir I -type rst btnL
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnL]
set_property location {-54 -201} [get_bd_ports btnL]
create_bd_port -dir I -from 15 -to 0 sw
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
set_property location {-48 -137} [get_bd_ports btnC]
set_property location {-57 -314} [get_bd_ports btnL]
set_property location {-56 -211} [get_bd_ports btnC]
connect_bd_net [get_bd_ports btnL] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_ports btnC] [get_bd_pins GreatestMaximumDivisor_0/btnC]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btnC(rst) and /GreatestMaximumDivisor_0/btnC(undef)
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins GreatestMaximumDivisor_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins Decimal_to_Displays_3_0/clk]
connect_bd_net [get_bd_ports sw] [get_bd_pins GreatestMaximumDivisor_0/sw]
connect_bd_net [get_bd_ports btnL] [get_bd_pins BinToBCD16_0/reset]
set_property location {2.5 606 -500} [get_bd_cells BinToBCD16_0]
connect_bd_net [get_bd_pins GreatestMaximumDivisor_0/finalResult] [get_bd_pins BinToBCD16_0/binary]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/request]
set_property location {5 861 -340} [get_bd_cells Decimal_to_Displays_3_0]
set_property location {5.5 901 -340} [get_bd_cells Decimal_to_Displays_3_0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins Decimal_to_Displays_3_0/sw0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins Decimal_to_Displays_3_0/sw1]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins Decimal_to_Displays_3_0/sw2]
create_bd_port -dir O -from 7 -to 0 an
create_bd_port -dir O -from 6 -to 0 seg
connect_bd_net [get_bd_ports an] [get_bd_pins Decimal_to_Displays_3_0/an]
connect_bd_net [get_bd_ports seg] [get_bd_pins Decimal_to_Displays_3_0/seg]
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd> 
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -top
CRITICAL WARNING: [BD 41-1761] Reset pin '/clock_divider_0/reset' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/clock_divider_0/clk
/clock_divider_0/divided_clk

CRITICAL WARNING: [BD 41-1343] Reset pin /BinToBCD16_0/reset (associated clock /BinToBCD16_0/clk) is connected to reset source /btnL (synchronous to clock source /clk).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clock_divider_0/divided_clk.
WARNING: [BD 41-927] Following properties on pin /clock_divider_0/divided_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_2_clock_divider_0_0_divided_clk 
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd> 
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
set_property top design_2_wrapper [current_fileset]
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decimal_to_Displays_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GreatestMaximumDivisor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 4 {design_2_clock_divider_0_0_synth_1 design_2_BinToBCD16_0_0_synth_1 design_2_Decimal_to_Displays_3_0_0_synth_1 design_2_GreatestMaximumDivisor_0_0_synth_1 design_2_xlconstant_0_0_synth_1}
[Sun Apr 02 12:11:00 2017] Launched design_2_clock_divider_0_0_synth_1, design_2_BinToBCD16_0_0_synth_1, design_2_Decimal_to_Displays_3_0_0_synth_1, design_2_GreatestMaximumDivisor_0_0_synth_1, design_2_xlconstant_0_0_synth_1...
Run output will be captured here:
design_2_clock_divider_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_clock_divider_0_0_synth_1/runme.log
design_2_BinToBCD16_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_BinToBCD16_0_0_synth_1/runme.log
design_2_Decimal_to_Displays_3_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_Decimal_to_Displays_3_0_0_synth_1/runme.log
design_2_GreatestMaximumDivisor_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_GreatestMaximumDivisor_0_0_synth_1/runme.log
design_2_xlconstant_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_xlconstant_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_2_xlconstant_0_0_synth_1
reset_run design_2_Decimal_to_Displays_3_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr 02 12:12:43 2017] Launched design_2_Decimal_to_Displays_3_0_0_synth_1, design_2_xlconstant_0_0_synth_1, synth_1...
Run output will be captured here:
design_2_Decimal_to_Displays_3_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_Decimal_to_Displays_3_0_0_synth_1/runme.log
design_2_xlconstant_0_0_synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_xlconstant_0_0_synth_1/runme.log
synth_1: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/synth_1/runme.log
[Sun Apr 02 12:12:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/impl_1/runme.log
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_2' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_2_Decimal_to_Displays_3_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 4 design_2_Decimal_to_Displays_3_0_0_synth_1
[Sun Apr 02 12:15:52 2017] Launched design_2_Decimal_to_Displays_3_0_0_synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_Decimal_to_Displays_3_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd}
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_2' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_2_Decimal_to_Displays_3_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 4 design_2_Decimal_to_Displays_3_0_0_synth_1
[Sun Apr 02 12:18:28 2017] Launched design_2_Decimal_to_Displays_3_0_0_synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_Decimal_to_Displays_3_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd}
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp3'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
set_property  ip_repo_paths  c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips'.
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -top
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_2' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_2_Decimal_to_Displays_3_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 4 design_2_Decimal_to_Displays_3_0_0_synth_1
[Sun Apr 02 12:20:56 2017] Launched design_2_Decimal_to_Displays_3_0_0_synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_Decimal_to_Displays_3_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
delete_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1390.172 ; gain = 0.000
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decimal_to_Displays_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GreatestMaximumDivisor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.hwdef
catch { config_ip_cache -export [get_ips -all design_2_clock_divider_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_clock_divider_0_0, cache-ID = 8973ef31fb4bcb43; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_2_BinToBCD16_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_BinToBCD16_0_0, cache-ID = 50d002893c46217b; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_2_Decimal_to_Displays_3_0_0] }
catch { config_ip_cache -export [get_ips -all design_2_GreatestMaximumDivisor_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_GreatestMaximumDivisor_0_0, cache-ID = 0f4aea8c635bd0fd; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_2_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_xlconstant_0_0, cache-ID = 3873e2ca10201817; cache size = 0.554 MB.
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 4 design_2_Decimal_to_Displays_3_0_0_synth_1
[Sun Apr 02 12:22:50 2017] Launched design_2_Decimal_to_Displays_3_0_0_synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_Decimal_to_Displays_3_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd}
reset_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -top
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decimal_to_Displays_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GreatestMaximumDivisor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2.hwdef
catch { config_ip_cache -export [get_ips -all design_2_clock_divider_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_clock_divider_0_0, cache-ID = 8973ef31fb4bcb43; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_2_BinToBCD16_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_BinToBCD16_0_0, cache-ID = 50d002893c46217b; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_2_Decimal_to_Displays_3_0_0] }
catch { config_ip_cache -export [get_ips -all design_2_GreatestMaximumDivisor_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_GreatestMaximumDivisor_0_0, cache-ID = 0f4aea8c635bd0fd; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_2_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_xlconstant_0_0, cache-ID = 3873e2ca10201817; cache size = 0.554 MB.
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd]
launch_runs -jobs 4 design_2_Decimal_to_Displays_3_0_0_synth_1
[Sun Apr 02 12:26:23 2017] Launched design_2_Decimal_to_Displays_3_0_0_synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_2_Decimal_to_Displays_3_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/design_2.bd
file delete -force C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2
file delete -force C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/bd/design_2 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts/design_2
remove_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
file delete -force C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
remove_files  {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/Decimal_to_Displays.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/new/GreatestMaximumDivisor.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/clock_divider.vhd}
create_bd_design "design_1"
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Decimal_to_Displays_3:1.0 Decimal_to_Displays_3_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:GreatestMaximumDivisor:1.0 GreatestMaximumDivisor_0
endgroup
set_property location {1 137 -235} [get_bd_cells clock_divider_0]
set_property location {2 304 -117} [get_bd_cells GreatestMaximumDivisor_0]
set_property location {3.5 733 -270} [get_bd_cells Decimal_to_Displays_3_0]
set_property location {2 377 -354} [get_bd_cells BinToBCD16_0]
set_property location {2 317 -410} [get_bd_cells BinToBCD16_0]
set_property location {2.5 561 -260} [get_bd_cells Decimal_to_Displays_3_0]
set_property location {1 71 -272} [get_bd_cells clock_divider_0]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1000000 [get_bd_ports clk]
endgroup
set_property location {-40 -287} [get_bd_ports clk]
create_bd_port -dir I -type rst btnL
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnL]
create_bd_port -dir I -type rst btnC
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnC]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
connect_bd_net [get_bd_ports btnL] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_ports btnC] [get_bd_pins GreatestMaximumDivisor_0/btnC]
WARNING: [BD 41-1731] Type mismatch between connected pins: /btnC(rst) and /GreatestMaximumDivisor_0/btnC(undef)
create_bd_port -dir I -from 15 -to 0 sw
connect_bd_net [get_bd_ports sw] [get_bd_pins GreatestMaximumDivisor_0/sw]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/request]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins GreatestMaximumDivisor_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins Decimal_to_Displays_3_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_ports btnL] [get_bd_pins BinToBCD16_0/reset]
set_property location {3.5 531 -412} [get_bd_cells BinToBCD16_0]
connect_bd_net [get_bd_pins GreatestMaximumDivisor_0/finalResult] [get_bd_pins BinToBCD16_0/binary]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins Decimal_to_Displays_3_0/sw0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins Decimal_to_Displays_3_0/sw1]
set_property location {4 500 -403} [get_bd_cells BinToBCD16_0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins Decimal_to_Displays_3_0/sw2]
create_bd_port -dir O -from 7 -to 0 an
create_bd_port -dir O -from 6 -to 0 seg
connect_bd_net [get_bd_ports an] [get_bd_pins Decimal_to_Displays_3_0/an]
connect_bd_net [get_bd_ports seg] [get_bd_pins Decimal_to_Displays_3_0/seg]
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-1761] Reset pin '/clock_divider_0/reset' is found to be associated with multiple clock pins, which are not compatible w.r.t frequency, phase and clock-domain. This may prevent design from functioning correctly. Please ensure same reset pin is either not associated with different clock pins or all associated clock pins are driven by same or compatible clock source(s). List of associated clock pins:
/clock_divider_0/clk
/clock_divider_0/divided_clk

CRITICAL WARNING: [BD 41-1343] Reset pin /BinToBCD16_0/reset (associated clock /BinToBCD16_0/clk) is connected to reset source /btnL (synchronous to clock source /clk).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clock_divider_0/divided_clk.
WARNING: [BD 41-927] Following properties on pin /clock_divider_0/divided_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clock_divider_0_0_divided_clk 
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decimal_to_Displays_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GreatestMaximumDivisor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clock_divider_0_0, cache-ID = 8973ef31fb4bcb43; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_1_BinToBCD16_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_BinToBCD16_0_0, cache-ID = 50d002893c46217b; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_1_Decimal_to_Displays_3_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_GreatestMaximumDivisor_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_GreatestMaximumDivisor_0_0, cache-ID = 0f4aea8c635bd0fd; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlconstant_0_0, cache-ID = 3873e2ca10201817; cache size = 0.554 MB.
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_Decimal_to_Displays_3_0_0_synth_1
[Sun Apr 02 12:35:48 2017] Launched design_1_Decimal_to_Displays_3_0_0_synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_1_Decimal_to_Displays_3_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/common.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/clock_divider.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex2/project_ex2.srcs/sources_1/imports/fmcta/Downloads/aula2/aula2.srcs/sources_1/new/common.vhd' cannot be added to the project because it already exists in the project, skipping this file
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decimal_to_Displays_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GreatestMaximumDivisor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_clock_divider_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clock_divider_0_0, cache-ID = 8973ef31fb4bcb43; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_1_BinToBCD16_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_BinToBCD16_0_0, cache-ID = 50d002893c46217b; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_1_Decimal_to_Displays_3_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_GreatestMaximumDivisor_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_GreatestMaximumDivisor_0_0, cache-ID = 0f4aea8c635bd0fd; cache size = 0.554 MB.
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlconstant_0_0, cache-ID = 3873e2ca10201817; cache size = 0.554 MB.
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_Decimal_to_Displays_3_0_0_synth_1
[Sun Apr 02 12:38:57 2017] Launched design_1_Decimal_to_Displays_3_0_0_synth_1...
Run output will be captured here: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.runs/design_1_Decimal_to_Displays_3_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
Wrote  : <C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex2/Aula3_estudo_ex2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 02 12:42:14 2017...
