-- -------------------------------------------------------------
-- 
-- File Name: D:\Dan\FPGA_Test\ise_project_1\test_rx_pkg.vhd
-- Created: 2012-11-02 14:15:17
-- 
-- Generated by MATLAB 7.11 and Simulink HDL Coder 2.0
-- 
-- -------------------------------------------------------------


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

PACKAGE test_rx_pkg IS
  TYPE vector_of_unsigned8 IS ARRAY (NATURAL RANGE <>) OF unsigned(7 DOWNTO 0);
  TYPE vector_of_std_logic_vector8 IS ARRAY (NATURAL RANGE <>) OF std_logic_vector(7 DOWNTO 0);
  TYPE T_state_type_is_Receive IS (IN_Error, IN_Read, IN_Read_rdy, IN_Read_rdy1, IN_Start_RX, IN_Wait1, IN_Wait2, IN_Wait_low, IN_WriteRAM);
END test_rx_pkg;

