

================================================================
== Vitis HLS Report for 'kernel_wrapper'
================================================================
* Date:           Fri Jul  5 07:59:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    65711|    65711|  0.329 ms|  0.329 ms|  41037|  41037|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                  |               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------+---------------+---------+---------+-----------+-----------+-------+-------+---------+
        |read_input_U0     |read_input     |     8269|     8269|  41.345 us|  41.345 us|   8269|   8269|       no|
        |run_inference_U0  |run_inference  |    16404|    16404|  82.020 us|  82.020 us|  16404|  16404|       no|
        |entry_proc_U0     |entry_proc     |        0|        0|       0 ns|       0 ns|      0|      0|       no|
        |write_result_U0   |write_result   |    41036|    41036|   0.205 ms|   0.205 ms|  41036|  41036|       no|
        +------------------+---------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        5|       42|    -|
|Instance             |        8|  1087|    25010|   112348|    0|
|Memory               |      154|     -|        0|       12|    0|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      162|  1087|    25025|   112501|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       12|    36|        2|       25|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    12|       ~0|        8|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+------+-------+-------+-----+
    |     Instance     |     Module    | BRAM_18K|  DSP |   FF  |  LUT  | URAM|
    +------------------+---------------+---------+------+-------+-------+-----+
    |control_s_axi_U   |control_s_axi  |        0|     0|    176|    296|    0|
    |entry_proc_U0     |entry_proc     |        0|     0|      2|     20|    0|
    |gmem0_m_axi_U     |gmem0_m_axi    |        0|     0|   4567|   8001|    0|
    |gmem1_m_axi_U     |gmem1_m_axi    |        0|     0|    764|   1118|    0|
    |read_input_U0     |read_input     |        0|     0|   2652|   9383|    0|
    |run_inference_U0  |run_inference  |        8|  1087|  15755|  88204|    0|
    |write_result_U0   |write_result   |        0|     0|   1094|   5326|    0|
    +------------------+---------------+---------+------+-------+-------+-----+
    |Total             |               |        8|  1087|  25010| 112348|    0|
    +------------------+---------------+---------+------+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_buf_V_U     |in_buf_V_RAM_AUTO_1R1W   |      114|  0|  12|    0|  8192|  256|     1|      2097152|
    |out_buf_V_U    |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_1_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_2_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_3_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_4_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                         |      154|  0|  12|    0| 49152|  336|     6|      2752512|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------+---------+---+----+-----+------+-----+---------+
    |    Name   | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+---+----+-----+------+-----+---------+
    |out_r_c_U  |        0|  5|   0|    -|     4|   64|      256|
    +-----------+---------+---+----+-----+------+-----+---------+
    |Total      |        0|  5|   0|    0|     4|   64|      256|
    +-----------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_out_buf_V          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_4        |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |run_inference_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |write_result_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  36|          18|          18|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_out_buf_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready     |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready     |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                           |  1|   0|    1|          0|
    |ap_rst_reg_1                           |  1|   0|    1|          0|
    |ap_rst_reg_2                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready     |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 10|   0|   10|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  kernel_wrapper|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  kernel_wrapper|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  kernel_wrapper|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|           gmem1|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.98>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in_r" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 8 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_r_c = alloca i64 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 9 'alloca' 'out_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (2.98ns)   --->   "%in_buf_V = alloca i64 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:37]   --->   Operation 10 'alloca' 'in_buf_V' <Predicate = true> <Delay = 2.98>
ST_1 : Operation 11 [1/1] (1.24ns)   --->   "%out_buf_V = alloca i64 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 11 'alloca' 'out_buf_V' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 12 [1/1] (1.24ns)   --->   "%out_buf_V_1 = alloca i64 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 12 'alloca' 'out_buf_V_1' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 13 [1/1] (1.24ns)   --->   "%out_buf_V_2 = alloca i64 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 13 'alloca' 'out_buf_V_2' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 14 [1/1] (1.24ns)   --->   "%out_buf_V_3 = alloca i64 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 14 'alloca' 'out_buf_V_3' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 15 [1/1] (1.24ns)   --->   "%out_buf_V_4 = alloca i64 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 15 'alloca' 'out_buf_V_4' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 16 [2/2] (3.65ns)   --->   "%call_ln43 = call void @read_input, i512 %gmem0, i64 %in_r_read, i256 %in_buf_V" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:43]   --->   Operation 16 'call' 'call_ln43' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln43 = call void @read_input, i512 %gmem0, i64 %in_r_read, i256 %in_buf_V" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:43]   --->   Operation 17 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln44 = call void @run_inference, i256 %in_buf_V, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:44]   --->   Operation 18 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 19 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_r" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 19 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 20 [1/1] (1.41ns)   --->   "%call_ln42 = call void @entry_proc, i64 %out_r_read, i64 %out_r_c" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 20 'call' 'call_ln42' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln44 = call void @run_inference, i256 %in_buf_V, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:44]   --->   Operation 21 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln45 = call void @write_result, i32 %gmem1, i64 %out_r_c, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:45]   --->   Operation 22 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @out_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_r_c, i64 %out_r_c" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln42 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 24 'specinterface' 'specinterface_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln42 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln36 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:36]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln36 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:36]   --->   Operation 27 'specinterface' 'specinterface_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_15, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln45 = call void @write_result, i32 %gmem1, i64 %out_r_c, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:45]   --->   Operation 37 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:46]   --->   Operation 38 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_r_read                 (read                ) [ 00110000]
out_r_c                   (alloca              ) [ 00111111]
in_buf_V                  (alloca              ) [ 00111100]
out_buf_V                 (alloca              ) [ 00111111]
out_buf_V_1               (alloca              ) [ 00111111]
out_buf_V_2               (alloca              ) [ 00111111]
out_buf_V_3               (alloca              ) [ 00111111]
out_buf_V_4               (alloca              ) [ 00111111]
call_ln43                 (call                ) [ 00000000]
out_r_read                (read                ) [ 00000000]
call_ln42                 (call                ) [ 00000000]
call_ln44                 (call                ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln42        (specinterface       ) [ 00000000]
specdataflowpipeline_ln42 (specdataflowpipeline) [ 00000000]
spectopmodule_ln36        (spectopmodule       ) [ 00000000]
specinterface_ln36        (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln45                 (call                ) [ 00000000]
ret_ln46                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_input"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_inference"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_result"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="out_r_c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_r_c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_buf_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_buf_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="out_buf_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_buf_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_buf_V_1_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_buf_V_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="out_buf_V_2_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_buf_V_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="out_buf_V_3_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_buf_V_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_buf_V_4_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_buf_V_4/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_r_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="out_r_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_input_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="512" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="1"/>
<pin id="124" dir="0" index="3" bw="256" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_run_inference_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="136" dir="0" index="7" bw="18" slack="0"/>
<pin id="137" dir="0" index="8" bw="18" slack="0"/>
<pin id="138" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="call_ln42_entry_proc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="4"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_write_result_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="64" slack="5"/>
<pin id="153" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="158" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/6 "/>
</bind>
</comp>

<comp id="161" class="1005" name="in_r_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_r_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="out_r_c_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="4"/>
<pin id="168" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="out_r_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="128" pin=8"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="114" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="164"><net_src comp="108" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="169"><net_src comp="80" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {6 7 }
 - Input state : 
	Port: kernel_wrapper : gmem0 | {2 3 }
	Port: kernel_wrapper : in_r | {1 }
	Port: kernel_wrapper : out_r | {5 }
	Port: kernel_wrapper : exp_table | {4 5 }
	Port: kernel_wrapper : invert_table | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |    grp_read_input_fu_120    |    0    |  6.579  |   3511  |   9146  |
|   call   |   grp_run_inference_fu_128  |   1087  |  6.966  |  13582  |  83660  |
|          | call_ln42_entry_proc_fu_142 |    0    |    0    |    0    |    0    |
|          |   grp_write_result_fu_149   |    0    |  2.709  |   1140  |   3707  |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |    in_r_read_read_fu_108    |    0    |    0    |    0    |    0    |
|          |    out_r_read_read_fu_114   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |   1087  |  16.254 |  18233  |  96513  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|  exp_table |    6   |    0   |    0   |    -   |
|  in_buf_V  |   114  |    0   |   12   |    0   |
|invert_table|    2   |    0   |    0   |    -   |
|  out_buf_V |    8   |    0   |    0   |    0   |
| out_buf_V_1|    8   |    0   |    0   |    0   |
| out_buf_V_2|    8   |    0   |    0   |    0   |
| out_buf_V_3|    8   |    0   |    0   |    0   |
| out_buf_V_4|    8   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   162  |    0   |   12   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|in_r_read_reg_161|   64   |
| out_r_c_reg_166 |   64   |
+-----------------+--------+
|      Total      |   128  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |  1087  |   16   |  18233 |  96513 |    -   |
|   Memory  |   162  |    -   |    -   |    0   |   12   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   128  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   162  |  1087  |   16   |  18361 |  96525 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
