// Seed: 18454248
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic [1 : -1] id_3;
  wire id_4;
  assign id_4 = id_1;
endmodule
module module_1;
  logic id_1;
  logic id_2;
  wire id_3, id_4, id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    output wand id_0,
    output wor id_1,
    input supply0 id_2,
    output wor id_3
);
  specify
    (id_5 => id_6) = (~id_2, id_6);
    specparam id_7 = id_2;
  endspecify
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
