Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Oct 31 18:22:07 2016
| Host         : seunghwan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_module_timing_summary_routed.rpt -rpx Top_module_timing_summary_routed.rpx
| Design       : Top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: counter_ss_drive/sel_reg[0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_ss_drive/sel_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter_ss_drive/sel_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_min/Dout_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_min/Dout_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_min/Dout_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_msec_1/Dout_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_msec_1/Dout_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_msec_1/Dout_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_msec_2/Dout_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_msec_2/Dout_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_msec_2/Dout_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_sec_1/Dout_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_sec_1/Dout_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_sec_1/Dout_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_sec_2/Dout_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_sec_2/Dout_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: top_counter/counter_sec_2/Dout_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_counter/push_module/isClicked_reg_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_counter/push_module/isClicked_reg_LDC/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_counter/push_module/isClicked_reg_P/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: top_counter/push_module/temp_3_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.057        0.000                      0                  349        0.175        0.000                      0                  349        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.057        0.000                      0                  325        0.175        0.000                      0                  325        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.393        0.000                      0                   24        0.621        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 top_counter/counter_min/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/delay_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 2.125ns (42.665%)  route 2.856ns (57.335%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.713     5.316    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  top_counter/counter_min/delay_reg[15]/Q
                         net (fo=4, routed)           0.819     6.653    top_counter/counter_min/delay_reg[15]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.777 r  top_counter/counter_min/delay[0]_i_10__3/O
                         net (fo=1, routed)           0.797     7.574    top_counter/counter_min/delay[0]_i_10__3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  top_counter/counter_min/delay[0]_i_3__2/O
                         net (fo=22, routed)          1.239     8.937    top_counter/counter_min/delay[0]_i_3__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.061 r  top_counter/counter_min/delay[0]_i_9__3/O
                         net (fo=1, routed)           0.000     9.061    top_counter/counter_min/delay[0]_i_9__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  top_counter/counter_min/delay_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    top_counter/counter_min/delay_reg[0]_i_2__3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  top_counter/counter_min/delay_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.691    top_counter/counter_min/delay_reg[4]_i_1__3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  top_counter/counter_min/delay_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.808    top_counter/counter_min/delay_reg[8]_i_1__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.925 r  top_counter/counter_min/delay_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.925    top_counter/counter_min/delay_reg[12]_i_1__3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.042 r  top_counter/counter_min/delay_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.042    top_counter/counter_min/delay_reg[16]_i_1__3_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.296 r  top_counter/counter_min/delay_reg[20]_i_1__3/CO[0]
                         net (fo=1, routed)           0.000    10.296    top_counter/counter_min/delay_reg[20]_i_1__3_n_3
    SLICE_X6Y83          FDRE                                         r  top_counter/counter_min/delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.596    15.019    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  top_counter/counter_min/delay_reg[20]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)        0.094    15.353    top_counter/counter_min/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  5.057    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 top_counter/counter_min/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 2.077ns (42.107%)  route 2.856ns (57.893%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.713     5.316    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  top_counter/counter_min/delay_reg[15]/Q
                         net (fo=4, routed)           0.819     6.653    top_counter/counter_min/delay_reg[15]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.777 r  top_counter/counter_min/delay[0]_i_10__3/O
                         net (fo=1, routed)           0.797     7.574    top_counter/counter_min/delay[0]_i_10__3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  top_counter/counter_min/delay[0]_i_3__2/O
                         net (fo=22, routed)          1.239     8.937    top_counter/counter_min/delay[0]_i_3__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.061 r  top_counter/counter_min/delay[0]_i_9__3/O
                         net (fo=1, routed)           0.000     9.061    top_counter/counter_min/delay[0]_i_9__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  top_counter/counter_min/delay_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    top_counter/counter_min/delay_reg[0]_i_2__3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  top_counter/counter_min/delay_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.691    top_counter/counter_min/delay_reg[4]_i_1__3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  top_counter/counter_min/delay_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.808    top_counter/counter_min/delay_reg[8]_i_1__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.925 r  top_counter/counter_min/delay_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.925    top_counter/counter_min/delay_reg[12]_i_1__3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.248 r  top_counter/counter_min/delay_reg[16]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    10.248    top_counter/counter_min/delay_reg[16]_i_1__3_n_6
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.595    15.018    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[17]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.109    15.367    top_counter/counter_min/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 top_counter/counter_min/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 2.069ns (42.013%)  route 2.856ns (57.987%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.713     5.316    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  top_counter/counter_min/delay_reg[15]/Q
                         net (fo=4, routed)           0.819     6.653    top_counter/counter_min/delay_reg[15]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.777 r  top_counter/counter_min/delay[0]_i_10__3/O
                         net (fo=1, routed)           0.797     7.574    top_counter/counter_min/delay[0]_i_10__3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  top_counter/counter_min/delay[0]_i_3__2/O
                         net (fo=22, routed)          1.239     8.937    top_counter/counter_min/delay[0]_i_3__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.061 r  top_counter/counter_min/delay[0]_i_9__3/O
                         net (fo=1, routed)           0.000     9.061    top_counter/counter_min/delay[0]_i_9__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  top_counter/counter_min/delay_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    top_counter/counter_min/delay_reg[0]_i_2__3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  top_counter/counter_min/delay_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.691    top_counter/counter_min/delay_reg[4]_i_1__3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  top_counter/counter_min/delay_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.808    top_counter/counter_min/delay_reg[8]_i_1__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.925 r  top_counter/counter_min/delay_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.925    top_counter/counter_min/delay_reg[12]_i_1__3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.240 r  top_counter/counter_min/delay_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000    10.240    top_counter/counter_min/delay_reg[16]_i_1__3_n_4
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.595    15.018    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[19]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.109    15.367    top_counter/counter_min/delay_reg[19]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.153ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_1/delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_1/delay_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 2.008ns (41.115%)  route 2.876ns (58.885%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.716     5.319    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  top_counter/counter_msec_1/delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  top_counter/counter_msec_1/delay_reg[14]/Q
                         net (fo=3, routed)           0.844     6.681    top_counter/counter_msec_1/delay_reg[14]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.805 r  top_counter/counter_msec_1/delay[0]_i_10__0/O
                         net (fo=1, routed)           0.797     7.602    top_counter/counter_msec_1/delay[0]_i_10__0_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.726 f  top_counter/counter_msec_1/delay[0]_i_3/O
                         net (fo=22, routed)          1.234     8.961    top_counter/counter_msec_1/delay[0]_i_3_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.085 r  top_counter/counter_msec_1/delay[4]_i_5__0/O
                         net (fo=1, routed)           0.000     9.085    top_counter/counter_msec_1/delay[4]_i_5__0_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.598 r  top_counter/counter_msec_1/delay_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.598    top_counter/counter_msec_1/delay_reg[4]_i_1__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  top_counter/counter_msec_1/delay_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.715    top_counter/counter_msec_1/delay_reg[8]_i_1__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  top_counter/counter_msec_1/delay_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    top_counter/counter_msec_1/delay_reg[12]_i_1__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  top_counter/counter_msec_1/delay_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.949    top_counter/counter_msec_1/delay_reg[16]_i_1__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.203 r  top_counter/counter_msec_1/delay_reg[20]_i_1__0/CO[0]
                         net (fo=1, routed)           0.000    10.203    top_counter/counter_msec_1/delay_reg[20]_i_1__0_n_3
    SLICE_X2Y84          FDRE                                         r  top_counter/counter_msec_1/delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.599    15.022    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  top_counter/counter_msec_1/delay_reg[20]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.094    15.355    top_counter/counter_msec_1/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.153    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 top_counter/counter_min/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/delay_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.993ns (41.104%)  route 2.856ns (58.896%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.713     5.316    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  top_counter/counter_min/delay_reg[15]/Q
                         net (fo=4, routed)           0.819     6.653    top_counter/counter_min/delay_reg[15]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.777 r  top_counter/counter_min/delay[0]_i_10__3/O
                         net (fo=1, routed)           0.797     7.574    top_counter/counter_min/delay[0]_i_10__3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  top_counter/counter_min/delay[0]_i_3__2/O
                         net (fo=22, routed)          1.239     8.937    top_counter/counter_min/delay[0]_i_3__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.061 r  top_counter/counter_min/delay[0]_i_9__3/O
                         net (fo=1, routed)           0.000     9.061    top_counter/counter_min/delay[0]_i_9__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  top_counter/counter_min/delay_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    top_counter/counter_min/delay_reg[0]_i_2__3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  top_counter/counter_min/delay_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.691    top_counter/counter_min/delay_reg[4]_i_1__3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  top_counter/counter_min/delay_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.808    top_counter/counter_min/delay_reg[8]_i_1__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.925 r  top_counter/counter_min/delay_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.925    top_counter/counter_min/delay_reg[12]_i_1__3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  top_counter/counter_min/delay_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    10.164    top_counter/counter_min/delay_reg[16]_i_1__3_n_5
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.595    15.018    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[18]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.109    15.367    top_counter/counter_min/delay_reg[18]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 top_counter/counter_sec_1/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_1/delay_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.087ns (43.679%)  route 2.691ns (56.321%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.712     5.315    top_counter/counter_sec_1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  top_counter/counter_sec_1/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  top_counter/counter_sec_1/delay_reg[15]/Q
                         net (fo=4, routed)           0.942     6.713    top_counter/counter_sec_1/delay_reg[15]
    SLICE_X7Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.837 f  top_counter/counter_sec_1/delay[0]_i_11__0/O
                         net (fo=1, routed)           0.521     7.358    top_counter/counter_sec_1/delay[0]_i_11__0_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.482 f  top_counter/counter_sec_1/delay[0]_i_3__0/O
                         net (fo=22, routed)          1.228     8.710    top_counter/counter_sec_1/delay[0]_i_3__0_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.124     8.834 r  top_counter/counter_sec_1/delay[0]_i_9__1/O
                         net (fo=1, routed)           0.000     8.834    top_counter/counter_sec_1/delay[0]_i_9__1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.366 r  top_counter/counter_sec_1/delay_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.366    top_counter/counter_sec_1/delay_reg[0]_i_2__1_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  top_counter/counter_sec_1/delay_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.480    top_counter/counter_sec_1/delay_reg[4]_i_1__1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.594 r  top_counter/counter_sec_1/delay_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.594    top_counter/counter_sec_1/delay_reg[8]_i_1__1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.708 r  top_counter/counter_sec_1/delay_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.708    top_counter/counter_sec_1/delay_reg[12]_i_1__1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.822 r  top_counter/counter_sec_1/delay_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     9.822    top_counter/counter_sec_1/delay_reg[16]_i_1__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.093 r  top_counter/counter_sec_1/delay_reg[20]_i_1__1/CO[0]
                         net (fo=1, routed)           0.000    10.093    top_counter/counter_sec_1/delay_reg[20]_i_1__1_n_3
    SLICE_X5Y82          FDRE                                         r  top_counter/counter_sec_1/delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.595    15.018    top_counter/counter_sec_1/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  top_counter/counter_sec_1/delay_reg[20]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.046    15.304    top_counter/counter_sec_1/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_1/delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_1/delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.960ns (40.531%)  route 2.876ns (59.469%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.716     5.319    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  top_counter/counter_msec_1/delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  top_counter/counter_msec_1/delay_reg[14]/Q
                         net (fo=3, routed)           0.844     6.681    top_counter/counter_msec_1/delay_reg[14]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.805 r  top_counter/counter_msec_1/delay[0]_i_10__0/O
                         net (fo=1, routed)           0.797     7.602    top_counter/counter_msec_1/delay[0]_i_10__0_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.726 f  top_counter/counter_msec_1/delay[0]_i_3/O
                         net (fo=22, routed)          1.234     8.961    top_counter/counter_msec_1/delay[0]_i_3_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.085 r  top_counter/counter_msec_1/delay[4]_i_5__0/O
                         net (fo=1, routed)           0.000     9.085    top_counter/counter_msec_1/delay[4]_i_5__0_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.598 r  top_counter/counter_msec_1/delay_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.598    top_counter/counter_msec_1/delay_reg[4]_i_1__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  top_counter/counter_msec_1/delay_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.715    top_counter/counter_msec_1/delay_reg[8]_i_1__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  top_counter/counter_msec_1/delay_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    top_counter/counter_msec_1/delay_reg[12]_i_1__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.155 r  top_counter/counter_msec_1/delay_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.155    top_counter/counter_msec_1/delay_reg[16]_i_1__0_n_6
    SLICE_X2Y83          FDRE                                         r  top_counter/counter_msec_1/delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.598    15.021    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  top_counter/counter_msec_1/delay_reg[17]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.109    15.369    top_counter/counter_msec_1/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_1/delay_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_1/delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.952ns (40.432%)  route 2.876ns (59.568%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.716     5.319    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  top_counter/counter_msec_1/delay_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  top_counter/counter_msec_1/delay_reg[14]/Q
                         net (fo=3, routed)           0.844     6.681    top_counter/counter_msec_1/delay_reg[14]
    SLICE_X3Y81          LUT6 (Prop_lut6_I3_O)        0.124     6.805 r  top_counter/counter_msec_1/delay[0]_i_10__0/O
                         net (fo=1, routed)           0.797     7.602    top_counter/counter_msec_1/delay[0]_i_10__0_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.124     7.726 f  top_counter/counter_msec_1/delay[0]_i_3/O
                         net (fo=22, routed)          1.234     8.961    top_counter/counter_msec_1/delay[0]_i_3_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.085 r  top_counter/counter_msec_1/delay[4]_i_5__0/O
                         net (fo=1, routed)           0.000     9.085    top_counter/counter_msec_1/delay[4]_i_5__0_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.598 r  top_counter/counter_msec_1/delay_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.598    top_counter/counter_msec_1/delay_reg[4]_i_1__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  top_counter/counter_msec_1/delay_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.715    top_counter/counter_msec_1/delay_reg[8]_i_1__0_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  top_counter/counter_msec_1/delay_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.832    top_counter/counter_msec_1/delay_reg[12]_i_1__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.147 r  top_counter/counter_msec_1/delay_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.147    top_counter/counter_msec_1/delay_reg[16]_i_1__0_n_4
    SLICE_X2Y83          FDRE                                         r  top_counter/counter_msec_1/delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.598    15.021    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  top_counter/counter_msec_1/delay_reg[19]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.109    15.369    top_counter/counter_msec_1/delay_reg[19]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 top_counter/counter_min/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.973ns (40.860%)  route 2.856ns (59.140%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.713     5.316    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  top_counter/counter_min/delay_reg[15]/Q
                         net (fo=4, routed)           0.819     6.653    top_counter/counter_min/delay_reg[15]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.777 r  top_counter/counter_min/delay[0]_i_10__3/O
                         net (fo=1, routed)           0.797     7.574    top_counter/counter_min/delay[0]_i_10__3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  top_counter/counter_min/delay[0]_i_3__2/O
                         net (fo=22, routed)          1.239     8.937    top_counter/counter_min/delay[0]_i_3__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.061 r  top_counter/counter_min/delay[0]_i_9__3/O
                         net (fo=1, routed)           0.000     9.061    top_counter/counter_min/delay[0]_i_9__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  top_counter/counter_min/delay_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    top_counter/counter_min/delay_reg[0]_i_2__3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  top_counter/counter_min/delay_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.691    top_counter/counter_min/delay_reg[4]_i_1__3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  top_counter/counter_min/delay_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.808    top_counter/counter_min/delay_reg[8]_i_1__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.925 r  top_counter/counter_min/delay_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.925    top_counter/counter_min/delay_reg[12]_i_1__3_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.144 r  top_counter/counter_min/delay_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    10.144    top_counter/counter_min/delay_reg[16]_i_1__3_n_7
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.595    15.018    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  top_counter/counter_min/delay_reg[16]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.109    15.367    top_counter/counter_min/delay_reg[16]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 top_counter/counter_min/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.960ns (40.700%)  route 2.856ns (59.300%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.713     5.316    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  top_counter/counter_min/delay_reg[15]/Q
                         net (fo=4, routed)           0.819     6.653    top_counter/counter_min/delay_reg[15]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.124     6.777 r  top_counter/counter_min/delay[0]_i_10__3/O
                         net (fo=1, routed)           0.797     7.574    top_counter/counter_min/delay[0]_i_10__3_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.124     7.698 f  top_counter/counter_min/delay[0]_i_3__2/O
                         net (fo=22, routed)          1.239     8.937    top_counter/counter_min/delay[0]_i_3__2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I1_O)        0.124     9.061 r  top_counter/counter_min/delay[0]_i_9__3/O
                         net (fo=1, routed)           0.000     9.061    top_counter/counter_min/delay[0]_i_9__3_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.574 r  top_counter/counter_min/delay_reg[0]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     9.574    top_counter/counter_min/delay_reg[0]_i_2__3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.691 r  top_counter/counter_min/delay_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.691    top_counter/counter_min/delay_reg[4]_i_1__3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  top_counter/counter_min/delay_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.808    top_counter/counter_min/delay_reg[8]_i_1__3_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.131 r  top_counter/counter_min/delay_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    10.131    top_counter/counter_min/delay_reg[12]_i_1__3_n_6
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.593    15.016    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  top_counter/counter_min/delay_reg[13]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)        0.109    15.389    top_counter/counter_min/delay_reg[13]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_2/temp_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.603     1.522    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  top_counter/counter_msec_2/temp_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  top_counter/counter_msec_2/temp_1_reg[0]/Q
                         net (fo=1, routed)           0.119     1.783    top_counter/counter_msec_2/temp_1_reg_n_0_[0]
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.875     2.040    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_2_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.070     1.607    top_counter/counter_msec_2/temp_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 top_counter/push_module/temp_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/push_module/temp_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.513    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  top_counter/push_module/temp_2_reg[0]/Q
                         net (fo=1, routed)           0.172     1.826    top_counter/push_module/temp_2
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     2.029    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_3_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.070     1.583    top_counter/push_module/temp_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_2/temp_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  top_counter/counter_msec_2/temp_2_reg[0]/Q
                         net (fo=1, routed)           0.174     1.836    top_counter/counter_msec_2/temp_2_reg_n_0_[0]
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.875     2.040    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.066     1.587    top_counter/counter_msec_2/temp_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 top_counter/push_module/temp_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/push_module/temp_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.513    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  top_counter/push_module/temp_1_reg[0]/Q
                         net (fo=1, routed)           0.174     1.828    top_counter/push_module/temp_1
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     2.029    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_2_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.066     1.579    top_counter/push_module/temp_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_counter/counter_sec_2/Dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_2/Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.595     1.514    top_counter/counter_sec_2/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  top_counter/counter_sec_2/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  top_counter/counter_sec_2/Dout_reg[1]/Q
                         net (fo=5, routed)           0.179     1.835    top_counter/counter_sec_2/Q[1]
    SLICE_X1Y79          LUT4 (Prop_lut4_I2_O)        0.042     1.877 r  top_counter/counter_sec_2/Dout[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.877    top_counter/counter_sec_2/p_0_in__2[3]
    SLICE_X1Y79          FDCE                                         r  top_counter/counter_sec_2/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.031    top_counter/counter_sec_2/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  top_counter/counter_sec_2/Dout_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDCE (Hold_fdce_C_D)         0.107     1.621    top_counter/counter_sec_2/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/Dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_2/Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.510    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  top_counter/counter_msec_2/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  top_counter/counter_msec_2/Dout_reg[1]/Q
                         net (fo=5, routed)           0.181     1.833    top_counter/counter_msec_2/Q[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.043     1.876 r  top_counter/counter_msec_2/Dout[3]_i_2/O
                         net (fo=1, routed)           0.000     1.876    top_counter/counter_msec_2/p_0_in[3]
    SLICE_X1Y75          FDCE                                         r  top_counter/counter_msec_2/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.026    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  top_counter/counter_msec_2/Dout_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDCE (Hold_fdce_C_D)         0.107     1.617    top_counter/counter_msec_2/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_1/Dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_1/Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.511    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  top_counter/counter_msec_1/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  top_counter/counter_msec_1/Dout_reg[1]/Q
                         net (fo=5, routed)           0.185     1.837    top_counter/counter_msec_1/msec_1[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.043     1.880 r  top_counter/counter_msec_1/Dout[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.880    top_counter/counter_msec_1/p_0_in__0[3]
    SLICE_X0Y76          FDCE                                         r  top_counter/counter_msec_1/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.862     2.027    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  top_counter/counter_msec_1/Dout_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.107     1.618    top_counter/counter_msec_1/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter_ss_drive/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ss_drive/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.094%)  route 0.196ns (50.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.598     1.517    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  counter_ss_drive/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  counter_ss_drive/sel_reg[0]/Q
                         net (fo=16, routed)          0.196     1.854    counter_ss_drive/sel_reg[2]_0[0]
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.048     1.902 r  counter_ss_drive/sel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    counter_ss_drive/sel[2]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  counter_ss_drive/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.869     2.034    counter_ss_drive/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  counter_ss_drive/sel_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.107     1.640    counter_ss_drive/sel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_counter/counter_min/Dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/Dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.513    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  top_counter/counter_min/Dout_reg[0]/Q
                         net (fo=5, routed)           0.186     1.864    top_counter/counter_min/Q[0]
    SLICE_X2Y78          LUT3 (Prop_lut3_I2_O)        0.043     1.907 r  top_counter/counter_min/Dout[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.907    top_counter/counter_min/p_0_in__3[2]
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     2.030    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131     1.644    top_counter/counter_min/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 top_counter/counter_min/Dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.513    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  top_counter/counter_min/Dout_reg[0]/Q
                         net (fo=5, routed)           0.186     1.864    top_counter/counter_min/Q[0]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.043     1.907 r  top_counter/counter_min/Dout[3]_i_2__3/O
                         net (fo=1, routed)           0.000     1.907    top_counter/counter_min/p_0_in__3[3]
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     2.030    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.131     1.644    top_counter/counter_min/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     counter_ss_drive/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     counter_ss_drive/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     counter_ss_drive/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_ss_drive/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_ss_drive/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_ss_drive/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     counter_ss_drive/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     counter_ss_drive/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     counter_ss_drive/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     top_counter/counter_msec_2/delay_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     top_counter/counter_msec_2/delay_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     top_counter/counter_msec_2/delay_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     top_counter/counter_msec_2/delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     counter_ss_drive/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     counter_ss_drive/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     counter_ss_drive/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     top_counter/counter_min/delay_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     top_counter/counter_min/delay_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     top_counter/counter_min/delay_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_ss_drive/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_ss_drive/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_ss_drive/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     counter_ss_drive/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     counter_ss_drive/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     top_counter/counter_min/delay_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     top_counter/counter_msec_1/delay_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     top_counter/counter_msec_1/delay_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     top_counter/counter_msec_1/delay_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     top_counter/counter_msec_1/delay_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_1/Dout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.456ns (21.437%)  route 1.671ns (78.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.671     7.453    top_counter/counter_msec_1/temp_3
    SLICE_X0Y75          FDCE                                         f  top_counter/counter_msec_1/Dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.588    15.011    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  top_counter/counter_msec_1/Dout_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    top_counter/counter_msec_1/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_2/Dout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.456ns (21.481%)  route 1.667ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.667     7.448    top_counter/counter_msec_2/temp_3
    SLICE_X1Y75          FDCE                                         f  top_counter/counter_msec_2/Dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.588    15.011    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  top_counter/counter_msec_2/Dout_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    top_counter/counter_msec_2/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_2/Dout_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.456ns (21.481%)  route 1.667ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.667     7.448    top_counter/counter_msec_2/temp_3
    SLICE_X1Y75          FDCE                                         f  top_counter/counter_msec_2/Dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.588    15.011    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  top_counter/counter_msec_2/Dout_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    top_counter/counter_msec_2/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_2/Dout_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.456ns (21.481%)  route 1.667ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.667     7.448    top_counter/counter_msec_2/temp_3
    SLICE_X1Y75          FDCE                                         f  top_counter/counter_msec_2/Dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.588    15.011    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  top_counter/counter_msec_2/Dout_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    top_counter/counter_msec_2/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_2/Dout_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.456ns (21.481%)  route 1.667ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.667     7.448    top_counter/counter_msec_2/temp_3
    SLICE_X1Y75          FDCE                                         f  top_counter/counter_msec_2/Dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.588    15.011    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  top_counter/counter_msec_2/Dout_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y75          FDCE (Recov_fdce_C_CLR)     -0.405    14.845    top_counter/counter_msec_2/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_1/Dout_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.456ns (22.698%)  route 1.553ns (77.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.553     7.335    top_counter/counter_sec_1/temp_3
    SLICE_X0Y77          FDCE                                         f  top_counter/counter_sec_1/Dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.591    15.014    top_counter/counter_sec_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  top_counter/counter_sec_1/Dout_reg[0]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.848    top_counter/counter_sec_1/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_1/Dout_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.456ns (22.698%)  route 1.553ns (77.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.553     7.335    top_counter/counter_sec_1/temp_3
    SLICE_X0Y77          FDCE                                         f  top_counter/counter_sec_1/Dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.591    15.014    top_counter/counter_sec_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  top_counter/counter_sec_1/Dout_reg[1]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.848    top_counter/counter_sec_1/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_1/Dout_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.456ns (22.698%)  route 1.553ns (77.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.553     7.335    top_counter/counter_sec_1/temp_3
    SLICE_X0Y77          FDCE                                         f  top_counter/counter_sec_1/Dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.591    15.014    top_counter/counter_sec_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  top_counter/counter_sec_1/Dout_reg[2]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.848    top_counter/counter_sec_1/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_1/Dout_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.456ns (22.698%)  route 1.553ns (77.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.553     7.335    top_counter/counter_sec_1/temp_3
    SLICE_X0Y77          FDCE                                         f  top_counter/counter_sec_1/Dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.591    15.014    top_counter/counter_sec_1/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  top_counter/counter_sec_1/Dout_reg[3]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.848    top_counter/counter_sec_1/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_msec_1/Dout_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.456ns (23.160%)  route 1.513ns (76.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.723     5.326    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          1.513     7.295    top_counter/counter_msec_1/temp_3
    SLICE_X0Y76          FDCE                                         f  top_counter/counter_msec_1/Dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.590    15.013    top_counter/counter_msec_1/clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  top_counter/counter_msec_1/Dout_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405    14.847    top_counter/counter_msec_1/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  7.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 top_counter/push_module/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/push_module/isClicked_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.536%)  route 0.353ns (65.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.513    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  top_counter/push_module/temp_3_reg[0]/Q
                         net (fo=2, routed)           0.130     1.784    top_counter/push_module/temp_3
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.045     1.829 f  top_counter/push_module/isClicked_reg_LDC_i_2/O
                         net (fo=4, routed)           0.223     2.052    top_counter/push_module/isClicked_reg_LDC_i_2_n_0
    SLICE_X1Y74          FDCE                                         f  top_counter/push_module/isClicked_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.026    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  top_counter/push_module/isClicked_reg_C/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y74          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    top_counter/push_module/isClicked_reg_C
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 top_counter/push_module/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/push_module/inc_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.536%)  route 0.353ns (65.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.594     1.513    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  top_counter/push_module/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  top_counter/push_module/temp_3_reg[0]/Q
                         net (fo=2, routed)           0.130     1.784    top_counter/push_module/temp_3
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.045     1.829 f  top_counter/push_module/isClicked_reg_LDC_i_2/O
                         net (fo=4, routed)           0.223     2.052    top_counter/push_module/isClicked_reg_LDC_i_2_n_0
    SLICE_X1Y74          FDPE                                         f  top_counter/push_module/inc_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.026    top_counter/push_module/clk_IBUF_BUFG
    SLICE_X1Y74          FDPE                                         r  top_counter/push_module/inc_reg_P/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y74          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    top_counter/push_module/inc_reg_P
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/Dout_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.795%)  route 0.478ns (77.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.478     2.140    top_counter/counter_min/temp_3
    SLICE_X2Y78          FDCE                                         f  top_counter/counter_min/Dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     2.030    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[0]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.460    top_counter/counter_min/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/Dout_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.795%)  route 0.478ns (77.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.478     2.140    top_counter/counter_min/temp_3
    SLICE_X2Y78          FDCE                                         f  top_counter/counter_min/Dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     2.030    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.460    top_counter/counter_min/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/Dout_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.795%)  route 0.478ns (77.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.478     2.140    top_counter/counter_min/temp_3
    SLICE_X2Y78          FDCE                                         f  top_counter/counter_min/Dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     2.030    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[2]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.460    top_counter/counter_min/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_min/Dout_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.795%)  route 0.478ns (77.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.478     2.140    top_counter/counter_min/temp_3
    SLICE_X2Y78          FDCE                                         f  top_counter/counter_min/Dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.865     2.030    top_counter/counter_min/clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  top_counter/counter_min/Dout_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.067     1.460    top_counter/counter_min/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_2/Dout_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.481%)  route 0.459ns (76.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.459     2.122    top_counter/counter_sec_2/temp_3
    SLICE_X1Y79          FDCE                                         f  top_counter/counter_sec_2/Dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.031    top_counter/counter_sec_2/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  top_counter/counter_sec_2/Dout_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    top_counter/counter_sec_2/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_2/Dout_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.481%)  route 0.459ns (76.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.459     2.122    top_counter/counter_sec_2/temp_3
    SLICE_X1Y79          FDCE                                         f  top_counter/counter_sec_2/Dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.031    top_counter/counter_sec_2/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  top_counter/counter_sec_2/Dout_reg[1]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    top_counter/counter_sec_2/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_2/Dout_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.481%)  route 0.459ns (76.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.459     2.122    top_counter/counter_sec_2/temp_3
    SLICE_X1Y79          FDCE                                         f  top_counter/counter_sec_2/Dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.031    top_counter/counter_sec_2/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  top_counter/counter_sec_2/Dout_reg[2]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    top_counter/counter_sec_2/Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 top_counter/counter_msec_2/temp_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_counter/counter_sec_2/Dout_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.481%)  route 0.459ns (76.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.602     1.521    top_counter/counter_msec_2/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  top_counter/counter_msec_2/temp_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  top_counter/counter_msec_2/temp_3_reg[0]/Q
                         net (fo=25, routed)          0.459     2.122    top_counter/counter_sec_2/temp_3
    SLICE_X1Y79          FDCE                                         f  top_counter/counter_sec_2/Dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.031    top_counter/counter_sec_2/clk_IBUF_BUFG
    SLICE_X1Y79          FDCE                                         r  top_counter/counter_sec_2/Dout_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDCE (Remov_fdce_C_CLR)     -0.092     1.436    top_counter/counter_sec_2/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.685    





