####### TEMPLATE USER VAR FILE #######

#user has to provide chipfinish PRO db 
bbset chipfinish.source		{/google/gchips/workspace/redondo-asia/tpe/user/askakshay/LAJ/UFS_3.2/run/FC_g_C1_startw_mbit_tcic/main}

#user to provide SCF pushdown
bbns scf { 
    bbset SOC_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/soc_constraints/LAJ_A0_M3/LAJ_A0_M3_20250424"
    bbset FUNC_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/func_common_constraints/LAJ_A0_M3/LAJ_A0_M3_21_APR_2025"
    bbset SCF_CODE_HOME "/google/gchips/ipreleases/lajolla_scf/scf_code/LAJ_A0_M3/LAJ_A0_M3_05_Feb_V3_2025"
    bbset scf.DFT_CONSTRAINTS_HOME "/google/gchips/ipreleases/lajolla_scf/dft_common_constraints/LAJ_A0_M3/LAJ_A0_M3_01_APR_2025_REV1"
    bbset scf.TECH_HOME "/google/gchips/ipreleases/lajolla_scf/tech_common_constraints/LAJ_A0_M3/LAJ_A0_M3_16_APR_2025_REV4"    
}
bbset scf.common_constraints_override 1


##############
#### PEX #####
##############

#user has to provide Macro Def/Lef Files
bbset pex.MacroDefFiles		{}
bbset pex.MacroLibraryFileExclude	"ip_*"
bbset pex.MacroLefFiles		{/google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_elvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_svt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvt.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvtll.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_base/tcbn02p_bwph130nppnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130nppnl3p48cpd_basec/tcbn02p_bwph130nppnl3p48cpd_basec_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnnpl3p48cpd_base/tcbn02p_bwph130pnnpl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_base/tcbn02p_bwph130pnpnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_basec/tcbn02p_bwph130pnpnl3p48cpd_basec_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc/tcbn02p_bwph130pnpnl3p48cpd_glvlc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_glvlc2/tcbn02p_bwph130pnpnl3p48cpd_glvlc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc/tcbn02p_bwph130pnpnl3p48cpd_googc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc1/tcbn02p_bwph130pnpnl3p48cpd_googc1_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googc2/tcbn02p_bwph130pnpnl3p48cpd_googc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl/tcbn02p_bwph130pnpnl3p48cpd_googlvl_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googlvl2/tcbn02p_bwph130pnpnl3p48cpd_googlvl2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm/tcbn02p_bwph130pnpnl3p48cpd_googpm_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_googpm2/tcbn02p_bwph130pnpnl3p48cpd_googpm2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_lvl/tcbn02p_bwph130pnpnl3p48cpd_lvl_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mb/tcbn02p_bwph130pnpnl3p48cpd_mb_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbc/tcbn02p_bwph130pnpnl3p48cpd_mbc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc/tcbn02p_bwph130pnpnl3p48cpd_mbrffc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_mbrffc2/tcbn02p_bwph130pnpnl3p48cpd_mbrffc2_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pm/tcbn02p_bwph130pnpnl3p48cpd_pm_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130pnpnl3p48cpd_pmc/tcbn02p_bwph130pnpnl3p48cpd_pmc_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_elvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_lvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_svt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvt_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/par_lef/sc_bwph130ppnnl3p48cpd_base/tcbn02p_bwph130ppnnl3p48cpd_base_ulvtll_par.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_dwc_mipi_mphy_type1_g6_22_tsmc2pns/dwc_mipi_mphy_type1_g6_pma_2tx_2rx_ns.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_fiducial_h130/fiducial_h130.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_fiducial_h156/fiducial_h156.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/dk/v1.0_2025-04-19/lef/ip_tphn02p_075od12gpio_c240708/tphn02p_075od12gpio_c240708.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmblvtb4096x32m8twzhodxcp/ts1n02pmblvtb4096x32m8twzhodxcp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmbsvta16384x16m16qbzhocp/ts1n02pmbsvta16384x16m16qbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02pmbsvta4096x16m4qbzhocp/ts1n02pmbsvta4096x16m4qbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts1n02psbsvta512x118m2bzhocp/ts1n02psbsvta512x118m2bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_p1_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_p1_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta16384x16m16bzo_p2_hsios_mphy_rom/ts3n02psvta16384x16m16bzo_p2_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts3n02psvta4096x16m16bzo_hsios_mphy_rom/ts3n02psvta4096x16m16bzo_hsios_mphy_rom.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta144x128m2sbzhocp/ts6n02psvta144x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta200x128m2sbzhocp/ts6n02psvta200x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta256x256m1sbzhocp/ts6n02psvta256x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta32x256m1sbzhocp/ts6n02psvta32x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta512x128m2sbzhocp/ts6n02psvta512x128m2sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvta80x256m1sbzhocp/ts6n02psvta80x256m1sbzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x132m1bzhocp/ts6n02psvtb256x132m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x256m1bzhocp/ts6n02psvtb256x256m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb256x264m1bzhocp/ts6n02psvtb256x264m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb32x264m1bzhocp/ts6n02psvtb32x264m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb512x128m2bzhocp/ts6n02psvtb512x128m2bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x132m1bzhocp/ts6n02psvtb64x132m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x180m1bzhocp/ts6n02psvtb64x180m1bzhocp.lef /google/gchips/lib/foundry/tsmc/n2p/tsmc/mdk/v1.0_2025-04-23/lef/mem_ts6n02psvtb64x264m1bzhocp/ts6n02psvtb64x264m1bzhocp.lef }


##############
#### MMMC #####
##############

# Explicitly specify the UPF for each mode
#user can optionally provide func, shift, capture Upf
#by default, func and shift are taken
bbset mmmc.mode.func.StaUpf	{[bbget .mmmc.mode.func.StaUpf]}
bbset mmmc.mode.shift.StaUpf	{[bbget .mmmc.mode.shift.StaUpf]}
bbset mmmc.mode.capture.StaUpf	{[bbget .mmmc.mode.capture.StaUpf]}
bbset mmmc.mode.StaUpf		{[bbget .mmmc.mode.func.StaUpf]}

########## CONSTRAINTS ############
#user has to set mmc mode list
bbset mmmc.mode.modes		{func shift capture}

#user has to set Sdc for func, shift and capture modes

bbset mmmc.mode.func.StaSdc 	"/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.mission.tcl"
bbset mmmc.mode.shift.StaSdc 	"/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.shift.tcl"
bbset mmmc.mode.capture.StaSdc 	"/google/gchips/ipreleases/lajolla_hsio/ufs_top/LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT/fe_release/ufs_top/dft_sdc/ufs_top.capture.tcl"

#constraints
#user has to set the Valid Constraint Mode for STA
#bbset sta.config.ValidConstraintModeName	{[bbget .mmmc.mode.modes]}


########### mmc commands ##########
#user has to provide mmmc modes, StaSdc for those modes
#user has to provide vdomains and rails
#user has to provide scenarios and constraints
bbns mmmc {
    bbns vdomain {
        bbset vdomains "AVDD075_UFS0_EMBD_VP AVDD075_UFS0_EMBD_VPDIG AVDD12_UFS0_EMBD VDD_HSIOS VDD_STBY_S"

        bbns AVDD075_UFS0_EMBD_VP {
                bbset rail  "AVDD075_UFS0_EMBD_VP"
        }

        bbns AVDD075_UFS0_EMBD_VPDIG {
                bbset rail  "AVDD075_UFS0_EMBD_VPDIG$|VVDD_AVDD075_UFS0_EMBD_VPDIG_PG$"
        }

        bbns AVDD12_UFS0_EMBD {
                bbset rail  "AVDD12_UFS0_EMBD"
        }

        bbns VDD_HSIOS {
                bbset rail  "VDD_HSIOS$|VVDD_UFS0_HC$|VVDD_UFS0_PCS$|VVDD_UFS0_TOP$"
        }

        bbns VDD_STBY_S {
                bbset rail  "VDD_STBY_S"
        }
    }


    bbns scenarios {
        bbset constraints {
            {apply "*.ssgnp-NM-*" {AVDD075_UFS0_EMBD_VP 0p6750} {AVDD075_UFS0_EMBD_VPDIG 0p6750} {AVDD12_UFS0_EMBD 1p0800} {VDD_HSIOS 0p6750} {VDD_STBY_S 0p6750}}
            {apply "*.ffgnp-NM-*" {AVDD075_UFS0_EMBD_VP 0p8250} {AVDD075_UFS0_EMBD_VPDIG 0p8250} {AVDD12_UFS0_EMBD 1p3200} {VDD_HSIOS 0p8250} {VDD_STBY_S 0p8250}}
            {create "*.*"}
       }
    }
}





##############
#### STA #####
##############

#sta run name set to my_run_dir by default
bbset sta.metrics.run_name           {my_run_dir}

# Mail list
bbset sta.metrics.maillist           {askakshay@google.com}

#user can optioanlly provide STA scenarios
#one set is already included in the base var file
#bbset sta.runs {}
bbset sta.runs {capture.ssgnp-NM-0-cworst_ccworst_t func.ssgnp-NM-0-cworst_ccworst_t  shift.ssgnp-NM-0-cworst_ccworst_t capture.ffgnp-NM-125-cbest_ccbest  shift.ffgnp-NM-125-cworst_ccworst}


################
#### PCECO #####
################

#user can optionally provide scenarios for setup and hold fixing
#one set of scenarios is already included in the base var file
bbns pceco {
    bbset SetupScenarios  {capture.ssgnp-NM-0-cworst_ccworst_t func.ssgnp-NM-0-cworst_ccworst_t  shift.ssgnp-NM-0-cworst_ccworst_t} -comment {Scenario list for setup fixing}
    bbset HoldScenarios   {capture.ffgnp-NM-125-cbest_ccbest  shift.ffgnp-NM-125-cworst_ccworst} -comment {Scenario list for hold fixing}
}


bbset pceco.plugins.eco_cell_types.DelayCellList {BUFF*ULVT* DELA*ULVT* DELC*ULVT* DELE*ULVT* DELG*ULVT*}
#user can optionally provide Dont touch Inst and size only cells
bbconcat pceco.plugins.setup_dont_touch.DontTouchInst		{*UPF_ISO*} 
bbconcat pceco.plugins.setup_dont_touch.SizeOnlyCells		{*SYNC*}

#bbset pceco.plugins.eco_cell_types.DelayCellList {}
#user can optionally provide dont use cells for eco
bblappend eco.DontUseCells {restrict(AllElvtCells)}
bblappend eco.DontUseCells {restrict(SvtCells)}

#user has to provide DRC type   
bbset pceco.plugins.smsa_eco.DRCType {-ff}

################
#### PNR #####
################

#user has to provide pnr watermark tag
bbset pnr.WatermarkRTLTag            {LAJ_A0_UFS_TOP_M3_V2_R1_D1_C1_RTLDFT} 

bbset pnr.scenarios.Scenarios { func_NM.ssgnp-NM-0-cworst_ccworst_t func_NM.ssgnp-NM-125-rcworst_ccworst_t func_NM.ffgnp-NM-125-rcworst_ccworst func_NM.ffgnp-NM-m25-cworst_ccworst func_NM.tt-NMP-85-cworst_ccworst_t shift_NM.ssgnp-NM-125-rcworst_ccworst_t shift_NM.ffgnp-NM-125-rcworst_ccworst_t shift_NM.ffgnp-NM-125-rcworst_ccworst capture_NM.ssgnp-NM-125-rcworst_ccworst_t capture_NM.ffgnp-NM-125-rcworst_ccworst capture_NM.ffgnp-NM-m25-cworst_ccworst capture_NM.ssgnp-NM-0-cworst_ccworst_t }

bbset pnr.scenarios.status.Default   {
        {func_NM.ssgnp-NM-0-cworst_ccworst_t            {setup active max_trans max_cap min_cap}}
        {func_NM.ssgnp-NM-125-rcworst_ccworst_t         {setup active max_trans max_cap min_cap}}
        {func_NM.ffgnp-NM-125-rcworst_ccworst           {hold  active max_trans max_cap min_cap}}
        {func_NM.ffgnp-NM-m25-cworst_ccworst            {hold  active max_trans max_cap min_cap}}
        {func_NM.tt-NMP-85-cworst_ccworst_t             {leakage dynamic active}}
        {shift_NM.ssgnp-NM-125-rcworst_ccworst_t        {setup active max_trans max_cap min_cap}}
        {shift_NM.ffgnp-NM-125-rcworst_ccworst          {hold  active max_trans max_cap min_cap}}
        {capture_NM.ssgnp-NM-0-cworst_ccworst_t         {setup active max_trans max_cap min_cap}}
        {capture_NM.ffgnp-NM-125-rcworst_ccworst        {hold  active max_trans max_cap min_cap}}
        {capture_NM.ffgnp-NM-m25-cworst_ccworst         {hold  active max_trans max_cap min_cap}}
}

#### MINE
bbset eco.DontUseCells               {restrict(AllElvtCells) restrict(AllFractionalSVTCells) restrict(AllFractionalLVTLLFlopsCells) restrict(AllD0P5LVTLLCells) restrict(AllD0P7LVTLLCells) restrict(AllD24PlusCells) restrict(MetalEcoCells) restrict(DelayCells) restrict(ClockCells) restrict(SeqSvtCells) restrict(NonSeqSvtCells) restrict(Sync1Cells) restrict(HighDriveHighCurrentCells) restrict(TSMCPDK1P1RemovedCells) restrict(N2PExtra1P0Cells) restrict(ClockLACCells) allow(DelayCells) restrict(PpnnCells) restrict(PnnpCells) BUFFSKRGOOGD1BWP130HPNPN3P48CPDLVT} 

bbset sta.config.setup_upf.ContinueOnSupplyNetNotFound {True}  
bbset sta.config.hierarchy_info.ErrorOutIfExistsDefaultCollection {False} 


bbset pteco.SCENARIOS {func.tt-NMP-85-cworst_ccworst_t capture.ssgnp-NM-0-cworst_ccworst_t func.ssgnp-NM-0-cworst_ccworst_t  shift.ssgnp-NM-0-cworst_ccworst_t capture.ffgnp-NM-125-cbest_ccbest  shift.ffgnp-NM-125-cworst_ccworst} 
