

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_VITIS_LOOP_127_2'
================================================================
* Date:           Wed Nov  1 03:31:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      139|      139|  1.390 us|  1.390 us|  139|  139|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_127_2  |      137|      137|        10|          2|          2|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 13 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_10_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_10"   --->   Operation 14 'read' 'tmp_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_11_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %tmp_11"   --->   Operation 15 'read' 'tmp_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bitcast_ln125_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln125"   --->   Operation 16 'read' 'bitcast_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %bw"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bw_1 = load i9 %bw" [src/conv1.cpp:127]   --->   Operation 19 'load' 'bw_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%icmp_ln127 = icmp_ult  i9 %bw_1, i9 255" [src/conv1.cpp:127]   --->   Operation 20 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.body8.0.for.inc35_crit_edge.exitStub, void %for.body8.0.split" [src/conv1.cpp:127]   --->   Operation 21 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln127_1)   --->   "%trunc_ln127 = trunc i9 %bw_1" [src/conv1.cpp:127]   --->   Operation 22 'trunc' 'trunc_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %bw_1, i32 1, i32 8" [src/conv1.cpp:127]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %lshr_ln" [src/conv1.cpp:131]   --->   Operation 24 'zext' 'zext_ln131' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.83ns)   --->   "%add_ln131 = add i14 %tmp_11_read, i14 %zext_ln131" [src/conv1.cpp:131]   --->   Operation 25 'add' 'add_ln131' <Predicate = (icmp_ln127)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i14 %add_ln131" [src/conv1.cpp:131]   --->   Operation 26 'zext' 'zext_ln131_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln131_1" [src/conv1.cpp:131]   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln131_1" [src/conv1.cpp:131]   --->   Operation 28 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %bw_1, i32 1, i32 7" [src/conv1.cpp:127]   --->   Operation 29 'partselect' 'trunc_ln127_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:131]   --->   Operation 30 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" [src/conv1.cpp:131]   --->   Operation 31 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln131 = or i7 %trunc_ln127_1, i7 1" [src/conv1.cpp:131]   --->   Operation 32 'or' 'or_ln131' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_10_read, i7 %or_ln131" [src/conv1.cpp:131]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i14 %tmp_s" [src/conv1.cpp:131]   --->   Operation 34 'zext' 'zext_ln131_2' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln131_2" [src/conv1.cpp:131]   --->   Operation 35 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln131_2" [src/conv1.cpp:131]   --->   Operation 36 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" [src/conv1.cpp:131]   --->   Operation 37 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln127_1)   --->   "%or_ln127 = or i8 %trunc_ln127, i8 3" [src/conv1.cpp:127]   --->   Operation 38 'or' 'or_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln127_1 = icmp_eq  i8 %or_ln127, i8 255" [src/conv1.cpp:127]   --->   Operation 39 'icmp' 'icmp_ln127_1' <Predicate = (icmp_ln127)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127_1, void %for.body8.3, void %for.body8.0.for.inc35_crit_edge.exitStub" [src/conv1.cpp:127]   --->   Operation 40 'br' 'br_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" [src/conv1.cpp:131]   --->   Operation 41 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln127 = add i9 %bw_1, i9 4" [src/conv1.cpp:127]   --->   Operation 42 'add' 'add_ln127' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln127 = store i9 %add_ln127, i9 %bw" [src/conv1.cpp:127]   --->   Operation 43 'store' 'store_ln127' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:131]   --->   Operation 44 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" [src/conv1.cpp:131]   --->   Operation 45 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" [src/conv1.cpp:131]   --->   Operation 46 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" [src/conv1.cpp:131]   --->   Operation 47 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.96ns)   --->   Input mux for Operation 48 '%add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln125_read'
ST_3 : Operation 48 [4/4] (5.47ns)   --->   "%add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 48 'fadd' 'add' <Predicate = (icmp_ln127)> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.96ns)   --->   Input mux for Operation 49 '%add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln125_read'
ST_3 : Operation 49 [4/4] (5.47ns)   --->   "%add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 49 'fadd' 'add15_1' <Predicate = (icmp_ln127)> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 50 [3/4] (6.43ns)   --->   "%add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 50 'fadd' 'add' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [3/4] (6.43ns)   --->   "%add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 51 'fadd' 'add15_1' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.96ns)   --->   Input mux for Operation 52 '%add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln125_read'
ST_4 : Operation 52 [4/4] (5.47ns)   --->   "%add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 52 'fadd' 'add15_2' <Predicate = (icmp_ln127)> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.96ns)   --->   Input mux for Operation 53 '%add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln125_read'
ST_4 : Operation 53 [4/4] (5.47ns)   --->   "%add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 53 'fadd' 'add15_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 5.47> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 54 [2/4] (6.43ns)   --->   "%add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 54 'fadd' 'add' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [2/4] (6.43ns)   --->   "%add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 55 'fadd' 'add15_1' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [3/4] (6.43ns)   --->   "%add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 56 'fadd' 'add15_2' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [3/4] (6.43ns)   --->   "%add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 57 'fadd' 'add15_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 58 [1/4] (6.43ns)   --->   "%add = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 58 'fadd' 'add' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/4] (6.43ns)   --->   "%add15_1 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 59 'fadd' 'add15_1' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [2/4] (6.43ns)   --->   "%add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 60 'fadd' 'add15_2' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [2/4] (6.43ns)   --->   "%add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 61 'fadd' 'add15_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : [1/1] (0.57ns)   --->   Input mux for Operation 62 '%tmp_2 = fcmp_olt  i32 %add, i32 0'
ST_7 : Operation 62 [2/2] (2.20ns)   --->   "%tmp_2 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:133]   --->   Operation 62 'fcmp' 'tmp_2' <Predicate = (icmp_ln127)> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.57ns)   --->   Input mux for Operation 63 '%tmp_4 = fcmp_olt  i32 %add15_1, i32 0'
ST_7 : Operation 63 [2/2] (2.20ns)   --->   "%tmp_4 = fcmp_olt  i32 %add15_1, i32 0" [src/conv1.cpp:133]   --->   Operation 63 'fcmp' 'tmp_4' <Predicate = (icmp_ln127)> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/4] (6.43ns)   --->   "%add15_2 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 64 'fadd' 'add15_2' <Predicate = (icmp_ln127)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/4] (6.43ns)   --->   "%add15_3 = fadd i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %bitcast_ln125_read" [src/conv1.cpp:131]   --->   Operation 65 'fadd' 'add15_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.46>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln133 = bitcast i32 %add" [src/conv1.cpp:133]   --->   Operation 66 'bitcast' 'bitcast_ln133' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln133, i32 23, i32 30" [src/conv1.cpp:133]   --->   Operation 67 'partselect' 'tmp_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %bitcast_ln133" [src/conv1.cpp:133]   --->   Operation 68 'trunc' 'trunc_ln133' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.76ns)   --->   "%icmp_ln133 = icmp_ne  i8 %tmp_1, i8 255" [src/conv1.cpp:133]   --->   Operation 69 'icmp' 'icmp_ln133' <Predicate = (icmp_ln127)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.92ns)   --->   "%icmp_ln133_1 = icmp_eq  i23 %trunc_ln133, i23 0" [src/conv1.cpp:133]   --->   Operation 70 'icmp' 'icmp_ln133_1' <Predicate = (icmp_ln127)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln133)   --->   "%or_ln133 = or i1 %icmp_ln133_1, i1 %icmp_ln133" [src/conv1.cpp:133]   --->   Operation 71 'or' 'or_ln133' <Predicate = (icmp_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:133]   --->   Operation 72 'fcmp' 'tmp_2' <Predicate = (icmp_ln127)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln133)   --->   "%and_ln133 = and i1 %or_ln133, i1 %tmp_2" [src/conv1.cpp:133]   --->   Operation 73 'and' 'and_ln133' <Predicate = (icmp_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln133 = select i1 %and_ln133, i32 0, i32 %add" [src/conv1.cpp:133]   --->   Operation 74 'select' 'select_ln133' <Predicate = (icmp_ln127)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln131 = store i32 %select_ln133, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" [src/conv1.cpp:131]   --->   Operation 75 'store' 'store_ln131' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln133_1 = bitcast i32 %add15_1" [src/conv1.cpp:133]   --->   Operation 76 'bitcast' 'bitcast_ln133_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln133_1, i32 23, i32 30" [src/conv1.cpp:133]   --->   Operation 77 'partselect' 'tmp_3' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i32 %bitcast_ln133_1" [src/conv1.cpp:133]   --->   Operation 78 'trunc' 'trunc_ln133_1' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.76ns)   --->   "%icmp_ln133_2 = icmp_ne  i8 %tmp_3, i8 255" [src/conv1.cpp:133]   --->   Operation 79 'icmp' 'icmp_ln133_2' <Predicate = (icmp_ln127)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.92ns)   --->   "%icmp_ln133_3 = icmp_eq  i23 %trunc_ln133_1, i23 0" [src/conv1.cpp:133]   --->   Operation 80 'icmp' 'icmp_ln133_3' <Predicate = (icmp_ln127)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln133_1)   --->   "%or_ln133_1 = or i1 %icmp_ln133_3, i1 %icmp_ln133_2" [src/conv1.cpp:133]   --->   Operation 81 'or' 'or_ln133_1' <Predicate = (icmp_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add15_1, i32 0" [src/conv1.cpp:133]   --->   Operation 82 'fcmp' 'tmp_4' <Predicate = (icmp_ln127)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln133_1)   --->   "%and_ln133_1 = and i1 %or_ln133_1, i1 %tmp_4" [src/conv1.cpp:133]   --->   Operation 83 'and' 'and_ln133_1' <Predicate = (icmp_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln133_1 = select i1 %and_ln133_1, i32 0, i32 %add15_1" [src/conv1.cpp:133]   --->   Operation 84 'select' 'select_ln133_1' <Predicate = (icmp_ln127)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln131 = store i32 %select_ln133_1, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" [src/conv1.cpp:131]   --->   Operation 85 'store' 'store_ln131' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_8 : [1/1] (0.57ns)   --->   Input mux for Operation 86 '%tmp_6 = fcmp_olt  i32 %add15_2, i32 0'
ST_8 : Operation 86 [2/2] (2.20ns)   --->   "%tmp_6 = fcmp_olt  i32 %add15_2, i32 0" [src/conv1.cpp:133]   --->   Operation 86 'fcmp' 'tmp_6' <Predicate = (icmp_ln127)> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.57ns)   --->   Input mux for Operation 87 '%tmp_8 = fcmp_olt  i32 %add15_3, i32 0'
ST_8 : Operation 87 [2/2] (2.20ns)   --->   "%tmp_8 = fcmp_olt  i32 %add15_3, i32 0" [src/conv1.cpp:133]   --->   Operation 87 'fcmp' 'tmp_8' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 2.20> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln133_2 = bitcast i32 %add15_2" [src/conv1.cpp:133]   --->   Operation 88 'bitcast' 'bitcast_ln133_2' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln133_2, i32 23, i32 30" [src/conv1.cpp:133]   --->   Operation 89 'partselect' 'tmp_5' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln133_2 = trunc i32 %bitcast_ln133_2" [src/conv1.cpp:133]   --->   Operation 90 'trunc' 'trunc_ln133_2' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.76ns)   --->   "%icmp_ln133_4 = icmp_ne  i8 %tmp_5, i8 255" [src/conv1.cpp:133]   --->   Operation 91 'icmp' 'icmp_ln133_4' <Predicate = (icmp_ln127)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.92ns)   --->   "%icmp_ln133_5 = icmp_eq  i23 %trunc_ln133_2, i23 0" [src/conv1.cpp:133]   --->   Operation 92 'icmp' 'icmp_ln133_5' <Predicate = (icmp_ln127)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln133_2)   --->   "%or_ln133_2 = or i1 %icmp_ln133_5, i1 %icmp_ln133_4" [src/conv1.cpp:133]   --->   Operation 93 'or' 'or_ln133_2' <Predicate = (icmp_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_olt  i32 %add15_2, i32 0" [src/conv1.cpp:133]   --->   Operation 94 'fcmp' 'tmp_6' <Predicate = (icmp_ln127)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln133_2)   --->   "%and_ln133_2 = and i1 %or_ln133_2, i1 %tmp_6" [src/conv1.cpp:133]   --->   Operation 95 'and' 'and_ln133_2' <Predicate = (icmp_ln127)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln133_2 = select i1 %and_ln133_2, i32 0, i32 %add15_2" [src/conv1.cpp:133]   --->   Operation 96 'select' 'select_ln133_2' <Predicate = (icmp_ln127)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln133_3 = bitcast i32 %add15_3" [src/conv1.cpp:133]   --->   Operation 97 'bitcast' 'bitcast_ln133_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln133_3, i32 23, i32 30" [src/conv1.cpp:133]   --->   Operation 98 'partselect' 'tmp_7' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln133_3 = trunc i32 %bitcast_ln133_3" [src/conv1.cpp:133]   --->   Operation 99 'trunc' 'trunc_ln133_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.76ns)   --->   "%icmp_ln133_6 = icmp_ne  i8 %tmp_7, i8 255" [src/conv1.cpp:133]   --->   Operation 100 'icmp' 'icmp_ln133_6' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.92ns)   --->   "%icmp_ln133_7 = icmp_eq  i23 %trunc_ln133_3, i23 0" [src/conv1.cpp:133]   --->   Operation 101 'icmp' 'icmp_ln133_7' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln133_3)   --->   "%or_ln133_3 = or i1 %icmp_ln133_7, i1 %icmp_ln133_6" [src/conv1.cpp:133]   --->   Operation 102 'or' 'or_ln133_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_olt  i32 %add15_3, i32 0" [src/conv1.cpp:133]   --->   Operation 103 'fcmp' 'tmp_8' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln133_3)   --->   "%and_ln133_3 = and i1 %or_ln133_3, i1 %tmp_8" [src/conv1.cpp:133]   --->   Operation 104 'and' 'and_ln133_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln133_3 = select i1 %and_ln133_3, i32 0, i32 %add15_3" [src/conv1.cpp:133]   --->   Operation 105 'select' 'select_ln133_3' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln129 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22" [src/conv1.cpp:129]   --->   Operation 106 'specpipeline' 'specpipeline_ln129' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:127]   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv1.cpp:127]   --->   Operation 108 'specloopname' 'specloopname_ln127' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln131 = store i32 %select_ln133_2, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7" [src/conv1.cpp:131]   --->   Operation 109 'store' 'store_ln131' <Predicate = (icmp_ln127)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_10 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln131 = store i32 %select_ln133_3, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8" [src/conv1.cpp:131]   --->   Operation 110 'store' 'store_ln131' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body8.0" [src/conv1.cpp:127]   --->   Operation 111 'br' 'br_ln127' <Predicate = (icmp_ln127 & !icmp_ln127_1)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln127_1) | (!icmp_ln127)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.068ns
The critical path consists of the following:
	'alloca' operation ('bw') [6]  (0.000 ns)
	'load' operation ('bw', src/conv1.cpp:127) on local variable 'bw' [13]  (0.000 ns)
	'add' operation ('add_ln131', src/conv1.cpp:131) [23]  (0.831 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3', src/conv1.cpp:131) [25]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5', src/conv1.cpp:131) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [28]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2', src/conv1.cpp:131) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou' [73]  (1.237 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add', src/conv1.cpp:131) [29]  (5.476 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.961 ns)
'fadd' operation ('add15_3', src/conv1.cpp:131) [74]  (5.476 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_3', src/conv1.cpp:131) [74]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_3', src/conv1.cpp:131) [74]  (6.437 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_3', src/conv1.cpp:131) [74]  (6.437 ns)

 <State 8>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', src/conv1.cpp:133) [36]  (2.782 ns)
	'and' operation ('and_ln133', src/conv1.cpp:133) [37]  (0.000 ns)
	'select' operation ('select_ln133', src/conv1.cpp:133) [38]  (0.449 ns)
	'store' operation ('store_ln131', src/conv1.cpp:131) of variable 'select_ln133', src/conv1.cpp:133 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [39]  (1.237 ns)

 <State 9>: 3.231ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', src/conv1.cpp:133) [81]  (2.782 ns)
	'and' operation ('and_ln133_3', src/conv1.cpp:133) [82]  (0.000 ns)
	'select' operation ('select_ln133_3', src/conv1.cpp:133) [83]  (0.449 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln131', src/conv1.cpp:131) of variable 'select_ln133_3', src/conv1.cpp:133 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou' [84]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
