#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Feb 26 15:26:01 2023
# Process ID: 1831580
# Current directory: /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/vivado.log
# Journal file: /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu9p-flga2577-2-e"
## variable clock_period
## set clock_period 5
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu9p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2021.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1831601
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2142.484 ; gain = 0.000 ; free physical = 37286 ; free virtual = 83203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_225' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1118]
INFO: [Synth 8-638] synthesizing module 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:23]
INFO: [Synth 8-3491] module 'cordic_circ_apfixed_13_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_13_3_0_s.vhd:12' bound to instance 'grp_cordic_circ_apfixed_13_3_0_s_fu_68' of component 'cordic_circ_apfixed_13_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:188]
INFO: [Synth 8-638] synthesizing module 'cordic_circ_apfixed_13_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_13_3_0_s.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'cordic_circ_apfixed_13_3_0_s' (1#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/cordic_circ_apfixed_13_3_0_s.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_19ns_11ns_29_1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_19ns_11ns_29_1_0.vhd:31' bound to instance 'myproject_mul_mul_19ns_11ns_29_1_0_U2' of component 'myproject_mul_mul_19ns_11ns_29_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:197]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_19ns_11ns_29_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_19ns_11ns_29_1_0.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_19ns_11ns_29_1_0.vhd:6' bound to instance 'myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U' of component 'myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_19ns_11ns_29_1_0.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_19ns_11ns_29_1_0.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0' (2#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_19ns_11ns_29_1_0.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_19ns_11ns_29_1_0' (3#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_19ns_11ns_29_1_0.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.vhd:38' bound to instance 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3' of component 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:209]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.vhd:9' bound to instance 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U' of component 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1' (4#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_14ns_6ns_18ns_20_1_0' (5#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'generic_sincos_11_6_s' (6#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:23]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_230' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1127]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_235' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1136]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_240' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1145]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_245' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1154]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_250' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1163]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_255' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1172]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_260' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1181]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_265' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1190]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_270' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1199]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_275' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1208]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_280' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1217]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_285' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1226]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_290' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1235]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_295' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1244]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_300' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1253]
INFO: [Synth 8-3491] module 'generic_sincos_11_6_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/generic_sincos_11_6_s.vhd:12' bound to instance 'grp_generic_sincos_11_6_s_fu_305' of component 'generic_sincos_11_6_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1262]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_6s_11s_16_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:31' bound to instance 'myproject_mul_mul_6s_11s_16_1_1_U7' of component 'myproject_mul_mul_6s_11s_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1271]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_6s_11s_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_6s_11s_16_1_1_DSP48_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:6' bound to instance 'myproject_mul_mul_6s_11s_16_1_1_DSP48_2_U' of component 'myproject_mul_mul_6s_11s_16_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_6s_11s_16_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_6s_11s_16_1_1_DSP48_2' (7#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_6s_11s_16_1_1' (8#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_9ns_11s_16ns_16_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_9ns_11s_16ns_16_1_1.vhd:38' bound to instance 'myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8' of component 'myproject_mac_muladd_9ns_11s_16ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1283]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_9ns_11s_16ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_9ns_11s_16ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_9ns_11s_16ns_16_1_1.vhd:9' bound to instance 'myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3_U' of component 'myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_9ns_11s_16ns_16_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_9ns_11s_16ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3' (9#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_9ns_11s_16ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_9ns_11s_16ns_16_1_1' (10#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_9ns_11s_16ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_6ns_11s_16s_16_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_11s_16s_16_1_1.vhd:38' bound to instance 'myproject_mac_muladd_6ns_11s_16s_16_1_1_U9' of component 'myproject_mac_muladd_6ns_11s_16s_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_6ns_11s_16s_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_11s_16s_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_11s_16s_16_1_1.vhd:9' bound to instance 'myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U' of component 'myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_11s_16s_16_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_11s_16s_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4' (11#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_11s_16s_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_6ns_11s_16s_16_1_1' (12#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6ns_11s_16s_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_13s_13s_16ns_16_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_13s_13s_16ns_16_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10' of component 'myproject_mac_mulsub_13s_13s_16ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1311]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_13s_13s_16ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_13s_13s_16ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_13s_13s_16ns_16_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U' of component 'myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_13s_13s_16ns_16_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_13s_13s_16ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5' (13#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_13s_13s_16ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_13s_13s_16ns_16_1_1' (14#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_13s_13s_16ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_8ns_11s_11ns_16_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_11ns_16_1_1.vhd:38' bound to instance 'myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11' of component 'myproject_mac_muladd_8ns_11s_11ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1325]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_8ns_11s_11ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_11ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_11ns_16_1_1.vhd:9' bound to instance 'myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U' of component 'myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_11ns_16_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_11ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6' (15#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_11ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_8ns_11s_11ns_16_1_1' (16#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_11ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_8ns_11s_14ns_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_14ns_18_1_1.vhd:38' bound to instance 'myproject_mac_muladd_8ns_11s_14ns_18_1_1_U12' of component 'myproject_mac_muladd_8ns_11s_14ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1339]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_8ns_11s_14ns_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_14ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_8ns_11s_14ns_18_1_1_DSP48_7' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_14ns_18_1_1.vhd:9' bound to instance 'myproject_mac_muladd_8ns_11s_14ns_18_1_1_DSP48_7_U' of component 'myproject_mac_muladd_8ns_11s_14ns_18_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_14ns_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_8ns_11s_14ns_18_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_14ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_8ns_11s_14ns_18_1_1_DSP48_7' (17#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_14ns_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_8ns_11s_14ns_18_1_1' (18#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_14ns_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_8ns_11s_9ns_16_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_9ns_16_1_1.vhd:38' bound to instance 'myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13' of component 'myproject_mac_muladd_8ns_11s_9ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1353]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_8ns_11s_9ns_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_9ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_9ns_16_1_1.vhd:9' bound to instance 'myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8_U' of component 'myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_9ns_16_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_9ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8' (19#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_9ns_16_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_8ns_11s_9ns_16_1_1' (20#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_8ns_11s_9ns_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_18s_11s_21ns_21_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_11s_21ns_21_1_1.vhd:38' bound to instance 'myproject_mac_muladd_18s_11s_21ns_21_1_1_U14' of component 'myproject_mac_muladd_18s_11s_21ns_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1367]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_18s_11s_21ns_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_11s_21ns_21_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_11s_21ns_21_1_1.vhd:9' bound to instance 'myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U' of component 'myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_11s_21ns_21_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_11s_21ns_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9' (21#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_11s_21ns_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_18s_11s_21ns_21_1_1' (22#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_18s_11s_21ns_21_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_11s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_11s_11s_22_1_1_U15' of component 'myproject_mul_mul_11s_11s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1381]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_11s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_11s_22_1_1_DSP48_10' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U' of component 'myproject_mul_mul_11s_11s_22_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_11s_22_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_11s_22_1_1_DSP48_10' (23#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_11s_22_1_1' (24#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_U16' of component 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1393]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_11' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_DSP48_11_U' of component 'myproject_mul_mul_13s_13s_26_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_11' (25#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_13s_13s_26_1_1' (26#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_6s_11s_16_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_6s_11s_16_1_1.vhd:31' bound to instance 'myproject_mul_mul_6s_11s_16_1_1_U17' of component 'myproject_mul_mul_6s_11s_16_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1405]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_12s_7s_12s_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_7s_12s_18_1_1.vhd:38' bound to instance 'myproject_mac_mul_sub_12s_7s_12s_18_1_1_U18' of component 'myproject_mac_mul_sub_12s_7s_12s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1417]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_12s_7s_12s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_7s_12s_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_12s_7s_12s_18_1_1_DSP48_12' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_7s_12s_18_1_1.vhd:9' bound to instance 'myproject_mac_mul_sub_12s_7s_12s_18_1_1_DSP48_12_U' of component 'myproject_mac_mul_sub_12s_7s_12s_18_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_7s_12s_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_12s_7s_12s_18_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_7s_12s_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_12s_7s_12s_18_1_1_DSP48_12' (27#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_7s_12s_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_12s_7s_12s_18_1_1' (28#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_7s_12s_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_11s_11s_16s_21_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11s_11s_16s_21_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_11s_11s_16s_21_1_1_U19' of component 'myproject_mac_mulsub_11s_11s_16s_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1431]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_11s_11s_16s_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11s_11s_16s_21_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_11s_11s_16s_21_1_1_DSP48_13' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11s_11s_16s_21_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_11s_11s_16s_21_1_1_DSP48_13_U' of component 'myproject_mac_mulsub_11s_11s_16s_21_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11s_11s_16s_21_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_11s_11s_16s_21_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11s_11s_16s_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_11s_11s_16s_21_1_1_DSP48_13' (29#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11s_11s_16s_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_11s_11s_16s_21_1_1' (30#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_11s_11s_16s_21_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_11s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_11s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_11s_11s_22_1_1_U20' of component 'myproject_mul_mul_11s_11s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1445]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_7s_16s_18_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_7s_16s_18_1_1.vhd:38' bound to instance 'myproject_mac_muladd_11s_7s_16s_18_1_1_U21' of component 'myproject_mac_muladd_11s_7s_16s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_7s_16s_18_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_7s_16s_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_7s_16s_18_1_1_DSP48_14' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_7s_16s_18_1_1.vhd:9' bound to instance 'myproject_mac_muladd_11s_7s_16s_18_1_1_DSP48_14_U' of component 'myproject_mac_muladd_11s_7s_16s_18_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_7s_16s_18_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_7s_16s_18_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_7s_16s_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_7s_16s_18_1_1_DSP48_14' (31#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_7s_16s_18_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_7s_16s_18_1_1' (32#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_7s_16s_18_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_6s_16s_21ns_21_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6s_16s_21ns_21_1_1.vhd:38' bound to instance 'myproject_mac_muladd_6s_16s_21ns_21_1_1_U22' of component 'myproject_mac_muladd_6s_16s_21ns_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1471]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_6s_16s_21ns_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6s_16s_21ns_21_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_6s_16s_21ns_21_1_1_DSP48_15' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6s_16s_21ns_21_1_1.vhd:9' bound to instance 'myproject_mac_muladd_6s_16s_21ns_21_1_1_DSP48_15_U' of component 'myproject_mac_muladd_6s_16s_21ns_21_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6s_16s_21ns_21_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_6s_16s_21ns_21_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6s_16s_21ns_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_6s_16s_21ns_21_1_1_DSP48_15' (33#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6s_16s_21ns_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_6s_16s_21ns_21_1_1' (34#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_6s_16s_21ns_21_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_14s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_14s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_18s_14s_32_1_1_U23' of component 'myproject_mul_mul_18s_14s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1485]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_14s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_14s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_14s_32_1_1_DSP48_16' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_14s_32_1_1.vhd:6' bound to instance 'myproject_mul_mul_18s_14s_32_1_1_DSP48_16_U' of component 'myproject_mul_mul_18s_14s_32_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_14s_32_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_14s_32_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_14s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_14s_32_1_1_DSP48_16' (35#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_14s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_14s_32_1_1' (36#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_14s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_22s_18s_31ns_31_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_22s_18s_31ns_31_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24' of component 'myproject_mac_mulsub_22s_18s_31ns_31_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1497]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_22s_18s_31ns_31_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_22s_18s_31ns_31_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_22s_18s_31ns_31_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U' of component 'myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_22s_18s_31ns_31_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_22s_18s_31ns_31_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17' (37#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_22s_18s_31ns_31_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_22s_18s_31ns_31_1_1' (38#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_22s_18s_31ns_31_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 21 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_21s_14s_35_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_21s_14s_35_1_1.vhd:31' bound to instance 'myproject_mul_mul_21s_14s_35_1_1_U25' of component 'myproject_mul_mul_21s_14s_35_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1511]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_21s_14s_35_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_21s_14s_35_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 21 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_21s_14s_35_1_1_DSP48_18' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_21s_14s_35_1_1.vhd:6' bound to instance 'myproject_mul_mul_21s_14s_35_1_1_DSP48_18_U' of component 'myproject_mul_mul_21s_14s_35_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_21s_14s_35_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_21s_14s_35_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_21s_14s_35_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_21s_14s_35_1_1_DSP48_18' (39#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_21s_14s_35_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_21s_14s_35_1_1' (40#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_21s_14s_35_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_14s_30_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_14s_30_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_14s_30_1_1_U26' of component 'myproject_mul_mul_16s_14s_30_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_14s_30_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_14s_30_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_14s_30_1_1_DSP48_19' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_14s_30_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_14s_30_1_1_DSP48_19_U' of component 'myproject_mul_mul_16s_14s_30_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_14s_30_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_14s_30_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_14s_30_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_14s_30_1_1_DSP48_19' (41#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_14s_30_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_14s_30_1_1' (42#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_14s_30_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13s_7s_20s_21_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13s_7s_20s_21_1_1.vhd:38' bound to instance 'myproject_mac_muladd_13s_7s_20s_21_1_1_U27' of component 'myproject_mac_muladd_13s_7s_20s_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1535]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13s_7s_20s_21_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13s_7s_20s_21_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13s_7s_20s_21_1_1.vhd:9' bound to instance 'myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U' of component 'myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13s_7s_20s_21_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13s_7s_20s_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20' (43#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13s_7s_20s_21_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13s_7s_20s_21_1_1' (44#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13s_7s_20s_21_1_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'myproject' (45#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-nonlut-11,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2142.484 ; gain = 0.000 ; free physical = 37312 ; free virtual = 83231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2142.484 ; gain = 0.000 ; free physical = 37310 ; free virtual = 83229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2150.445 ; gain = 7.961 ; free physical = 37309 ; free virtual = 83228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2150.449 ; gain = 7.965 ; free physical = 37263 ; free virtual = 83184
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   51 Bit       Adders := 1     
	   2 Input   46 Bit       Adders := 1     
	   2 Input   41 Bit       Adders := 1     
	   4 Input   41 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   5 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 37    
	   3 Input   13 Bit       Adders := 188   
	   4 Input   13 Bit       Adders := 51    
	   5 Input   13 Bit       Adders := 51    
	   3 Input   12 Bit       Adders := 224   
	   3 Input   11 Bit       Adders := 19    
	   2 Input   11 Bit       Adders := 20    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	              176 Bit    Registers := 1     
	               51 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               41 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 70    
	               12 Bit    Registers := 126   
	               11 Bit    Registers := 102   
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 137   
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 136   
	                1 Bit    Registers := 322   
+---Multipliers : 
	              14x45  Multipliers := 1     
	              14x44  Multipliers := 1     
	              14x35  Multipliers := 1     
	              14x30  Multipliers := 1     
	               7x39  Multipliers := 1     
	               7x41  Multipliers := 1     
	              14x41  Multipliers := 1     
	               7x32  Multipliers := 1     
+---Muxes : 
	   2 Input  176 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 272   
	   2 Input   12 Bit        Muxes := 428   
	   4 Input   11 Bit        Muxes := 17    
	   2 Input   11 Bit        Muxes := 58    
	   4 Input   10 Bit        Muxes := 17    
	   2 Input    7 Bit        Muxes := 136   
	   2 Input    1 Bit        Muxes := 87    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP ret_V_21_reg_1603_reg, operation Mode is: (C:0x11a0)+A2*(B:0x4b).
DSP Report: register p_Val2_12_reg_1489_reg is absorbed into DSP ret_V_21_reg_1603_reg.
DSP Report: register ret_V_21_reg_1603_reg is absorbed into DSP ret_V_21_reg_1603_reg.
DSP Report: operator myproject_mac_muladd_8ns_11s_14ns_18_1_1_U12/myproject_mac_muladd_8ns_11s_14ns_18_1_1_DSP48_7_U/p is absorbed into DSP ret_V_21_reg_1603_reg.
DSP Report: operator myproject_mac_muladd_8ns_11s_14ns_18_1_1_U12/myproject_mac_muladd_8ns_11s_14ns_18_1_1_DSP48_7_U/m is absorbed into DSP ret_V_21_reg_1603_reg.
DSP Report: Generating DSP myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p, operation Mode is: C'+A*B''.
DSP Report: register p_Val2_12_reg_1489_reg is absorbed into DSP myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p.
DSP Report: register lhs_V_3_reg_1588_reg is absorbed into DSP myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p.
DSP Report: register myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/m is absorbed into DSP myproject_mac_muladd_18s_11s_21ns_21_1_1_U14/myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U/p.
DSP Report: Generating DSP myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10/myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U/p, operation Mode is: C-A*B.
DSP Report: operator myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10/myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U/p is absorbed into DSP myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10/myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U/p.
DSP Report: operator myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10/myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U/m is absorbed into DSP myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10/myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U/p.
DSP Report: Generating DSP myproject_mac_muladd_13s_7s_20s_21_1_1_U27/myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U/p, operation Mode is: C'+A*B.
DSP Report: register myproject_mac_muladd_13s_7s_20s_21_1_1_U27/myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U/p is absorbed into DSP myproject_mac_muladd_13s_7s_20s_21_1_1_U27/myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U/p.
DSP Report: operator myproject_mac_muladd_13s_7s_20s_21_1_1_U27/myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U/p is absorbed into DSP myproject_mac_muladd_13s_7s_20s_21_1_1_U27/myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U/p.
DSP Report: operator myproject_mac_muladd_13s_7s_20s_21_1_1_U27/myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U/m is absorbed into DSP myproject_mac_muladd_13s_7s_20s_21_1_1_U27/myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U/p.
DSP Report: Generating DSP mul_ln1192_1_reg_1536_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_ln1192_1_reg_1536_reg is absorbed into DSP mul_ln1192_1_reg_1536_reg.
DSP Report: operator myproject_mul_mul_6s_11s_16_1_1_U7/myproject_mul_mul_6s_11s_16_1_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1192_1_reg_1536_reg.
DSP Report: Generating DSP myproject_mac_muladd_6ns_11s_16s_16_1_1_U9/myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U/p, operation Mode is: PCIN+A*(B:0x16).
DSP Report: operator myproject_mac_muladd_6ns_11s_16s_16_1_1_U9/myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U/p is absorbed into DSP myproject_mac_muladd_6ns_11s_16s_16_1_1_U9/myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U/p.
DSP Report: operator myproject_mac_muladd_6ns_11s_16s_16_1_1_U9/myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U/m is absorbed into DSP myproject_mac_muladd_6ns_11s_16s_16_1_1_U9/myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U/p.
DSP Report: Generating DSP ret_V_7_reg_1701_reg, operation Mode is: (-C+A*B+1-1)'.
DSP Report: register ret_V_7_reg_1701_reg is absorbed into DSP ret_V_7_reg_1701_reg.
DSP Report: operator myproject_mac_mul_sub_12s_7s_12s_18_1_1_U18/myproject_mac_mul_sub_12s_7s_12s_18_1_1_DSP48_12_U/p is absorbed into DSP ret_V_7_reg_1701_reg.
DSP Report: operator myproject_mac_mul_sub_12s_7s_12s_18_1_1_U18/myproject_mac_mul_sub_12s_7s_12s_18_1_1_DSP48_12_U/m is absorbed into DSP ret_V_7_reg_1701_reg.
DSP Report: Generating DSP myproject_mul_mul_18s_14s_32_1_1_U23/myproject_mul_mul_18s_14s_32_1_1_DSP48_16_U/p_cvt, operation Mode is: A*B.
DSP Report: operator myproject_mul_mul_18s_14s_32_1_1_U23/myproject_mul_mul_18s_14s_32_1_1_DSP48_16_U/p_cvt is absorbed into DSP myproject_mul_mul_18s_14s_32_1_1_U23/myproject_mul_mul_18s_14s_32_1_1_DSP48_16_U/p_cvt.
DSP Report: Generating DSP r_V_15_fu_1159_p2, operation Mode is: A2*B2.
DSP Report: register outsin_V_5_reg_1772_reg is absorbed into DSP r_V_15_fu_1159_p2.
DSP Report: register r_V_15_fu_1159_p2 is absorbed into DSP r_V_15_fu_1159_p2.
DSP Report: operator r_V_15_fu_1159_p2 is absorbed into DSP r_V_15_fu_1159_p2.
DSP Report: operator r_V_15_fu_1159_p2 is absorbed into DSP r_V_15_fu_1159_p2.
DSP Report: Generating DSP mul_ln1192_2_fu_1247_p2, operation Mode is: A2*B2.
DSP Report: register outsin_V_6_reg_1812_reg is absorbed into DSP mul_ln1192_2_fu_1247_p2.
DSP Report: register mul_ln1192_2_fu_1247_p2 is absorbed into DSP mul_ln1192_2_fu_1247_p2.
DSP Report: operator mul_ln1192_2_fu_1247_p2 is absorbed into DSP mul_ln1192_2_fu_1247_p2.
DSP Report: operator mul_ln1192_2_fu_1247_p2 is absorbed into DSP mul_ln1192_2_fu_1247_p2.
DSP Report: Generating DSP mul_ln1192_3_fu_1280_p2, operation Mode is: A2*B''.
DSP Report: register outcos_V_4_reg_1665_pp0_iter11_reg_reg is absorbed into DSP mul_ln1192_3_fu_1280_p2.
DSP Report: register outcos_V_4_reg_1665_pp0_iter12_reg_reg is absorbed into DSP mul_ln1192_3_fu_1280_p2.
DSP Report: register mul_ln1192_3_fu_1280_p2 is absorbed into DSP mul_ln1192_3_fu_1280_p2.
DSP Report: operator mul_ln1192_3_fu_1280_p2 is absorbed into DSP mul_ln1192_3_fu_1280_p2.
DSP Report: operator mul_ln1192_3_fu_1280_p2 is absorbed into DSP mul_ln1192_3_fu_1280_p2.
DSP Report: Generating DSP r_V_15_reg_1807_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register outsin_V_5_reg_1772_reg is absorbed into DSP r_V_15_reg_1807_reg.
DSP Report: register r_V_14_reg_1767_reg is absorbed into DSP r_V_15_reg_1807_reg.
DSP Report: register r_V_15_reg_1807_reg is absorbed into DSP r_V_15_reg_1807_reg.
DSP Report: operator r_V_15_fu_1159_p2 is absorbed into DSP r_V_15_reg_1807_reg.
DSP Report: operator r_V_15_fu_1159_p2 is absorbed into DSP r_V_15_reg_1807_reg.
DSP Report: Generating DSP mul_ln1192_2_reg_1837_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register outsin_V_6_reg_1812_reg is absorbed into DSP mul_ln1192_2_reg_1837_reg.
DSP Report: register mul_ln1192_2_reg_1837_reg is absorbed into DSP mul_ln1192_2_reg_1837_reg.
DSP Report: operator mul_ln1192_2_fu_1247_p2 is absorbed into DSP mul_ln1192_2_reg_1837_reg.
DSP Report: operator mul_ln1192_2_fu_1247_p2 is absorbed into DSP mul_ln1192_2_reg_1837_reg.
DSP Report: Generating DSP mul_ln1192_3_reg_1852_reg, operation Mode is: (PCIN>>17)+A*BCIN2.
DSP Report: register outcos_V_4_reg_1665_pp0_iter12_reg_reg is absorbed into DSP mul_ln1192_3_reg_1852_reg.
DSP Report: register mul_ln1192_3_reg_1852_reg is absorbed into DSP mul_ln1192_3_reg_1852_reg.
DSP Report: operator mul_ln1192_3_fu_1280_p2 is absorbed into DSP mul_ln1192_3_reg_1852_reg.
DSP Report: operator mul_ln1192_3_fu_1280_p2 is absorbed into DSP mul_ln1192_3_reg_1852_reg.
DSP Report: Generating DSP r_V_23_reg_1676_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_23_reg_1676_reg is absorbed into DSP r_V_23_reg_1676_reg.
DSP Report: operator myproject_mul_mul_13s_13s_26_1_1_U16/myproject_mul_mul_13s_13s_26_1_1_DSP48_11_U/p_cvt is absorbed into DSP r_V_23_reg_1676_reg.
DSP Report: Generating DSP myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt, operation Mode is: A''*B''.
DSP Report: register p_Val2_23_reg_1551_pp0_iter6_reg_reg is absorbed into DSP myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt.
DSP Report: register p_Val2_23_reg_1551_pp0_iter7_reg_reg is absorbed into DSP myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt.
DSP Report: register p_Val2_23_reg_1551_pp0_iter6_reg_reg is absorbed into DSP myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt.
DSP Report: register p_Val2_23_reg_1551_pp0_iter7_reg_reg is absorbed into DSP myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP mul_ln700_2_fu_877_p2, operation Mode is: A*B2.
DSP Report: register mul_ln700_2_fu_877_p2 is absorbed into DSP mul_ln700_2_fu_877_p2.
DSP Report: operator mul_ln700_2_fu_877_p2 is absorbed into DSP mul_ln700_2_fu_877_p2.
DSP Report: operator mul_ln700_2_fu_877_p2 is absorbed into DSP mul_ln700_2_fu_877_p2.
DSP Report: Generating DSP mul_ln700_3_fu_999_p2, operation Mode is: A2*B2.
DSP Report: register r_V_25_reg_1737_reg is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: register mul_ln700_3_fu_999_p2 is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: operator mul_ln700_3_fu_999_p2 is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: operator mul_ln700_3_fu_999_p2 is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: Generating DSP mul_ln700_3_fu_999_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register r_V_25_reg_1737_reg is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: register mul_ln700_3_fu_999_p2 is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: operator mul_ln700_3_fu_999_p2 is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: operator mul_ln700_3_fu_999_p2 is absorbed into DSP mul_ln700_3_fu_999_p2.
DSP Report: Generating DSP mul_ln728_reg_1681_reg, operation Mode is: (A''*(B:0x3ffeb))'.
DSP Report: register sext_ln728_reg_1531_pp0_iter6_reg_reg is absorbed into DSP mul_ln728_reg_1681_reg.
DSP Report: register sext_ln728_reg_1531_pp0_iter7_reg_reg is absorbed into DSP mul_ln728_reg_1681_reg.
DSP Report: register mul_ln728_reg_1681_reg is absorbed into DSP mul_ln728_reg_1681_reg.
DSP Report: operator myproject_mul_mul_6s_11s_16_1_1_U17/myproject_mul_mul_6s_11s_16_1_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln728_reg_1681_reg.
DSP Report: Generating DSP sub_ln700_2_reg_1727_reg, operation Mode is: (C'-ACIN''*B'')'.
DSP Report: register sext_ln728_reg_1531_pp0_iter7_reg_reg is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: register p_Val2_4_reg_1509_pp0_iter8_reg_reg is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: register sext_ln728_reg_1531_pp0_iter7_reg_reg is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: register p_Val2_4_reg_1509_pp0_iter8_reg_reg is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: register sub_ln700_2_reg_1727_reg is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: register sub_ln700_2_reg_1727_reg is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: operator myproject_mac_mulsub_11s_11s_16s_21_1_1_U19/myproject_mac_mulsub_11s_11s_16s_21_1_1_DSP48_13_U/p is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: operator myproject_mac_mulsub_11s_11s_16s_21_1_1_U19/myproject_mac_mulsub_11s_11s_16s_21_1_1_DSP48_13_U/m is absorbed into DSP sub_ln700_2_reg_1727_reg.
DSP Report: Generating DSP r_V_17_reg_1717_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_2_reg_1521_pp0_iter7_reg_reg is absorbed into DSP r_V_17_reg_1717_reg.
DSP Report: register p_Val2_2_reg_1521_pp0_iter8_reg_reg is absorbed into DSP r_V_17_reg_1717_reg.
DSP Report: register p_Val2_2_reg_1521_pp0_iter7_reg_reg is absorbed into DSP r_V_17_reg_1717_reg.
DSP Report: register p_Val2_2_reg_1521_pp0_iter8_reg_reg is absorbed into DSP r_V_17_reg_1717_reg.
DSP Report: register r_V_17_reg_1717_reg is absorbed into DSP r_V_17_reg_1717_reg.
DSP Report: operator myproject_mul_mul_11s_11s_22_1_1_U20/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt is absorbed into DSP r_V_17_reg_1717_reg.
DSP Report: Generating DSP ret_V_10_reg_1722_reg, operation Mode is: (C'+A''*B)'.
DSP Report: register p_Val2_5_reg_1500_pp0_iter7_reg_reg is absorbed into DSP ret_V_10_reg_1722_reg.
DSP Report: register p_Val2_5_reg_1500_pp0_iter8_reg_reg is absorbed into DSP ret_V_10_reg_1722_reg.
DSP Report: register ret_V_10_reg_1722_reg is absorbed into DSP ret_V_10_reg_1722_reg.
DSP Report: register ret_V_10_reg_1722_reg is absorbed into DSP ret_V_10_reg_1722_reg.
DSP Report: operator myproject_mac_muladd_11s_7s_16s_18_1_1_U21/myproject_mac_muladd_11s_7s_16s_18_1_1_DSP48_14_U/p is absorbed into DSP ret_V_10_reg_1722_reg.
DSP Report: operator myproject_mac_muladd_11s_7s_16s_18_1_1_U21/myproject_mac_muladd_11s_7s_16s_18_1_1_DSP48_14_U/m is absorbed into DSP ret_V_10_reg_1722_reg.
DSP Report: Generating DSP myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24/myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U/p, operation Mode is: C-A*B.
DSP Report: operator myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24/myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U/p is absorbed into DSP myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24/myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U/p.
DSP Report: operator myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24/myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U/m is absorbed into DSP myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24/myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U/p.
DSP Report: Generating DSP ret_V_40_reg_1742_reg, operation Mode is: C+A*(B:0x3ffeb).
DSP Report: register ret_V_40_reg_1742_reg is absorbed into DSP ret_V_40_reg_1742_reg.
DSP Report: operator myproject_mac_muladd_6s_16s_21ns_21_1_1_U22/myproject_mac_muladd_6s_16s_21ns_21_1_1_DSP48_15_U/p is absorbed into DSP ret_V_40_reg_1742_reg.
DSP Report: operator myproject_mac_muladd_6s_16s_21ns_21_1_1_U22/myproject_mac_muladd_6s_16s_21ns_21_1_1_DSP48_15_U/m is absorbed into DSP ret_V_40_reg_1742_reg.
DSP Report: Generating DSP myproject_mul_mul_21s_14s_35_1_1_U25/myproject_mul_mul_21s_14s_35_1_1_DSP48_18_U/p_cvt, operation Mode is: A*B2.
DSP Report: register r_V_53_reg_1711_reg is absorbed into DSP myproject_mul_mul_21s_14s_35_1_1_U25/myproject_mul_mul_21s_14s_35_1_1_DSP48_18_U/p_cvt.
DSP Report: operator myproject_mul_mul_21s_14s_35_1_1_U25/myproject_mul_mul_21s_14s_35_1_1_DSP48_18_U/p_cvt is absorbed into DSP myproject_mul_mul_21s_14s_35_1_1_U25/myproject_mul_mul_21s_14s_35_1_1_DSP48_18_U/p_cvt.
DSP Report: Generating DSP r_V_30_fu_1185_p2, operation Mode is: A2*B.
DSP Report: register r_V_30_fu_1185_p2 is absorbed into DSP r_V_30_fu_1185_p2.
DSP Report: operator r_V_30_fu_1185_p2 is absorbed into DSP r_V_30_fu_1185_p2.
DSP Report: operator r_V_30_fu_1185_p2 is absorbed into DSP r_V_30_fu_1185_p2.
DSP Report: Generating DSP r_V_30_reg_1817_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_27_reg_1782_reg is absorbed into DSP r_V_30_reg_1817_reg.
DSP Report: register r_V_30_reg_1817_reg is absorbed into DSP r_V_30_reg_1817_reg.
DSP Report: operator r_V_30_fu_1185_p2 is absorbed into DSP r_V_30_reg_1817_reg.
DSP Report: operator r_V_30_fu_1185_p2 is absorbed into DSP r_V_30_reg_1817_reg.
DSP Report: Generating DSP mul_ln1192_5_reg_1842_reg, operation Mode is: (A2*B)'.
DSP Report: register r_V_32_reg_1822_reg is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: register mul_ln1192_5_reg_1842_reg is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: operator mul_ln1192_5_fu_1259_p2 is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: operator mul_ln1192_5_fu_1259_p2 is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: Generating DSP mul_ln1192_5_fu_1259_p2, operation Mode is: A2*B2.
DSP Report: register r_V_32_reg_1822_reg is absorbed into DSP mul_ln1192_5_fu_1259_p2.
DSP Report: register mul_ln1192_5_fu_1259_p2 is absorbed into DSP mul_ln1192_5_fu_1259_p2.
DSP Report: operator mul_ln1192_5_fu_1259_p2 is absorbed into DSP mul_ln1192_5_fu_1259_p2.
DSP Report: operator mul_ln1192_5_fu_1259_p2 is absorbed into DSP mul_ln1192_5_fu_1259_p2.
DSP Report: Generating DSP mul_ln1192_5_reg_1842_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register r_V_32_reg_1822_reg is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: register mul_ln1192_5_reg_1842_reg is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: operator mul_ln1192_5_fu_1259_p2 is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: operator mul_ln1192_5_fu_1259_p2 is absorbed into DSP mul_ln1192_5_reg_1842_reg.
DSP Report: Generating DSP myproject_mul_mul_16s_14s_30_1_1_U26/myproject_mul_mul_16s_14s_30_1_1_DSP48_19_U/p_cvt, operation Mode is: A*B.
DSP Report: operator myproject_mul_mul_16s_14s_30_1_1_U26/myproject_mul_mul_16s_14s_30_1_1_DSP48_19_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_14s_30_1_1_U26/myproject_mul_mul_16s_14s_30_1_1_DSP48_19_U/p_cvt.
DSP Report: Generating DSP r_V_39_reg_1827_reg, operation Mode is: (A2*B)'.
DSP Report: register r_V_39_reg_1827_reg is absorbed into DSP r_V_39_reg_1827_reg.
DSP Report: register r_V_39_reg_1827_reg is absorbed into DSP r_V_39_reg_1827_reg.
DSP Report: operator r_V_39_fu_1221_p2 is absorbed into DSP r_V_39_reg_1827_reg.
DSP Report: operator r_V_39_fu_1221_p2 is absorbed into DSP r_V_39_reg_1827_reg.
DSP Report: Generating DSP mul_ln1192_7_fu_1271_p2, operation Mode is: A*B2.
DSP Report: register r_V_43_reg_1832_reg is absorbed into DSP mul_ln1192_7_fu_1271_p2.
DSP Report: operator mul_ln1192_7_fu_1271_p2 is absorbed into DSP mul_ln1192_7_fu_1271_p2.
DSP Report: operator mul_ln1192_7_fu_1271_p2 is absorbed into DSP mul_ln1192_7_fu_1271_p2.
DSP Report: Generating DSP mul_ln1192_7_reg_1847_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_43_reg_1832_reg is absorbed into DSP mul_ln1192_7_reg_1847_reg.
DSP Report: register mul_ln1192_7_reg_1847_reg is absorbed into DSP mul_ln1192_7_reg_1847_reg.
DSP Report: operator mul_ln1192_7_fu_1271_p2 is absorbed into DSP mul_ln1192_7_reg_1847_reg.
DSP Report: operator mul_ln1192_7_fu_1271_p2 is absorbed into DSP mul_ln1192_7_reg_1847_reg.
DSP Report: Generating DSP myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13/myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8_U/p, operation Mode is: (C:0xa0)+A*(B:0x5b).
DSP Report: operator myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13/myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8_U/p is absorbed into DSP myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13/myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8_U/p.
DSP Report: operator myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13/myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8_U/m is absorbed into DSP myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13/myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_245/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_245/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_245/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_245/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_235/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_235/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_235/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_235/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_225/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_225/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_225/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_225/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_265/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_265/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_265/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_260/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_260/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_260/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_260/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_250/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_250/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_250/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_250/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p, operation Mode is: (C:0x360)+A2*(B:0x4b).
DSP Report: register p_Val2_23_reg_1551_reg is absorbed into DSP myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p is absorbed into DSP myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p.
DSP Report: operator myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/m is absorbed into DSP myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_280/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_280/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_280/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_280/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8/myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x9c).
DSP Report: operator myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8/myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3_U/p is absorbed into DSP myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8/myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3_U/p.
DSP Report: operator myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8/myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3_U/m is absorbed into DSP myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8/myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_255/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_255/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_255/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_255/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_240/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_230/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt, operation Mode is: (A:0x28be6)*B.
DSP Report: operator grp_generic_sincos_11_6_s_fu_230/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt is absorbed into DSP grp_generic_sincos_11_6_s_fu_230/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt.
DSP Report: Generating DSP grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p, operation Mode is: C'-(A:0x1921)*B2.
DSP Report: register grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: register grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p is absorbed into DSP grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
DSP Report: operator grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/m is absorbed into DSP grp_generic_sincos_11_6_s_fu_230/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 2808.562 ; gain = 666.078 ; free physical = 36358 ; free virtual = 82284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_11_6_s                             | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_11_6_s                             | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_11_6_s                             | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_11_6_s                             | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_11_6_s                             | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_11_6_s                             | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generic_sincos_11_6_s                             | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | (C:0x11a0)+A2*(B:0x4b) | 11     | 8      | 14     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | C'+A*B''               | 18     | 11     | 21     | -      | 21     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5  | C-A*B                  | 13     | 13     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | C'+A*B                 | 13     | 7      | 20     | -      | 21     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | (A*(B:0x3ffea))'       | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4   | PCIN+A*(B:0x16)        | 11     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (-C+A*B+1-1)'          | 12     | 7      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject_mul_mul_18s_14s_32_1_1_DSP48_16         | A*B                    | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B2                  | 18     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B2                  | 18     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B''                 | 18     | 7      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2       | 15     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (PCIN>>17)+A*B2        | 22     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (PCIN>>17)+A*BCIN2     | 24     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A*B)'                 | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A''*B''                | 11     | 11     | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A*B2                   | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B2                  | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B2       | 24     | 14     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A''*(B:0x3ffeb))'     | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (C'-ACIN''*B'')'       | 11     | 11     | 16     | -      | 21     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|myproject                                         | (A''*B'')'             | 11     | 11     | -      | -      | 22     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                         | (C'+A''*B)'            | 11     | 7      | 16     | -      | 18     | 2    | 0    | 1    | -    | -     | 0    | 1    | 
|myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17 | C-A*B                  | 22     | 18     | 31     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                         | C+A*(B:0x3ffeb)        | 16     | 6      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                         | A*B2                   | 21     | 14     | -      | -      | 35     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | A2*B                   | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A2*B        | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                         | (A2*B)'                | 14     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A2*B2                  | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B         | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject_mul_mul_16s_14s_30_1_1_DSP48_19         | A*B                    | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (A2*B)'                | 27     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                         | A*B2                   | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                         | (PCIN>>17)+A*B2        | 27     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8   | (C:0xa0)+A*(B:0x5b)    | 11     | 8      | 9      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject                                         | (C:0x360)+A2*(B:0x4b)  | 11     | 8      | 11     | -      | 16     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3  | C+A*(B:0x9c)           | 11     | 9      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0        | (A:0x28be6)*B          | 18     | 11     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                         | C'-(A:0x1921)*B2       | 7      | 13     | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2814.496 ; gain = 672.012 ; free physical = 36357 ; free virtual = 82283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:16 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36355 ; free virtual = 82281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36353 ; free virtual = 82279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36353 ; free virtual = 82279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36353 ; free virtual = 82279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36353 ; free virtual = 82279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36353 ; free virtual = 82279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36353 ; free virtual = 82279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_generic_sincos_11_6_s_fu_270/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_270/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_270/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_275/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_275/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_275/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_285/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_285/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_290/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_290/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_290/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_295/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_295/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_295/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_300/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_300/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_305/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_305/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | r_V_46_reg_1613_pp0_iter8_reg_reg[11]                                    | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | lhs_V_3_reg_1588_pp0_iter7_reg_reg[10]                                   | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | p_Val2_5_reg_1500_pp0_iter6_reg_reg[10]                                  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | sext_ln728_reg_1531_pp0_iter5_reg_reg[10]                                | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | outcos_V_4_reg_1665_pp0_iter10_reg_reg[6]                                | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|myproject   | p_Val2_23_reg_1551_pp0_iter5_reg_reg[10]                                 | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|myproject   | p_Val2_2_reg_1521_pp0_iter6_reg_reg[10]                                  | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_245/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_245/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_245/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_235/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_235/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_225/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_225/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_225/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_265/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_265/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_265/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_260/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_260/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_250/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_250/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_250/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | trunc_ln708_5_reg_1777_pp0_iter13_reg_reg[10]                            | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_280/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_280/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_255/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_255/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_255/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_240/sign0_V_reg_377_pp0_iter6_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_240/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_240/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_230/k_V_reg_392_pp0_iter6_reg_reg[1]        | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | grp_generic_sincos_11_6_s_fu_230/icmp_ln879_reg_400_pp0_iter6_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1164|
|3     |DSP48E2         |    16|
|4     |DSP_ALU         |    56|
|5     |DSP_A_B_DATA    |    56|
|6     |DSP_C_DATA      |    56|
|7     |DSP_MULTIPLIER  |    56|
|8     |DSP_M_DATA      |    56|
|9     |DSP_OUTPUT      |    56|
|10    |DSP_PREADD      |    56|
|11    |DSP_PREADD_DATA |    56|
|12    |LUT1            |   333|
|13    |LUT2            |  2856|
|14    |LUT3            |  4276|
|15    |LUT4            |  3356|
|16    |LUT5            |   524|
|17    |LUT6            |   609|
|18    |SRL16E          |   144|
|19    |FDRE            |  3382|
|20    |IBUF            |    70|
|21    |OBUF            |    63|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                  |Module                                                                                                                                           |Cells |
+------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                       |                                                                                                                                                 | 17242|
|2     |  mul_ln1192_1_reg_1536_reg                               |r_V_23_reg_1676_reg_funnel__3                                                                                                                    |     8|
|3     |  ret_V_7_reg_1701_reg                                    |ret_V_7_reg_1701_reg_funnel                                                                                                                      |     8|
|4     |  r_V_15_fu_1159_p2                                       |mul_ln700_3_fu_999_p2_funnel__2                                                                                                                  |     8|
|5     |  mul_ln1192_2_fu_1247_p2                                 |mul_ln700_3_fu_999_p2_funnel__1                                                                                                                  |     8|
|6     |  mul_ln1192_3_fu_1280_p2                                 |mul_ln1192_3_fu_1280_p2_funnel                                                                                                                   |     8|
|7     |  r_V_15_reg_1807_reg                                     |r_V_15_reg_1807_reg_funnel                                                                                                                       |     8|
|8     |  mul_ln1192_2_reg_1837_reg                               |mul_ln1192_2_reg_1837_reg_funnel                                                                                                                 |     8|
|9     |  mul_ln1192_3_reg_1852_reg                               |mul_ln1192_3_reg_1852_reg_funnel                                                                                                                 |     8|
|10    |  r_V_23_reg_1676_reg                                     |r_V_23_reg_1676_reg_funnel                                                                                                                       |     8|
|11    |  mul_ln700_2_fu_877_p2                                   |mul_ln700_2_fu_877_p2_funnel                                                                                                                     |     8|
|12    |  mul_ln700_3_fu_999_p2                                   |mul_ln700_3_fu_999_p2_funnel                                                                                                                     |     8|
|13    |  mul_ln700_3_fu_999_p2__0                                |mul_ln700_3_fu_999_p2_funnel__4                                                                                                                  |     8|
|14    |  mul_ln728_reg_1681_reg                                  |mul_ln728_reg_1681_reg_funnel                                                                                                                    |     8|
|15    |  sub_ln700_2_reg_1727_reg                                |sub_ln700_2_reg_1727_reg_funnel                                                                                                                  |     8|
|16    |  r_V_17_reg_1717_reg                                     |r_V_17_reg_1717_reg_funnel                                                                                                                       |     8|
|17    |  ret_V_10_reg_1722_reg                                   |ret_V_10_reg_1722_reg_funnel                                                                                                                     |     8|
|18    |  ret_V_40_reg_1742_reg                                   |r_V_23_reg_1676_reg_funnel__2                                                                                                                    |     8|
|19    |  r_V_30_fu_1185_p2                                       |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__3   |     8|
|20    |  r_V_30_reg_1817_reg                                     |r_V_30_reg_1817_reg_funnel                                                                                                                       |     8|
|21    |  mul_ln1192_5_reg_1842_reg                               |\myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p_funnel__2                                     |     8|
|22    |  mul_ln1192_5_fu_1259_p2                                 |mul_ln700_3_fu_999_p2_funnel__5                                                                                                                  |     8|
|23    |  mul_ln1192_5_reg_1842_reg__0                            |mul_ln1192_2_reg_1837_reg_funnel__2                                                                                                              |     8|
|24    |  r_V_39_reg_1827_reg                                     |\myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p_funnel__1                                     |     8|
|25    |  mul_ln1192_7_fu_1271_p2                                 |mul_ln700_2_fu_877_p2_funnel__1                                                                                                                  |     8|
|26    |  mul_ln1192_7_reg_1847_reg                               |mul_ln1192_2_reg_1837_reg_funnel__1                                                                                                              |     8|
|27    |  grp_generic_sincos_11_6_s_fu_225                        |generic_sincos_11_6_s                                                                                                                            |   802|
|28    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_91                                                                                                                  |   636|
|29    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_92                                                                                                     |    28|
|30    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_95                                                                                             |    28|
|31    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__2   |     8|
|32    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_93                                                                                                            |    14|
|33    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_94                                                                                                    |    14|
|34    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__9             |     8|
|35    |  grp_generic_sincos_11_6_s_fu_230                        |generic_sincos_11_6_s_0                                                                                                                          |   752|
|36    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_86                                                                                                                  |   621|
|37    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_87                                                                                                     |    28|
|38    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_90                                                                                             |    28|
|39    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__10  |     8|
|40    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_88                                                                                                            |    14|
|41    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_89                                                                                                    |    14|
|42    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__4             |     8|
|43    |  grp_generic_sincos_11_6_s_fu_235                        |generic_sincos_11_6_s_1                                                                                                                          |   765|
|44    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_81                                                                                                                  |   621|
|45    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_82                                                                                                     |    28|
|46    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_85                                                                                             |    28|
|47    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__1   |     8|
|48    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_83                                                                                                            |    14|
|49    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_84                                                                                                    |    14|
|50    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__5             |     8|
|51    |  grp_generic_sincos_11_6_s_fu_240                        |generic_sincos_11_6_s_2                                                                                                                          |   810|
|52    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_76                                                                                                                  |   636|
|53    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_77                                                                                                     |    28|
|54    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_80                                                                                             |    28|
|55    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__6   |     8|
|56    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_78                                                                                                            |    14|
|57    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_79                                                                                                    |    14|
|58    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel                |     8|
|59    |  grp_generic_sincos_11_6_s_fu_245                        |generic_sincos_11_6_s_3                                                                                                                          |   763|
|60    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_71                                                                                                                  |   621|
|61    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_72                                                                                                     |    28|
|62    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_75                                                                                             |    28|
|63    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__9   |     8|
|64    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_73                                                                                                            |    14|
|65    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_74                                                                                                    |    14|
|66    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__1             |     8|
|67    |  grp_generic_sincos_11_6_s_fu_250                        |generic_sincos_11_6_s_4                                                                                                                          |   774|
|68    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_66                                                                                                                  |   621|
|69    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_67                                                                                                     |    28|
|70    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_70                                                                                             |    28|
|71    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__7   |     8|
|72    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_68                                                                                                            |    14|
|73    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_69                                                                                                    |    14|
|74    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__2             |     8|
|75    |  grp_generic_sincos_11_6_s_fu_255                        |generic_sincos_11_6_s_5                                                                                                                          |   752|
|76    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_61                                                                                                                  |   621|
|77    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_62                                                                                                     |    28|
|78    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_65                                                                                             |    28|
|79    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__4   |     8|
|80    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_63                                                                                                            |    14|
|81    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_64                                                                                                    |    14|
|82    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__10            |     8|
|83    |  grp_generic_sincos_11_6_s_fu_260                        |generic_sincos_11_6_s_6                                                                                                                          |   771|
|84    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_56                                                                                                                  |   621|
|85    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_57                                                                                                     |    28|
|86    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_60                                                                                             |    28|
|87    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__8   |     8|
|88    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_58                                                                                                            |    14|
|89    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_59                                                                                                    |    14|
|90    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__11            |     8|
|91    |  grp_generic_sincos_11_6_s_fu_265                        |generic_sincos_11_6_s_7                                                                                                                          |   751|
|92    |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_51                                                                                                                  |   621|
|93    |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_52                                                                                                     |    28|
|94    |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_55                                                                                             |    28|
|95    |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel      |     8|
|96    |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_53                                                                                                            |    14|
|97    |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_54                                                                                                    |    14|
|98    |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__7             |     8|
|99    |  grp_generic_sincos_11_6_s_fu_270                        |generic_sincos_11_6_s_8                                                                                                                          |   880|
|100   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_46                                                                                                                  |   754|
|101   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_47                                                                                                     |    21|
|102   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_50                                                                                             |    21|
|103   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_48                                                                                                            |     7|
|104   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_49                                                                                                    |     7|
|105   |  grp_generic_sincos_11_6_s_fu_275                        |generic_sincos_11_6_s_9                                                                                                                          |   869|
|106   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_41                                                                                                                  |   754|
|107   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_42                                                                                                     |    21|
|108   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_45                                                                                             |    21|
|109   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_43                                                                                                            |     7|
|110   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_44                                                                                                    |     7|
|111   |  grp_generic_sincos_11_6_s_fu_280                        |generic_sincos_11_6_s_10                                                                                                                         |   741|
|112   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_36                                                                                                                  |   621|
|113   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_37                                                                                                     |    28|
|114   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_40                                                                                             |    28|
|115   |        p                                                 |\grp_generic_sincos_11_6_s_fu_265/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3/myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U/p_funnel__5   |     8|
|116   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_38                                                                                                            |    14|
|117   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_39                                                                                                    |    14|
|118   |        p_cvt                                             |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__6             |     8|
|119   |  grp_generic_sincos_11_6_s_fu_285                        |generic_sincos_11_6_s_11                                                                                                                         |   851|
|120   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_31                                                                                                                  |   755|
|121   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_32                                                                                                     |    21|
|122   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_35                                                                                             |    21|
|123   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_33                                                                                                            |     7|
|124   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_34                                                                                                    |     7|
|125   |  grp_generic_sincos_11_6_s_fu_290                        |generic_sincos_11_6_s_12                                                                                                                         |   927|
|126   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_26                                                                                                                  |   754|
|127   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_27                                                                                                     |    21|
|128   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_30                                                                                             |    21|
|129   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_28                                                                                                            |     7|
|130   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_29                                                                                                    |     7|
|131   |  grp_generic_sincos_11_6_s_fu_295                        |generic_sincos_11_6_s_13                                                                                                                         |   875|
|132   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_21                                                                                                                  |   754|
|133   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_22                                                                                                     |    21|
|134   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_25                                                                                             |    21|
|135   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_23                                                                                                            |     7|
|136   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_24                                                                                                    |     7|
|137   |  grp_generic_sincos_11_6_s_fu_300                        |generic_sincos_11_6_s_14                                                                                                                         |   911|
|138   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s_16                                                                                                                  |   755|
|139   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_17                                                                                                     |    21|
|140   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_20                                                                                             |    21|
|141   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0_18                                                                                                            |     7|
|142   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_19                                                                                                    |     7|
|143   |  grp_generic_sincos_11_6_s_fu_305                        |generic_sincos_11_6_s_15                                                                                                                         |   911|
|144   |    grp_cordic_circ_apfixed_13_3_0_s_fu_68                |cordic_circ_apfixed_13_3_0_s                                                                                                                     |   755|
|145   |    myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_U3          |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0                                                                                                        |    21|
|146   |      myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1_U |myproject_mac_mulsub_14ns_6ns_18ns_20_1_0_DSP48_1                                                                                                |    21|
|147   |    myproject_mul_mul_19ns_11ns_29_1_0_U2                 |myproject_mul_mul_19ns_11ns_29_1_0                                                                                                               |     7|
|148   |      myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U        |myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0                                                                                                       |     7|
|149   |  myproject_mac_muladd_13s_7s_20s_21_1_1_U27              |myproject_mac_muladd_13s_7s_20s_21_1_1                                                                                                           |    28|
|150   |    myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20_U     |myproject_mac_muladd_13s_7s_20s_21_1_1_DSP48_20                                                                                                  |    28|
|151   |      p                                                   |mul_ln700_3_fu_999_p2_funnel__3                                                                                                                  |     8|
|152   |  myproject_mac_muladd_18s_11s_21ns_21_1_1_U14            |myproject_mac_muladd_18s_11s_21ns_21_1_1                                                                                                         |     1|
|153   |    myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9_U    |myproject_mac_muladd_18s_11s_21ns_21_1_1_DSP48_9                                                                                                 |     1|
|154   |  myproject_mac_muladd_6ns_11s_16s_16_1_1_U9              |myproject_mac_muladd_6ns_11s_16s_16_1_1                                                                                                          |    18|
|155   |    myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U     |myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4                                                                                                  |    18|
|156   |      p                                                   |\myproject_mac_muladd_6ns_11s_16s_16_1_1_U9/myproject_mac_muladd_6ns_11s_16s_16_1_1_DSP48_4_U/p_funnel                                           |     8|
|157   |  myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11            |myproject_mac_muladd_8ns_11s_11ns_16_1_1                                                                                                         |     8|
|158   |    myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U    |myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6                                                                                                 |     8|
|159   |      p                                                   |\myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p_funnel                                        |     8|
|160   |  myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13             |myproject_mac_muladd_8ns_11s_9ns_16_1_1                                                                                                          |    18|
|161   |    myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8_U     |myproject_mac_muladd_8ns_11s_9ns_16_1_1_DSP48_8                                                                                                  |    18|
|162   |      p                                                   |\myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11/myproject_mac_muladd_8ns_11s_11ns_16_1_1_DSP48_6_U/p_funnel__3                                     |     8|
|163   |  myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8             |myproject_mac_muladd_9ns_11s_16ns_16_1_1                                                                                                         |    20|
|164   |    myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3_U    |myproject_mac_muladd_9ns_11s_16ns_16_1_1_DSP48_3                                                                                                 |    20|
|165   |      p                                                   |r_V_23_reg_1676_reg_funnel__1                                                                                                                    |     8|
|166   |  myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10            |myproject_mac_mulsub_13s_13s_16ns_16_1_1                                                                                                         |    35|
|167   |    myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U    |myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5                                                                                                 |    35|
|168   |      p                                                   |\myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10/myproject_mac_mulsub_13s_13s_16ns_16_1_1_DSP48_5_U/p_funnel                                        |     8|
|169   |  myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24            |myproject_mac_mulsub_22s_18s_31ns_31_1_1                                                                                                         |    43|
|170   |    myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U   |myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17                                                                                                |    43|
|171   |      p                                                   |\myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24/myproject_mac_mulsub_22s_18s_31ns_31_1_1_DSP48_17_U/p_funnel                                       |     8|
|172   |  myproject_mul_mul_11s_11s_22_1_1_U15                    |myproject_mul_mul_11s_11s_22_1_1                                                                                                                 |     8|
|173   |    myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U           |myproject_mul_mul_11s_11s_22_1_1_DSP48_10                                                                                                        |     8|
|174   |      p_cvt                                               |\myproject_mul_mul_11s_11s_22_1_1_U15/myproject_mul_mul_11s_11s_22_1_1_DSP48_10_U/p_cvt_funnel                                                   |     8|
|175   |  myproject_mul_mul_16s_14s_30_1_1_U26                    |myproject_mul_mul_16s_14s_30_1_1                                                                                                                 |   111|
|176   |    myproject_mul_mul_16s_14s_30_1_1_DSP48_19_U           |myproject_mul_mul_16s_14s_30_1_1_DSP48_19                                                                                                        |   111|
|177   |      p_cvt                                               |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__3             |     8|
|178   |  myproject_mul_mul_18s_14s_32_1_1_U23                    |myproject_mul_mul_18s_14s_32_1_1                                                                                                                 |    21|
|179   |    myproject_mul_mul_18s_14s_32_1_1_DSP48_16_U           |myproject_mul_mul_18s_14s_32_1_1_DSP48_16                                                                                                        |    21|
|180   |      p_cvt                                               |\grp_generic_sincos_11_6_s_fu_240/myproject_mul_mul_19ns_11ns_29_1_0_U2/myproject_mul_mul_19ns_11ns_29_1_0_DSP48_0_U/p_cvt_funnel__8             |     8|
|181   |  myproject_mul_mul_21s_14s_35_1_1_U25                    |myproject_mul_mul_21s_14s_35_1_1                                                                                                                 |    67|
|182   |    myproject_mul_mul_21s_14s_35_1_1_DSP48_18_U           |myproject_mul_mul_21s_14s_35_1_1_DSP48_18                                                                                                        |    67|
|183   |      p_cvt                                               |mul_ln700_2_fu_877_p2_funnel__2                                                                                                                  |     8|
+------+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36353 ; free virtual = 82279
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2832.512 ; gain = 690.027 ; free physical = 36355 ; free virtual = 82281
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 2832.516 ; gain = 690.027 ; free physical = 36375 ; free virtual = 82301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2843.480 ; gain = 0.000 ; free physical = 36418 ; free virtual = 82344
INFO: [Netlist 29-17] Analyzing 1307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.539 ; gain = 0.000 ; free physical = 36310 ; free virtual = 82236
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 72 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 70 instances

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:35 . Memory (MB): peak = 2993.539 ; gain = 859.312 ; free physical = 36458 ; free virtual = 82384
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 15:27:45 2023...
