# Verilog Chronograph Design & SystemVerilog UART Verigication

## Design Environment
* Tool : VIVADO

   <img src="https://github.com/minji1025/chronograph_Design_UART_Verification/assets/163821451/0d6333af-8124-42e6-a66e-8146f47bec12" width="40%" height="40%">

* Board : Basys3

   <img src="https://github.com/minji1025/chronograph_Design_UART_Verification/assets/163821451/f87ef055-0e4e-4376-9a0c-5371b63081b8" width="40%" height="40%">

* Software : ComportMaster

  <img src="https://github.com/minji1025/chronograph_Design_UART_Verification/assets/163821451/caae4788-f578-44c2-9022-dee95a2f4fa0" width="40%" height="40%">

## Project goal
![image](https://github.com/minji1025/chronograph_Design_UART_Verification/assets/163821451/4fa0f814-c778-419d-aba8-15da03e733d8)

## 동작 영상
https://github.com/minji1025/chronograph_Design_UART_Verification/tree/Video
  
## Code
* Chronograph Desgin : https://github.com/minji1025/chronograph_Design_UART_Verification/tree/master
* RX Verification : https://github.com/minji1025/chronograph_Design_UART_Verification/tree/RX
* TX Verification : https://github.com/minji1025/chronograph_Design_UART_Verification/tree/TX

