{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718923341301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718923341303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 15:42:20 2024 " "Processing started: Thu Jun 20 15:42:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718923341303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923341303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off poker -c poker " "Command: quartus_map --read_settings_files=on --write_settings_files=off poker -c poker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923341303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718923342330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718923342331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923357993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923357993 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "player_bank.sv(21) " "Verilog HDL information at player_bank.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "player_bank.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_bank.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718923358001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_bank " "Found entity 1: player_bank" {  } { { "player_bank.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_bank.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923358002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923358002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card_state " "Found entity 1: card_state" {  } { { "player_state.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_state.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923358004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923358004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_sorter.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_sorter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card_sorter " "Found entity 1: card_sorter" {  } { { "player_sorter.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_sorter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923358007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923358007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_logic " "Found entity 1: player_logic" {  } { { "player_logic.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923358010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923358010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_logic_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_logic_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_logic_out " "Found entity 1: player_logic_out" {  } { { "player_logic_out.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_logic_out.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923358013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923358013 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 player_control.sv(88) " "Verilog HDL Expression warning at player_control.sv(88): truncated literal to match 3 bits" {  } { { "player_control.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_control.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1718923358015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 player_control.sv(90) " "Verilog HDL Expression warning at player_control.sv(90): truncated literal to match 3 bits" {  } { { "player_control.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_control.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1718923358015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_control " "Found entity 1: player_control" {  } { { "player_control.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923358016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923358016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_top " "Found entity 1: player_top" {  } { { "player_top.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718923358019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923358019 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "one_pair_1 player_logic.sv(64) " "Verilog HDL Implicit Net warning at player_logic.sv(64): created implicit net for \"one_pair_1\"" {  } { { "player_logic.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_logic.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923358020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "one_pair_2 player_logic.sv(65) " "Verilog HDL Implicit Net warning at player_logic.sv(65): created implicit net for \"one_pair_2\"" {  } { { "player_logic.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_logic.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923358020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "one_pair_3 player_logic.sv(66) " "Verilog HDL Implicit Net warning at player_logic.sv(66): created implicit net for \"one_pair_3\"" {  } { { "player_logic.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_logic.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923358020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "one_pair_4 player_logic.sv(67) " "Verilog HDL Implicit Net warning at player_logic.sv(67): created implicit net for \"one_pair_4\"" {  } { { "player_logic.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_logic.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923358020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_chip player_control.sv(82) " "Verilog HDL Implicit Net warning at player_control.sv(82): created implicit net for \"sel_chip\"" {  } { { "player_control.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_control.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923358020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "chip_avail player_control.sv(88) " "Verilog HDL Implicit Net warning at player_control.sv(88): created implicit net for \"chip_avail\"" {  } { { "player_control.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_control.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923358020 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "total_swap0 player_top.sv(156) " "Verilog HDL Implicit Net warning at player_top.sv(156): created implicit net for \"total_swap0\"" {  } { { "player_top.sv" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/player_top.sv" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923358021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718923358132 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_nano_soc_baseline.v(140) " "Output port \"LED\" at de0_nano_soc_baseline.v(140) has no driver" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718923358167 "|de0_nano_soc_baseline"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718923359019 "|de0_nano_soc_baseline|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718923359019 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hp foilo 9480m/Documents/db/output_files/poker.map.smsg " "Generated suppressed messages file C:/Users/Hp foilo 9480m/Documents/db/output_files/poker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923359197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718923359527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718923359527 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK_50 " "No output dependent on input pin \"FPGA_CLK_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|FPGA_CLK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Hp foilo 9480m/Documents/db/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718923359710 "|de0_nano_soc_baseline|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718923359710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718923359712 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718923359712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718923359712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718923359757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 15:42:39 2024 " "Processing ended: Thu Jun 20 15:42:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718923359757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718923359757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718923359757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718923359757 ""}
