Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb  3 19:22:36 2020
| Host         : muon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file R4_hello_top_timing_summary_routed.rpt -pb R4_hello_top_timing_summary_routed.pb -rpx R4_hello_top_timing_summary_routed.rpx -warn_on_violation
| Design       : R4_hello_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 160 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.306        0.000                      0                  720        0.095        0.000                      0                  720        3.000        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10mhz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10mhz    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10mhz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10mhz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_10mhz         77.306        0.000                      0                  720        0.244        0.000                      0                  720       48.750        0.000                       0                   162  
  clkfbout_clk_10mhz                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_10mhz_1       77.315        0.000                      0                  720        0.244        0.000                      0                  720       48.750        0.000                       0                   162  
  clkfbout_clk_10mhz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_10mhz_1  clk_out1_clk_10mhz         77.306        0.000                      0                  720        0.095        0.000                      0                  720  
clk_out1_clk_10mhz    clk_out1_clk_10mhz_1       77.306        0.000                      0                  720        0.095        0.000                      0                  720  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz
  To Clock:  clk_out1_clk_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       77.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.306ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.589ns  (logic 5.641ns (24.972%)  route 16.948ns (75.028%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.632    _cpu/alu_n_44
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                 77.306    

Slack (MET) :             77.327ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.568ns  (logic 5.620ns (24.903%)  route 16.948ns (75.097%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.611 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.611    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 77.327    

Slack (MET) :             77.401ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.494ns  (logic 5.546ns (24.656%)  route 16.948ns (75.344%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.537 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.537    _cpu/alu_n_43
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.537    
  -------------------------------------------------------------------
                         slack                                 77.401    

Slack (MET) :             77.417ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.478ns  (logic 5.530ns (24.602%)  route 16.948ns (75.398%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.521 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.521    _cpu/alu_n_45
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                 77.417    

Slack (MET) :             77.419ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.475ns  (logic 5.527ns (24.592%)  route 16.948ns (75.408%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.518 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.518    _cpu/alu_n_48
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.518    
  -------------------------------------------------------------------
                         slack                                 77.419    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.454ns  (logic 5.506ns (24.521%)  route 16.948ns (75.479%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.497 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.497    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.514ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 5.432ns (24.272%)  route 16.948ns (75.728%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.423 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.423    _cpu/alu_n_47
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 77.514    

Slack (MET) :             77.530ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.364ns  (logic 5.416ns (24.218%)  route 16.948ns (75.782%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.407 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.407    _cpu/alu_n_49
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 77.530    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.361ns  (logic 5.413ns (24.207%)  route 16.948ns (75.793%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.404 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.404    _cpu/alu_n_52
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.149    98.873    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.935    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.552ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.340ns  (logic 5.392ns (24.136%)  route 16.948ns (75.864%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.383 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.383    _cpu/alu_n_50
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.149    98.873    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.935    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -21.383    
  -------------------------------------------------------------------
                         slack                                 77.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.030%)  route 0.422ns (74.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _ram/clk_out1
    SLICE_X11Y29         FDRE                                         r  _ram/mem_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _ram/mem_reg[0][11]/Q
                         net (fo=1, routed)           0.422    -0.061    peek[11]
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.822    -0.868    cpu_clk
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.059    -0.305    led_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.988%)  route 0.230ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X1Y28          FDRE                                         r  _ram/mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][2]/Q
                         net (fo=1, routed)           0.230    -0.225    peek[2]
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.836    cpu_clk
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.070    -0.491    led_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.391%)  route 0.257ns (64.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X4Y30          FDRE                                         r  _ram/mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][1]/Q
                         net (fo=1, routed)           0.257    -0.198    peek[1]
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.860    -0.830    cpu_clk
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/C
                         clock pessimism              0.274    -0.555    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.070    -0.485    led_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.406%)  route 0.179ns (41.594%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[17]/Q
                         net (fo=5, routed)           0.179    -0.304    _cpu/alu/instrAddr[17]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  _cpu/alu/pc[19]_i_5/O
                         net (fo=1, routed)           0.000    -0.259    _cpu/alu/pc[19]_i_5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.194 r  _cpu/alu/pc_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_56
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.518    _cpu/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.560    -0.621    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  _cpu/pc_reg[27]/Q
                         net (fo=5, routed)           0.181    -0.299    _cpu/alu/instrAddr[27]
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  _cpu/alu/pc[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    _cpu/alu/pc[27]_i_2_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.191 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.828    -0.862    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.516    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[7]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[7]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[7]_i_3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_66
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.823    -0.867    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105    -0.520    _cpu/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _cpu/pc_reg[15]/Q
                         net (fo=5, routed)           0.181    -0.302    _cpu/alu/instrAddr[15]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  _cpu/alu/pc[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    _cpu/alu/pc[15]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.194 r  _cpu/alu/pc_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_58
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.825    -0.865    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105    -0.519    _cpu/pc_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[19]/Q
                         net (fo=5, routed)           0.181    -0.301    _cpu/alu/instrAddr[19]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  _cpu/alu/pc[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    _cpu/alu/pc[19]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.193 r  _cpu/alu/pc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    _cpu/alu_n_54
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.518    _cpu/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[11]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[11]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_62
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.824    -0.866    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105    -0.520    _cpu/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.561    -0.620    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  _cpu/pc_reg[31]/Q
                         net (fo=4, routed)           0.181    -0.298    _cpu/alu/instrAddr[31]
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  _cpu/alu/pc[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.253    _cpu/alu/pc[31]_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.190 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.829    -0.861    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.515    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10mhz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y26      _cpu/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y28      _cpu/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y28      _cpu/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y30      _cpu/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y28      _cpu/rf/registers_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y28      _cpu/rf/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y31      _cpu/rf/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10mhz
  To Clock:  clkfbout_clk_10mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz_1
  To Clock:  clk_out1_clk_10mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       77.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.315ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.589ns  (logic 5.641ns (24.972%)  route 16.948ns (75.028%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.632    _cpu/alu_n_44
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.140    98.886    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.948    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         98.948    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                 77.315    

Slack (MET) :             77.336ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.568ns  (logic 5.620ns (24.903%)  route 16.948ns (75.097%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.611 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.611    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.140    98.886    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.948    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         98.948    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 77.336    

Slack (MET) :             77.410ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.494ns  (logic 5.546ns (24.656%)  route 16.948ns (75.344%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.537 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.537    _cpu/alu_n_43
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.140    98.886    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.948    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         98.948    
                         arrival time                         -21.537    
  -------------------------------------------------------------------
                         slack                                 77.410    

Slack (MET) :             77.426ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.478ns  (logic 5.530ns (24.602%)  route 16.948ns (75.398%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.521 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.521    _cpu/alu_n_45
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.140    98.886    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.948    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         98.948    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                 77.426    

Slack (MET) :             77.428ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.475ns  (logic 5.527ns (24.592%)  route 16.948ns (75.408%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.518 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.518    _cpu/alu_n_48
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.140    98.885    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.947    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         98.947    
                         arrival time                         -21.518    
  -------------------------------------------------------------------
                         slack                                 77.428    

Slack (MET) :             77.449ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.454ns  (logic 5.506ns (24.521%)  route 16.948ns (75.479%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.497 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.497    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.140    98.885    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.947    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         98.947    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 77.449    

Slack (MET) :             77.523ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 5.432ns (24.272%)  route 16.948ns (75.728%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.423 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.423    _cpu/alu_n_47
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.140    98.885    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.947    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         98.947    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 77.523    

Slack (MET) :             77.539ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.364ns  (logic 5.416ns (24.218%)  route 16.948ns (75.782%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.407 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.407    _cpu/alu_n_49
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.140    98.885    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.947    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         98.947    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 77.539    

Slack (MET) :             77.540ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.361ns  (logic 5.413ns (24.207%)  route 16.948ns (75.793%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.404 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.404    _cpu/alu_n_52
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.140    98.883    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.945    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 77.540    

Slack (MET) :             77.561ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.340ns  (logic 5.392ns (24.136%)  route 16.948ns (75.864%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.383 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.383    _cpu/alu_n_50
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.140    98.883    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.945    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -21.383    
  -------------------------------------------------------------------
                         slack                                 77.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.030%)  route 0.422ns (74.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _ram/clk_out1
    SLICE_X11Y29         FDRE                                         r  _ram/mem_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _ram/mem_reg[0][11]/Q
                         net (fo=1, routed)           0.422    -0.061    peek[11]
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.822    -0.868    cpu_clk
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.059    -0.305    led_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.988%)  route 0.230ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X1Y28          FDRE                                         r  _ram/mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][2]/Q
                         net (fo=1, routed)           0.230    -0.225    peek[2]
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.836    cpu_clk
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.070    -0.491    led_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.391%)  route 0.257ns (64.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X4Y30          FDRE                                         r  _ram/mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][1]/Q
                         net (fo=1, routed)           0.257    -0.198    peek[1]
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.860    -0.830    cpu_clk
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/C
                         clock pessimism              0.274    -0.555    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.070    -0.485    led_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.406%)  route 0.179ns (41.594%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[17]/Q
                         net (fo=5, routed)           0.179    -0.304    _cpu/alu/instrAddr[17]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  _cpu/alu/pc[19]_i_5/O
                         net (fo=1, routed)           0.000    -0.259    _cpu/alu/pc[19]_i_5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.194 r  _cpu/alu/pc_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_56
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.518    _cpu/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.560    -0.621    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  _cpu/pc_reg[27]/Q
                         net (fo=5, routed)           0.181    -0.299    _cpu/alu/instrAddr[27]
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  _cpu/alu/pc[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    _cpu/alu/pc[27]_i_2_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.191 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.828    -0.862    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.516    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[7]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[7]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[7]_i_3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_66
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.823    -0.867    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105    -0.520    _cpu/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _cpu/pc_reg[15]/Q
                         net (fo=5, routed)           0.181    -0.302    _cpu/alu/instrAddr[15]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  _cpu/alu/pc[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    _cpu/alu/pc[15]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.194 r  _cpu/alu/pc_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_58
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.825    -0.865    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
                         clock pessimism              0.240    -0.624    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105    -0.519    _cpu/pc_reg[15]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[19]/Q
                         net (fo=5, routed)           0.181    -0.301    _cpu/alu/instrAddr[19]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  _cpu/alu/pc[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    _cpu/alu/pc[19]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.193 r  _cpu/alu/pc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    _cpu/alu_n_54
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
                         clock pessimism              0.240    -0.623    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.518    _cpu/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[11]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[11]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_62
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.824    -0.866    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
                         clock pessimism              0.240    -0.625    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105    -0.520    _cpu/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.561    -0.620    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  _cpu/pc_reg[31]/Q
                         net (fo=4, routed)           0.181    -0.298    _cpu/alu/instrAddr[31]
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  _cpu/alu/pc[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.253    _cpu/alu/pc[31]_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.190 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.829    -0.861    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.240    -0.620    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.515    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10mhz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y26      _cpu/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y28      _cpu/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y28      _cpu/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y29      _cpu/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X9Y30      _cpu/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y27      _cpu/rf/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y28      _cpu/rf/registers_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y28      _cpu/rf/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X2Y31      _cpu/rf/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y28      _cpu/rf/registers_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y33      _cpu/rf/registers_reg_r1_0_31_30_31/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10mhz_1
  To Clock:  clkfbout_clk_10mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10mhz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz_1
  To Clock:  clk_out1_clk_10mhz

Setup :            0  Failing Endpoints,  Worst Slack       77.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.306ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.589ns  (logic 5.641ns (24.972%)  route 16.948ns (75.028%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.632    _cpu/alu_n_44
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                 77.306    

Slack (MET) :             77.327ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.568ns  (logic 5.620ns (24.903%)  route 16.948ns (75.097%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.611 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.611    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 77.327    

Slack (MET) :             77.401ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.494ns  (logic 5.546ns (24.656%)  route 16.948ns (75.344%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.537 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.537    _cpu/alu_n_43
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.537    
  -------------------------------------------------------------------
                         slack                                 77.401    

Slack (MET) :             77.417ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.478ns  (logic 5.530ns (24.602%)  route 16.948ns (75.398%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.521 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.521    _cpu/alu_n_45
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                 77.417    

Slack (MET) :             77.419ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.475ns  (logic 5.527ns (24.592%)  route 16.948ns (75.408%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.518 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.518    _cpu/alu_n_48
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.518    
  -------------------------------------------------------------------
                         slack                                 77.419    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.454ns  (logic 5.506ns (24.521%)  route 16.948ns (75.479%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.497 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.497    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.514ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 5.432ns (24.272%)  route 16.948ns (75.728%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.423 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.423    _cpu/alu_n_47
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 77.514    

Slack (MET) :             77.530ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.364ns  (logic 5.416ns (24.218%)  route 16.948ns (75.782%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.407 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.407    _cpu/alu_n_49
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 77.530    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.361ns  (logic 5.413ns (24.207%)  route 16.948ns (75.793%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.404 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.404    _cpu/alu_n_52
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.149    98.873    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.935    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.552ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz rise@100.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        22.340ns  (logic 5.392ns (24.136%)  route 16.948ns (75.864%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.383 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.383    _cpu/alu_n_50
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.149    98.873    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.935    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -21.383    
  -------------------------------------------------------------------
                         slack                                 77.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.030%)  route 0.422ns (74.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _ram/clk_out1
    SLICE_X11Y29         FDRE                                         r  _ram/mem_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _ram/mem_reg[0][11]/Q
                         net (fo=1, routed)           0.422    -0.061    peek[11]
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.822    -0.868    cpu_clk
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/C
                         clock pessimism              0.503    -0.364    
                         clock uncertainty            0.149    -0.215    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.059    -0.156    led_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.988%)  route 0.230ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X1Y28          FDRE                                         r  _ram/mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][2]/Q
                         net (fo=1, routed)           0.230    -0.225    peek[2]
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.836    cpu_clk
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.070    -0.342    led_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.391%)  route 0.257ns (64.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X4Y30          FDRE                                         r  _ram/mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][1]/Q
                         net (fo=1, routed)           0.257    -0.198    peek[1]
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.860    -0.830    cpu_clk
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/C
                         clock pessimism              0.274    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.070    -0.336    led_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.406%)  route 0.179ns (41.594%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[17]/Q
                         net (fo=5, routed)           0.179    -0.304    _cpu/alu/instrAddr[17]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  _cpu/alu/pc[19]_i_5/O
                         net (fo=1, routed)           0.000    -0.259    _cpu/alu/pc[19]_i_5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.194 r  _cpu/alu/pc_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_56
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.369    _cpu/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.560    -0.621    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  _cpu/pc_reg[27]/Q
                         net (fo=5, routed)           0.181    -0.299    _cpu/alu/instrAddr[27]
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  _cpu/alu/pc[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    _cpu/alu/pc[27]_i_2_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.191 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.828    -0.862    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.149    -0.472    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.367    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[7]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[7]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[7]_i_3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_66
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.823    -0.867    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.149    -0.476    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105    -0.371    _cpu/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _cpu/pc_reg[15]/Q
                         net (fo=5, routed)           0.181    -0.302    _cpu/alu/instrAddr[15]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  _cpu/alu/pc[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    _cpu/alu/pc[15]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.194 r  _cpu/alu/pc_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_58
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.825    -0.865    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105    -0.370    _cpu/pc_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[19]/Q
                         net (fo=5, routed)           0.181    -0.301    _cpu/alu/instrAddr[19]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  _cpu/alu/pc[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    _cpu/alu/pc[19]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.193 r  _cpu/alu/pc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    _cpu/alu_n_54
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.369    _cpu/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[11]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[11]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_62
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.824    -0.866    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.149    -0.476    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105    -0.371    _cpu/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz rise@0.000ns - clk_out1_clk_10mhz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.561    -0.620    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  _cpu/pc_reg[31]/Q
                         net (fo=4, routed)           0.181    -0.298    _cpu/alu/instrAddr[31]
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  _cpu/alu/pc[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.253    _cpu/alu/pc[31]_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.190 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.829    -0.861    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.149    -0.471    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.366    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10mhz
  To Clock:  clk_out1_clk_10mhz_1

Setup :            0  Failing Endpoints,  Worst Slack       77.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.306ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.589ns  (logic 5.641ns (24.972%)  route 16.948ns (75.028%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  _cpu/alu/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.632    _cpu/alu_n_44
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[29]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                 77.306    

Slack (MET) :             77.327ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.568ns  (logic 5.620ns (24.903%)  route 16.948ns (75.097%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.611 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.611    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 77.327    

Slack (MET) :             77.401ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.494ns  (logic 5.546ns (24.656%)  route 16.948ns (75.344%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.537 r  _cpu/alu/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.537    _cpu/alu_n_43
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[30]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.537    
  -------------------------------------------------------------------
                         slack                                 77.401    

Slack (MET) :             77.417ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.478ns  (logic 5.530ns (24.602%)  route 16.948ns (75.398%))
  Logic Levels:           30  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.298 r  _cpu/alu/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.298    _cpu/alu/pc_reg[27]_i_1_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.521 r  _cpu/alu/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.521    _cpu/alu_n_45
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.443    98.448    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[28]/C
                         clock pessimism              0.578    99.025    
                         clock uncertainty           -0.149    98.876    
    SLICE_X9Y33          FDRE (Setup_fdre_C_D)        0.062    98.938    _cpu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         98.938    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                 77.417    

Slack (MET) :             77.419ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.475ns  (logic 5.527ns (24.592%)  route 16.948ns (75.408%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.518 r  _cpu/alu/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.518    _cpu/alu_n_48
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[25]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.518    
  -------------------------------------------------------------------
                         slack                                 77.419    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.454ns  (logic 5.506ns (24.521%)  route 16.948ns (75.479%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.497 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.497    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.514ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.380ns  (logic 5.432ns (24.272%)  route 16.948ns (75.728%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.423 r  _cpu/alu/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.423    _cpu/alu_n_47
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[26]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 77.514    

Slack (MET) :             77.530ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.364ns  (logic 5.416ns (24.218%)  route 16.948ns (75.782%))
  Logic Levels:           29  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.184 r  _cpu/alu/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.184    _cpu/alu/pc_reg[23]_i_1_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.407 r  _cpu/alu/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.407    _cpu/alu_n_49
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    98.447    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[24]/C
                         clock pessimism              0.578    99.024    
                         clock uncertainty           -0.149    98.875    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.062    98.937    _cpu/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         98.937    
                         arrival time                         -21.407    
  -------------------------------------------------------------------
                         slack                                 77.530    

Slack (MET) :             77.531ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.361ns  (logic 5.413ns (24.207%)  route 16.948ns (75.793%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.404 r  _cpu/alu/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.404    _cpu/alu_n_52
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[21]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.149    98.873    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.935    _cpu/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -21.404    
  -------------------------------------------------------------------
                         slack                                 77.531    

Slack (MET) :             77.552ns  (required time - arrival time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10mhz_1 rise@100.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        22.340ns  (logic 5.392ns (24.136%)  route 16.948ns (75.864%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.555    -0.957    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.501 f  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           1.147     0.646    _cpu/rf/instrAddr[11]
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.124     0.770 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.573     1.343    _cpu/rf/registers_reg_r1_0_31_0_5_i_36_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124     1.467 f  _cpu/rf/registers_reg_r1_0_31_0_5_i_33/O
                         net (fo=1, routed)           0.780     2.247    _cpu/rf/registers_reg_r1_0_31_0_5_i_33_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.371 r  _cpu/rf/registers_reg_r1_0_31_0_5_i_26/O
                         net (fo=19, routed)          0.868     3.239    _cpu/rf/pc_reg[7]
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.363 r  _cpu/rf/registers_reg_r2_0_31_0_5_i_4/O
                         net (fo=38, routed)          2.566     5.929    _cpu/alu/instr[1]
    SLICE_X11Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.053 f  _cpu/alu/mem[0][15]_i_5/O
                         net (fo=46, routed)          2.175     8.228    _cpu/rf/mem_reg[0][0]
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.124     8.352 r  _cpu/rf/result0_carry_i_14/O
                         net (fo=4, routed)           1.584     9.936    _cpu/rf/aluIn2Sel[1]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.124    10.060 r  _cpu/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    _cpu/alu/S[1]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.610 r  _cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.610    _cpu/alu/result0_carry_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.724 r  _cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.724    _cpu/alu/result0_carry__0_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.838 r  _cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.838    _cpu/alu/result0_carry__1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.952 r  _cpu/alu/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.952    _cpu/alu/result0_carry__2_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.066 r  _cpu/alu/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.066    _cpu/alu/result0_carry__3_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.180 r  _cpu/alu/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.180    _cpu/alu/result0_carry__4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.294 r  _cpu/alu/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _cpu/alu/result0_carry__5_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.533 f  _cpu/alu/result0_carry__6/O[2]
                         net (fo=1, routed)           1.005    12.538    _cpu/alu/data0[30]
    SLICE_X4Y34          LUT4 (Prop_lut4_I3_O)        0.302    12.840 f  _cpu/alu/registers_reg_r1_0_31_30_31_i_4/O
                         net (fo=3, routed)           1.348    14.188    _cpu/alu/dataAddr[30]
    SLICE_X11Y32         LUT3 (Prop_lut3_I2_O)        0.152    14.340 f  _cpu/alu/pc[31]_i_16/O
                         net (fo=1, routed)           0.816    15.155    _cpu/alu/pc[31]_i_16_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.326    15.481 f  _cpu/alu/pc[31]_i_12/O
                         net (fo=1, routed)           0.798    16.280    _cpu/alu/pc[31]_i_12_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I0_O)        0.124    16.404 f  _cpu/alu/pc[31]_i_9/O
                         net (fo=1, routed)           0.446    16.850    _cpu/alu/pc[31]_i_9_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.124    16.974 f  _cpu/alu/pc[31]_i_7/O
                         net (fo=39, routed)          2.029    19.003    _cpu/alu/pc[31]_i_7_n_0
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.124    19.127 r  _cpu/alu/pc[3]_i_4/O
                         net (fo=2, routed)           0.813    19.940    _cpu/alu/pc[3]_i_4_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    20.064 r  _cpu/alu/pc[3]_i_8/O
                         net (fo=1, routed)           0.000    20.064    _cpu/alu/pc[3]_i_8_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.614 r  _cpu/alu/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.614    _cpu/alu/pc_reg[3]_i_1_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.728 r  _cpu/alu/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.728    _cpu/alu/pc_reg[7]_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.842 r  _cpu/alu/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.842    _cpu/alu/pc_reg[11]_i_1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.956 r  _cpu/alu/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.956    _cpu/alu/pc_reg[15]_i_1_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.070 r  _cpu/alu/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.070    _cpu/alu/pc_reg[19]_i_1_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.383 r  _cpu/alu/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.383    _cpu/alu_n_50
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         1.440    98.445    _cpu/clk_out1
    SLICE_X9Y31          FDRE                                         r  _cpu/pc_reg[23]/C
                         clock pessimism              0.578    99.022    
                         clock uncertainty           -0.149    98.873    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.062    98.935    _cpu/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -21.383    
  -------------------------------------------------------------------
                         slack                                 77.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.030%)  route 0.422ns (74.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _ram/clk_out1
    SLICE_X11Y29         FDRE                                         r  _ram/mem_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _ram/mem_reg[0][11]/Q
                         net (fo=1, routed)           0.422    -0.061    peek[11]
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.822    -0.868    cpu_clk
    SLICE_X38Y30         FDRE                                         r  led_buffer_reg[11]/C
                         clock pessimism              0.503    -0.364    
                         clock uncertainty            0.149    -0.215    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.059    -0.156    led_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.988%)  route 0.230ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X1Y28          FDRE                                         r  _ram/mem_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][2]/Q
                         net (fo=1, routed)           0.230    -0.225    peek[2]
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.854    -0.836    cpu_clk
    SLICE_X0Y21          FDRE                                         r  led_buffer_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.149    -0.412    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.070    -0.342    led_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 _ram/mem_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.391%)  route 0.257ns (64.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.585    -0.596    _ram/clk_out1
    SLICE_X4Y30          FDRE                                         r  _ram/mem_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  _ram/mem_reg[0][1]/Q
                         net (fo=1, routed)           0.257    -0.198    peek[1]
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.860    -0.830    cpu_clk
    SLICE_X0Y34          FDRE                                         r  led_buffer_reg[1]/C
                         clock pessimism              0.274    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.070    -0.336    led_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.406%)  route 0.179ns (41.594%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[17]/Q
                         net (fo=5, routed)           0.179    -0.304    _cpu/alu/instrAddr[17]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  _cpu/alu/pc[19]_i_5/O
                         net (fo=1, routed)           0.000    -0.259    _cpu/alu/pc[19]_i_5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.194 r  _cpu/alu/pc_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_56
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[17]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.369    _cpu/pc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.560    -0.621    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  _cpu/pc_reg[27]/Q
                         net (fo=5, routed)           0.181    -0.299    _cpu/alu/instrAddr[27]
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  _cpu/alu/pc[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.254    _cpu/alu/pc[27]_i_2_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.191 r  _cpu/alu/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    _cpu/alu_n_46
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.828    -0.862    _cpu/clk_out1
    SLICE_X9Y32          FDRE                                         r  _cpu/pc_reg[27]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.149    -0.472    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.367    _cpu/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[7]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[7]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[7]_i_3_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_66
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.823    -0.867    _cpu/clk_out1
    SLICE_X9Y27          FDRE                                         r  _cpu/pc_reg[7]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.149    -0.476    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.105    -0.371    _cpu/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.557    -0.624    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  _cpu/pc_reg[15]/Q
                         net (fo=5, routed)           0.181    -0.302    _cpu/alu/instrAddr[15]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  _cpu/alu/pc[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    _cpu/alu/pc[15]_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.194 r  _cpu/alu/pc_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.194    _cpu/alu_n_58
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.825    -0.865    _cpu/clk_out1
    SLICE_X9Y29          FDRE                                         r  _cpu/pc_reg[15]/C
                         clock pessimism              0.240    -0.624    
                         clock uncertainty            0.149    -0.475    
    SLICE_X9Y29          FDRE (Hold_fdre_C_D)         0.105    -0.370    _cpu/pc_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.558    -0.623    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  _cpu/pc_reg[19]/Q
                         net (fo=5, routed)           0.181    -0.301    _cpu/alu/instrAddr[19]
    SLICE_X9Y30          LUT6 (Prop_lut6_I2_O)        0.045    -0.256 r  _cpu/alu/pc[19]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    _cpu/alu/pc[19]_i_3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.193 r  _cpu/alu/pc_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.193    _cpu/alu_n_54
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.826    -0.864    _cpu/clk_out1
    SLICE_X9Y30          FDRE                                         r  _cpu/pc_reg[19]/C
                         clock pessimism              0.240    -0.623    
                         clock uncertainty            0.149    -0.474    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105    -0.369    _cpu/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.556    -0.625    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  _cpu/pc_reg[11]/Q
                         net (fo=5, routed)           0.181    -0.303    _cpu/alu/instrAddr[11]
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  _cpu/alu/pc[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.258    _cpu/alu/pc[11]_i_2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.195 r  _cpu/alu/pc_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    _cpu/alu_n_62
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.824    -0.866    _cpu/clk_out1
    SLICE_X9Y28          FDRE                                         r  _cpu/pc_reg[11]/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.149    -0.476    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.105    -0.371    _cpu/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _cpu/pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            _cpu/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10mhz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10mhz_1 rise@0.000ns - clk_out1_clk_10mhz rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.561    -0.620    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  _cpu/pc_reg[31]/Q
                         net (fo=4, routed)           0.181    -0.298    _cpu/alu/instrAddr[31]
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  _cpu/alu/pc[31]_i_3/O
                         net (fo=1, routed)           0.000    -0.253    _cpu/alu/pc[31]_i_3_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.190 r  _cpu/alu/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.190    _cpu/alu_n_42
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_10mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_out1_clk_10mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=160, routed)         0.829    -0.861    _cpu/clk_out1
    SLICE_X9Y33          FDRE                                         r  _cpu/pc_reg[31]/C
                         clock pessimism              0.240    -0.620    
                         clock uncertainty            0.149    -0.471    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.366    _cpu/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.176    





