timestamp=1565640549853

[~A]
E:/GIT/my_projects/FPGA/Verilog/lights_ActiveHDL/lights/lights/lights/src/lights.v_lights_testbench.v=0*7263*9133
LastVerilogToplevel=testbench
ModifyID=4
Version=74
e:/GIT/my_projects/FPGA/Verilog/lights_ActiveHDL/lights/lights/lights/src/lights.v_lights_testbench.v=0*10512*12382

[$root]
A/$root=22|||1*22188
BinI32/$root=3*23228
SLP=3*23332
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92166a361c0da204f264644c8a0dc4008398

[lights]
A/lights=22|./../src/lights.v|1|1*22562
BinI32/lights=3*23400
R=./../src/lights.v|1
SLP=3*27490
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|b9302ee6e4ddcf7fae29b426ab9bae2e23ff83a775f0af89d8b77acd41ab4f43

[testbench]
A/testbench=22|./../src/lights_testbench.v|5|1*28087
BinI32/testbench=3*29930
R=./../src/lights_testbench.v|5
SLP=3*30623
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9c08cd30fe0f9550ac0d051aa32c9ba5030c5f4de3ffa3c97f58c5528f1d7913cfebc129854f4ab3a87b75fc42e58478

[~MFT]
0=5|0lights.mgf|12382|4968
1=6|1lights.mgf|28087|22188
3=12|3lights.mgf|30623|23228

[~U]
$root=12|0*9747|
lights=12|0*9929|
testbench=12|0*10338||0x10
