{
	"name": "teroshdl",
	"displayName": "terosHDL",
	"description": "VHDL and Verilog IDE.",
	"version": "0.0.1",
	"engines": {
		"vscode": "^1.45.0"
	},
	"categories": [
		"Other"
	],
	"activationEvents": [
		"onCommand:teroshdl.generate_template",
		"onCommand:teroshdl.format",
		"onCommand:teroshdl.documentation.module",
		"onLanguage:verilog",
		"onLanguage:systemverilog",
		"onLanguage:vhdl"
	],
	"main": "./out/extension.js",
	"contributes": {
		"configuration": {
			"title": "teroshdl",
			"properties": {


				"teroshdl.linter.vhdl.enable": {
					"description": "Enable VHDL linter",
					"type": "boolean",
					"default": true
				},
				"teroshdl.linter.vhdl.linter": {
					"description": "Select VHDL linter",
					"type": "string",
					"enum": [
						"GHDL",
						"ModelSim"
					],
					"default": "GHDL"
				},
				"teroshdl.linter.verilog.enable": {
					"description": "Enable verilog linter",
					"type": "boolean",
					"default": true
				},
				"teroshdl.linter.verilog.linter": {
					"description": "Select verilog linter",
					"type": "string",
					"enum": [
						"Icarus",
						"ModelSim",
						"Vivado",
						"Verilator"
					],
					"default": "Icarus"
				},


				
				"teroshdl.documenter.vhdl.symbol": {
					"description": "Comment symbol",
					"type": "string",
					"default": "!"
				},
				"teroshdl.documenter.verilog.symbol": {
					"description": "Comment symbol",
					"type": "string",
					"default": "!"
				},


				"teroshdl.formatting.verilog.on-save": {
					"description": "On save",
					"type": "boolean",
					"default": false
				},
				"teroshdl.formatting.verilog.style": {
					"description": "Predefined Styling options",
					"type": "string",
					"default": "ANSI",
					"enum": [
						"ANSI",
						"Kernighan&Ritchie",
						"gnu"
					]
				},

				"teroshdl.formatting.vhdl.on-save": {
					"description": "On save",
					"type": "boolean",
					"default": false
				},
				"teroshdl.formatting.vhdl.keyword-case": {
					"description": "Keyword case",
					"type": "string",
					"default": "LowerCase",
					"enum": [
						"LowerCase",
						"UpperCase"
					]
				},
				"teroshdl.formatting.vhdl.type-name-case": {
					"description": "Type name case",
					"type": "string",
					"default": "LowerCase",
					"enum": [
						"LowerCase",
						"UpperCase"
					]
				},
				"teroshdl.formatting.vhdl.remove-comments": {
					"description": "Remove comments",
					"type": "boolean",
					"default": false
				},
				"teroshdl.formatting.vhdl.remove-asserts": {
					"description": "Remove asserts",
					"type": "boolean",
					"default": false
				},
				"teroshdl.formatting.vhdl.indentation": {
					"description": "Indentation",
					"type": "string",
					"default": "  "
				},
				"teroshdl.formatting.vhdl.mode": {
					"description": "Align mode",
					"type": "string",
					"default": "local",
					"enum": [
						"local",
						"global"
					]
				},
				"teroshdl.formatting.vhdl.align-port": {
					"description": "Align signs in port",
					"type": "boolean",
					"default": true
				},
				"teroshdl.formatting.vhdl.align-generic": {
					"description": "Align signs in generic",
					"type": "boolean",
					"default": true,
					"enum": [
						true,
						false
					]
				},
				"teroshdl.formatting.vhdl.align-procedure": {
					"description": "Align signs in procedure",
					"type": "boolean",
					"default": true
				},
				"teroshdl.formatting.vhdl.align-function": {
					"description": "Align signs in function",
					"type": "boolean",
					"default": true
				}
			}
		},
		"menus": {
			"editor/title": [
				{
					"when": "resourceLangId == vhdl",
					"command": "teroshdl.generate_template",
					"group": "navigation"
				},
				{
					"when": "resourceLangId == vhdl || resourceLangId == verilog",
					"command": "teroshdl.format",
					"group": "navigation"
				},
				{
					"when": "resourceLangId == vhdl",
					"command": "teroshdl.documentation.module",
					"group": "navigation"
				}
			]
		},
		"commands": [
			{
				"command": "teroshdl.generate_template",
				"title": "Generate template",
				"icon": {
					"light": "resources/light/file-code.svg",
					"dark": "resources/dark/file-code.svg"
				}
			},
			{
				"command": "teroshdl.format",
				"title": "Format",
				"icon": {
					"light": "resources/light/check.svg",
					"dark": "resources/dark/check.svg"
				}
			},
			{
				"command": "teroshdl.documentation.module",
				"title": "Format",
				"icon": {
					"light": "resources/light/book.svg",
					"dark": "resources/dark/book.svg"
				}
			}
		],
		"languages": [
			{
				"id": "vhdl",
				"aliases": [
					"VHDL",
					"vhdl"
				],
				"extensions": [
					".vhd",
					".vho",
					"vhdl"
				]
			},
			{
				"id": "verilog",
				"aliases": [
					"Verilog",
					"verilog"
				],
				"extensions": [
					".v",
					".vh",
					".vl"
				]
			},
			{
				"id": "systemverilog",
				"aliases": [
					"System Verilog",
					"systemverilog"
				],
				"extensions": [
					".sv",
					".SV"
				]
			}
		]
	},
	"scripts": {
		"vscode:prepublish": "npm run compile",
		"compile": "tsc -p ./",
		"lint": "eslint src --ext ts",
		"watch": "tsc -watch -p ./",
		"pretest": "npm run compile && npm run lint",
		"test": "node ./out/test/runTest.js"
	},
	"dependencies": {
		"temp": "^0.9.0",
		"d3": "5.12.0",
		"d3-graphviz": "2.6.1",
		"jsteros": "file:/home/carlos/repo/vscode-colibri",
		"package01": "file:/home/carlos/repo/typescript-develop-multiple-modules-in-parallel-with-code-navigation/package01"
	},
	"devDependencies": {
		"@types/vscode": "^1.45.0",
		"@types/glob": "^7.1.1",
		"@types/mocha": "^7.0.2",
		"@types/node": "^13.11.0",
		"eslint": "^6.8.0",
		"@typescript-eslint/parser": "^2.30.0",
		"@typescript-eslint/eslint-plugin": "^2.30.0",
		"glob": "^7.1.6",
		"mocha": "^7.1.2",
		"typescript": "^3.8.3",
		"vscode-test": "^1.3.0"
	}
}
