

================================================================
== Vivado HLS Report for 'Random'
================================================================
* Date:           Sat Feb  9 21:39:20 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RandomGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.538|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    4|  8371203|    4|  8371203|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+
        |- read_A  |    2|  8371201|         2|          1|          1| 1 ~ 8371200 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp) | (tmp & tmp_last_V)
	2  / (tmp & !tmp_last_V)
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_a), !map !79"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_b), !map !83"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_c), !map !87"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_d), !map !91"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_e), !map !95"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %agg_result_f), !map !99"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !103"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !107"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !111"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %INPUT_STREAM_V_user_V), !map !115"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !119"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_V_id_V), !map !123"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_STREAM_V_dest_V), !map !127"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %temperature_V), !map !131"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temperature_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %temperature_V)"   --->   Operation 19 'read' 'temperature_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Random_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:26]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %agg_result_a, i32* %agg_result_b, i32* %agg_result_c, i32* %agg_result_d, i32* %agg_result_e, i32* %agg_result_f, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:26]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:28]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum_V_cast = zext i8 %temperature_V_read to i55" [RandomGenerator/main.cpp:39]   --->   Operation 24 'zext' 'sum_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [RandomGenerator/main.cpp:41]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_0 = phi i55 [ %sum_V_cast, %0 ], [ %sum_V, %3 ]"   --->   Operation 26 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i23 [ 0, %0 ], [ %in1Count, %3 ]"   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.44ns)   --->   "%tmp = icmp ult i23 %i, -17408" [RandomGenerator/main.cpp:41]   --->   Operation 28 'icmp' 'tmp' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.28ns)   --->   "%in1Count = add i23 %i, 1" [RandomGenerator/main.cpp:41]   --->   Operation 29 'add' 'in1Count' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_21 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i2* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [RandomGenerator/main.cpp:43]   --->   Operation 30 'read' 'empty_21' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_21, 0" [RandomGenerator/main.cpp:43]   --->   Operation 31 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_21, 4" [RandomGenerator/main.cpp:43]   --->   Operation 32 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i32 %tmp_data_V to i55" [RandomGenerator/main.cpp:45]   --->   Operation 33 'zext' 'tmp_2_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.28ns)   --->   "%sum_V = add i55 %p_0, %tmp_2_cast" [RandomGenerator/main.cpp:45]   --->   Operation 34 'add' 'sum_V' <Predicate = (tmp)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ undef, %0 ], [ %r_V_2, %3 ]"   --->   Operation 35 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%first_s = phi i32 [ undef, %0 ], [ %tmp_data_V, %3 ]"   --->   Operation 36 'phi' 'first_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8371200, i64 4185600)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br i1 %tmp, label %2, label %.loopexit" [RandomGenerator/main.cpp:41]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [RandomGenerator/main.cpp:41]   --->   Operation 39 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)" [RandomGenerator/main.cpp:41]   --->   Operation 40 'specregionbegin' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [RandomGenerator/main.cpp:42]   --->   Operation 41 'specpipeline' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i55 %sum_V to i56" [RandomGenerator/main.cpp:47]   --->   Operation 42 'zext' 'lhs_V_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i32 %i_op_assign to i56" [RandomGenerator/main.cpp:47]   --->   Operation 43 'sext' 'rhs_V_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.28ns)   --->   "%r_V = add i56 %rhs_V_cast, %lhs_V_cast" [RandomGenerator/main.cpp:47]   --->   Operation 44 'add' 'r_V' <Predicate = (tmp)> <Delay = 3.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %r_V, i32 55)" [RandomGenerator/main.cpp:47]   --->   Operation 45 'bitselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i56 %r_V to i1" [RandomGenerator/main.cpp:47]   --->   Operation 46 'trunc' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i56 %r_V to i1" [RandomGenerator/main.cpp:47]   --->   Operation 47 'trunc' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_4)" [RandomGenerator/main.cpp:47]   --->   Operation 48 'bitconcatenate' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_8 = sub i32 0, %tmp_6" [RandomGenerator/main.cpp:47]   --->   Operation 49 'sub' 'tmp_8' <Predicate = (tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_3)" [RandomGenerator/main.cpp:47]   --->   Operation 50 'bitconcatenate' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.69ns)   --->   "%r_V_2 = select i1 %tmp_2, i32 %tmp_8, i32 %tmp_5" [RandomGenerator/main.cpp:47]   --->   Operation 51 'select' 'r_V_2' <Predicate = (tmp)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br i1 %tmp_last_V, label %.loopexit, label %3" [RandomGenerator/main.cpp:57]   --->   Operation 52 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_1)" [RandomGenerator/main.cpp:63]   --->   Operation 53 'specregionend' 'empty_22' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [RandomGenerator/main.cpp:41]   --->   Operation 54 'br' <Predicate = (tmp & !tmp_last_V)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V = phi i55 [ %p_0, %1 ], [ %sum_V, %2 ]"   --->   Operation 55 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%value_1 = phi i32 [ %i_op_assign, %1 ], [ %r_V_2, %2 ]"   --->   Operation 56 'phi' 'value_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%first_2 = phi i32 [ %first_s, %1 ], [ %tmp_data_V, %2 ]"   --->   Operation 57 'phi' 'first_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%in1Count_1 = phi i23 [ %i, %1 ], [ %in1Count, %2 ]"   --->   Operation 58 'phi' 'in1Count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%in1Count_1_cast = zext i23 %in1Count_1 to i32" [RandomGenerator/main.cpp:66]   --->   Operation 59 'zext' 'in1Count_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_a, i32 %value_1)" [RandomGenerator/main.cpp:67]   --->   Operation 60 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 61 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_b, i32 %in1Count_1_cast)" [RandomGenerator/main.cpp:68]   --->   Operation 61 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 62 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_c, i32 %first_2)" [RandomGenerator/main.cpp:69]   --->   Operation 62 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_7 = call i23 @_ssdm_op_PartSelect.i23.i55.i32.i32(i55 %lhs_V, i32 32, i32 54)" [RandomGenerator/main.cpp:70]   --->   Operation 63 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%phitmp = zext i23 %tmp_7 to i32" [RandomGenerator/main.cpp:70]   --->   Operation 64 'zext' 'phitmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_d, i32 %phitmp)" [RandomGenerator/main.cpp:70]   --->   Operation 65 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i55 %lhs_V to i32" [RandomGenerator/main.cpp:71]   --->   Operation 66 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_e, i32 %tmp_9)" [RandomGenerator/main.cpp:71]   --->   Operation 67 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 68 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %agg_result_f, i32 1936)" [RandomGenerator/main.cpp:72]   --->   Operation 68 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [RandomGenerator/main.cpp:73]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_e]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_f]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ temperature_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5         (specbitsmap      ) [ 00000]
StgValue_6         (specbitsmap      ) [ 00000]
StgValue_7         (specbitsmap      ) [ 00000]
StgValue_8         (specbitsmap      ) [ 00000]
StgValue_9         (specbitsmap      ) [ 00000]
StgValue_10        (specbitsmap      ) [ 00000]
StgValue_11        (specbitsmap      ) [ 00000]
StgValue_12        (specbitsmap      ) [ 00000]
StgValue_13        (specbitsmap      ) [ 00000]
StgValue_14        (specbitsmap      ) [ 00000]
StgValue_15        (specbitsmap      ) [ 00000]
StgValue_16        (specbitsmap      ) [ 00000]
StgValue_17        (specbitsmap      ) [ 00000]
StgValue_18        (specbitsmap      ) [ 00000]
temperature_V_read (read             ) [ 00000]
StgValue_20        (spectopmodule    ) [ 00000]
StgValue_21        (specinterface    ) [ 00000]
StgValue_22        (specinterface    ) [ 00000]
StgValue_23        (specinterface    ) [ 00000]
sum_V_cast         (zext             ) [ 01110]
StgValue_25        (br               ) [ 01110]
p_0                (phi              ) [ 00111]
i                  (phi              ) [ 00111]
tmp                (icmp             ) [ 00110]
in1Count           (add              ) [ 01111]
empty_21           (read             ) [ 00000]
tmp_data_V         (extractvalue     ) [ 01111]
tmp_last_V         (extractvalue     ) [ 00110]
tmp_2_cast         (zext             ) [ 00000]
sum_V              (add              ) [ 01111]
i_op_assign        (phi              ) [ 00111]
first_s            (phi              ) [ 00111]
empty              (speclooptripcount) [ 00000]
StgValue_38        (br               ) [ 00111]
StgValue_39        (specloopname     ) [ 00000]
tmp_1              (specregionbegin  ) [ 00000]
StgValue_41        (specpipeline     ) [ 00000]
lhs_V_cast         (zext             ) [ 00000]
rhs_V_cast         (sext             ) [ 00000]
r_V                (add              ) [ 00000]
tmp_2              (bitselect        ) [ 00000]
tmp_3              (trunc            ) [ 00000]
tmp_4              (trunc            ) [ 00000]
tmp_6              (bitconcatenate   ) [ 00000]
tmp_8              (sub              ) [ 00000]
tmp_5              (bitconcatenate   ) [ 00000]
r_V_2              (select           ) [ 01111]
StgValue_52        (br               ) [ 00111]
empty_22           (specregionend    ) [ 00000]
StgValue_54        (br               ) [ 01110]
lhs_V              (phi              ) [ 00001]
value_1            (phi              ) [ 00001]
first_2            (phi              ) [ 00001]
in1Count_1         (phi              ) [ 00001]
in1Count_1_cast    (zext             ) [ 00000]
StgValue_60        (write            ) [ 00000]
StgValue_61        (write            ) [ 00000]
StgValue_62        (write            ) [ 00000]
tmp_7              (partselect       ) [ 00000]
phitmp             (zext             ) [ 00000]
StgValue_65        (write            ) [ 00000]
tmp_9              (trunc            ) [ 00000]
StgValue_67        (write            ) [ 00000]
StgValue_68        (write            ) [ 00000]
StgValue_69        (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_e">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_e"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_f">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_f"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="temperature_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temperature_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Random_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i56.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="temperature_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temperature_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_21_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="54" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="0" index="4" bw="2" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="5" slack="0"/>
<pin id="116" dir="0" index="7" bw="6" slack="0"/>
<pin id="117" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_60_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_61_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="23" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_62_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_62/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="StgValue_65_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="23" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="StgValue_67_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="StgValue_68_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="p_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="55" slack="2"/>
<pin id="171" dir="1" index="1" bw="55" slack="2"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="55" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="23" slack="1"/>
<pin id="181" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="23" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_op_assign_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_op_assign_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="first_s_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="first_s (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="first_s_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_s/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="lhs_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="55" slack="2147483647"/>
<pin id="217" dir="1" index="1" bw="55" slack="2147483647"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="lhs_V_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="55" slack="2"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="55" slack="2"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="value_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="value_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="value_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="value_1/4 "/>
</bind>
</comp>

<comp id="236" class="1005" name="first_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_2 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="first_2_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="2"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_2/4 "/>
</bind>
</comp>

<comp id="247" class="1005" name="in1Count_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="249" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="in1Count_1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="in1Count_1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="23" slack="2"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="23" slack="2"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in1Count_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sum_V_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_V_cast/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="23" slack="0"/>
<pin id="263" dir="0" index="1" bw="23" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="in1Count_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="23" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in1Count/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_data_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="54" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_last_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="54" slack="0"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_2_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sum_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="55" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="lhs_V_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="55" slack="1"/>
<pin id="293" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="rhs_V_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="r_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="55" slack="0"/>
<pin id="301" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="56" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="56" slack="0"/>
<pin id="314" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="56" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="r_V_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="in1Count_1_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="23" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in1Count_1_cast/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="23" slack="0"/>
<pin id="357" dir="0" index="1" bw="55" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="phitmp_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="23" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phitmp/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_9_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="55" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="375" class="1005" name="sum_V_cast_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="55" slack="1"/>
<pin id="377" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_cast "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="384" class="1005" name="in1Count_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="23" slack="0"/>
<pin id="386" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="in1Count "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_data_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_last_V_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="400" class="1005" name="sum_V_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="55" slack="0"/>
<pin id="402" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="407" class="1005" name="r_V_2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="131"><net_src comp="92" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="92" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="92" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="92" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="92" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="92" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="100" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="178"><net_src comp="172" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="224"><net_src comp="169" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="234"><net_src comp="191" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="126" pin=2"/></net>

<net id="245"><net_src comp="203" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="256"><net_src comp="179" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="102" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="183" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="183" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="108" pin="8"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="108" pin="8"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="273" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="172" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="195" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="82" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="84" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="298" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="298" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="88" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="86" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="88" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="312" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="304" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="328" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="334" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="250" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="361"><net_src comp="94" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="218" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="96" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="98" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="355" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="373"><net_src comp="218" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="378"><net_src comp="257" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="383"><net_src comp="261" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="267" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="393"><net_src comp="273" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="399"><net_src comp="277" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="285" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="410"><net_src comp="342" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="228" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_a | {4 }
	Port: agg_result_b | {4 }
	Port: agg_result_c | {4 }
	Port: agg_result_d | {4 }
	Port: agg_result_e | {4 }
	Port: agg_result_f | {4 }
 - Input state : 
	Port: Random : INPUT_STREAM_V_data_V | {2 }
	Port: Random : INPUT_STREAM_V_keep_V | {2 }
	Port: Random : INPUT_STREAM_V_strb_V | {2 }
	Port: Random : INPUT_STREAM_V_user_V | {2 }
	Port: Random : INPUT_STREAM_V_last_V | {2 }
	Port: Random : INPUT_STREAM_V_id_V | {2 }
	Port: Random : INPUT_STREAM_V_dest_V | {2 }
	Port: Random : temperature_V | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in1Count : 1
		tmp_2_cast : 1
		sum_V : 2
	State 3
		rhs_V_cast : 1
		r_V : 2
		tmp_2 : 3
		tmp_3 : 3
		tmp_4 : 3
		tmp_6 : 4
		tmp_8 : 5
		tmp_5 : 4
		r_V_2 : 6
		empty_22 : 1
	State 4
		in1Count_1_cast : 1
		StgValue_60 : 1
		StgValue_61 : 2
		StgValue_62 : 1
		tmp_7 : 1
		phitmp : 2
		StgValue_65 : 3
		tmp_9 : 1
		StgValue_67 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         in1Count_fu_267        |    0    |    30   |
|    add   |          sum_V_fu_285          |    0    |    62   |
|          |           r_V_fu_298           |    0    |    62   |
|----------|--------------------------------|---------|---------|
|    sub   |          tmp_8_fu_328          |    0    |    39   |
|----------|--------------------------------|---------|---------|
|  select  |          r_V_2_fu_342          |    0    |    32   |
|----------|--------------------------------|---------|---------|
|   icmp   |           tmp_fu_261           |    0    |    18   |
|----------|--------------------------------|---------|---------|
|   read   | temperature_V_read_read_fu_102 |    0    |    0    |
|          |      empty_21_read_fu_108      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_60_write_fu_126    |    0    |    0    |
|          |    StgValue_61_write_fu_133    |    0    |    0    |
|   write  |    StgValue_62_write_fu_140    |    0    |    0    |
|          |    StgValue_65_write_fu_147    |    0    |    0    |
|          |    StgValue_67_write_fu_154    |    0    |    0    |
|          |    StgValue_68_write_fu_161    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        sum_V_cast_fu_257       |    0    |    0    |
|          |        tmp_2_cast_fu_281       |    0    |    0    |
|   zext   |        lhs_V_cast_fu_291       |    0    |    0    |
|          |     in1Count_1_cast_fu_350     |    0    |    0    |
|          |          phitmp_fu_365         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|        tmp_data_V_fu_273       |    0    |    0    |
|          |        tmp_last_V_fu_277       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        rhs_V_cast_fu_294       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_2_fu_304          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_3_fu_312          |    0    |    0    |
|   trunc  |          tmp_4_fu_316          |    0    |    0    |
|          |          tmp_9_fu_370          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          tmp_6_fu_320          |    0    |    0    |
|          |          tmp_5_fu_334          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_7_fu_355          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   243   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  first_2_reg_236  |   32   |
|  first_s_reg_203  |   32   |
|i_op_assign_reg_191|   32   |
|     i_reg_179     |   23   |
| in1Count_1_reg_247|   23   |
|  in1Count_reg_384 |   23   |
|   lhs_V_reg_215   |   55   |
|    p_0_reg_169    |   55   |
|   r_V_2_reg_407   |   32   |
| sum_V_cast_reg_375|   55   |
|   sum_V_reg_400   |   55   |
| tmp_data_V_reg_390|   32   |
| tmp_last_V_reg_396|    1   |
|    tmp_reg_380    |    1   |
|  value_1_reg_225  |   32   |
+-------------------+--------+
|       Total       |   483  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|      i_reg_179      |  p0  |   2  |  23  |   46   ||    9    |
| i_op_assign_reg_191 |  p0  |   2  |  32  |   64   ||    9    |
|   first_s_reg_203   |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   174  ||  5.307  ||    27   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   243  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   483  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   483  |   270  |
+-----------+--------+--------+--------+
