
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_writeOutputs_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Generating RTLIL representation for module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_mux_464_16_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_464_16_1_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   0 design levels: td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
root of   1 design levels: td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
root of   4 design levels: td_fused_top_tdf4_l2_writeOutputs_1
Automatically selected td_fused_top_tdf4_l2_writeOutputs_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_l2_writeOutputs_1
Used module:     \td_fused_top_mux_464_16_1_1
Used module:     \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Used module:     \td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule
Used module:     \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
Used module:         \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 64
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_464_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 64
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Parameter \DataWidth = 16
Parameter \AddressRange = 16
Parameter \AddressWidth = 4
Generating RTLIL representation for module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.

2.8. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_l2_writeOutputs_1
Used module:     $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Used module:     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule
Used module:     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
Used module:         \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram

2.9. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_l2_writeOutputs_1
Used module:     $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Used module:     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:         \td_fused_top_ap_hadd_6_full_dsp_16
Used module:             \FPAddSub
Used module:                 \FPAddSub_ExceptionModule
Used module:                 \FPAddSub_RoundModule
Used module:                 \FPAddSub_NormalizeShift2
Used module:                 \FPAddSub_NormalizeShift1
Used module:                 \FPAddSub_NormalizeModule
Used module:                 \FPAddSub_ExecutionModule
Used module:                 \FPAddSub_AlignShift2
Used module:                 \FPAddSub_AlignShift1
Used module:                 \FPAddSub_AlignModule
Used module:                 \FPAddSub_PrealignModule
Used module:     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1
Used module:         \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram
Removing unused module `\td_fused_top_mux_464_16_1_1'.
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removing unused module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Removed 5 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:550$20'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2746$555 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2746$555 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2701$552 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2701$552 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2572$528 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2572$528 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2553$527 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2553$527 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444 in module FPMult_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1498$423 in module td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1211$332 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1203$319 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1195$312 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1187$308 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1179$302 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1171$298 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1163$292 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1155$288 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1147$282 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1139$276 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1131$270 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1123$264 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1115$260 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1107$247 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1099$240 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1091$227 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1083$220 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1075$218 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1067$156 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1059$152 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1051$150 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1043$148 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:856$113 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:846$110 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:836$107 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:826$104 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:816$101 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:806$98 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:796$95 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:784$91 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:774$88 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:764$85 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:754$82 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:744$79 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:734$76 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:724$73 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:714$70 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:704$67 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:694$64 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:684$61 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:674$58 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:664$55 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:654$52 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:644$49 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:634$46 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:624$43 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:614$40 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:604$37 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:594$34 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:584$31 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:574$28 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:564$25 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:550$20 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:538$12 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:526$8 in module td_fused_top_tdf4_l2_writeOutputs_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:518$6 in module td_fused_top_tdf4_l2_writeOutputs_1.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 90 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:0$421'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0
  Set init value: \ap_enable_reg_pp0_iter9 = 1'0
  Set init value: \ap_enable_reg_pp0_iter10 = 1'0
  Set init value: \ap_enable_reg_pp0_iter11 = 1'0
  Set init value: \ap_enable_reg_pp0_iter12 = 1'0
  Set init value: \ap_enable_reg_pp0_iter13 = 1'0
  Set init value: \ap_enable_reg_pp0_iter14 = 1'0
  Set init value: \ap_enable_reg_pp0_iter15 = 1'0
  Set init value: \ap_enable_reg_pp0_iter16 = 1'0
  Set init value: \ap_enable_reg_pp0_iter17 = 1'0
  Set init value: \ap_enable_reg_pp0_iter18 = 1'0
  Set init value: \ap_enable_reg_pp0_iter19 = 1'0
  Set init value: \ap_enable_reg_pp0_iter20 = 1'0
  Set init value: \ap_enable_reg_pp0_iter21 = 1'0
  Set init value: \ap_enable_reg_pp0_iter22 = 1'0
  Set init value: \ap_enable_reg_pp0_iter23 = 1'0
  Set init value: \ap_enable_reg_pp0_iter24 = 1'0
  Set init value: \ap_enable_reg_pp0_iter25 = 1'0
  Set init value: \ap_enable_reg_pp0_iter26 = 1'0
  Set init value: \ap_enable_reg_pp0_iter27 = 1'0
  Set init value: \ap_enable_reg_pp0_iter28 = 1'0
  Set init value: \ap_enable_reg_pp0_iter29 = 1'0
  Set init value: \ap_enable_reg_pp0_iter30 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2746$555'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2737$553'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2701$552'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2638$542'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2572$528'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2553$527'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2076$479'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1577$608'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1573$607'.
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1566$606'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1667$443'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2055$604'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2051$603'.
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2044$602'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1646$600'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1642$599'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1635$598'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1507$433'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1498$423'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_EN[15:0]$432
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_DATA[15:0]$431
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_ADDR[3:0]$430
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_EN[15:0]$429
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_DATA[15:0]$428
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_ADDR[3:0]$427
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:0$421'.
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1261$376'.
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1211$332'.
     1/4: $4\ap_NS_fsm[3:0]
     2/4: $3\ap_NS_fsm[3:0]
     3/4: $2\ap_NS_fsm[3:0]
     4/4: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1203$319'.
     1/1: $1\write4_read[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1195$312'.
     1/1: $1\write4_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1187$308'.
     1/1: $1\running_sums_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1179$302'.
     1/1: $1\running_sums_1_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1171$298'.
     1/1: $1\running_sums_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1163$292'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1155$288'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1147$282'.
     1/1: $1\l2_partial_sums_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1139$276'.
     1/1: $1\l2_partial_sums_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1131$270'.
     1/1: $1\l2_partial_sums_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1123$264'.
     1/1: $1\l2_partial_sums_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1115$260'.
     1/1: $1\l2_adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1107$247'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1099$240'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1091$227'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1083$220'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1075$218'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1067$156'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1059$152'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1051$150'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1043$148'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1037$142'.
     1/1: $0\running_sums_1_load_reg_716[15:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1028$138'.
     1/4: $0\quad_3_17_fu_132[15:0]
     2/4: $0\quad_3_16_fu_128[15:0]
     3/4: $0\quad_3_15_fu_124[15:0]
     4/4: $0\quad_3_14_fu_120[15:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1020$136'.
     1/3: $0\write4_read_reg_643[0:0]
     2/3: $0\indices_12_read_reg_638[11:0]
     3/3: $0\indices_01_read_reg_632[5:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
     1/6: $0\val_reg_711[15:0]
     2/6: $0\and_ln103_reg_707_pp0_iter1_reg[0:0]
     3/6: $0\running_sums_1_addr_reg_701_pp0_iter1_reg[3:0]
     4/6: $0\lshr_ln_reg_676_pp0_iter1_reg[1:0]
     5/6: $0\trunc_ln89_reg_668_pp0_iter1_reg[1:0]
     6/6: $0\zext_ln86_reg_663_pp0_iter1_reg[4:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
     1/124: $0\biased_reg_772[15:0]
     2/124: $0\normalized_reg_762[15:0]
     3/124: $0\sub_i_i_i_reg_752[15:0]
     4/124: $0\tmp_179_i_i_reg_742_pp0_iter21_reg[15:0]
     5/124: $0\tmp_179_i_i_reg_742_pp0_iter20_reg[15:0]
     6/124: $0\tmp_179_i_i_reg_742_pp0_iter19_reg[15:0]
     7/124: $0\tmp_179_i_i_reg_742_pp0_iter18_reg[15:0]
     8/124: $0\tmp_179_i_i_reg_742_pp0_iter17_reg[15:0]
     9/124: $0\tmp_179_i_i_reg_742_pp0_iter16_reg[15:0]
    10/124: $0\tmp_179_i_i_reg_742_pp0_iter15_reg[15:0]
    11/124: $0\tmp_179_i_i_reg_742_pp0_iter14_reg[15:0]
    12/124: $0\tmp_179_i_i_reg_742_pp0_iter13_reg[15:0]
    13/124: $0\tmp_179_i_i_reg_742_pp0_iter12_reg[15:0]
    14/124: $0\tmp_179_i_i_reg_742_pp0_iter11_reg[15:0]
    15/124: $0\tmp_179_i_i_reg_742_pp0_iter10_reg[15:0]
    16/124: $0\tmp_179_i_i_reg_742[15:0]
    17/124: $0\tmp_178_i_i_reg_737_pp0_iter16_reg[15:0]
    18/124: $0\tmp_178_i_i_reg_737_pp0_iter15_reg[15:0]
    19/124: $0\tmp_178_i_i_reg_737_pp0_iter14_reg[15:0]
    20/124: $0\tmp_178_i_i_reg_737_pp0_iter13_reg[15:0]
    21/124: $0\tmp_178_i_i_reg_737_pp0_iter12_reg[15:0]
    22/124: $0\tmp_178_i_i_reg_737_pp0_iter11_reg[15:0]
    23/124: $0\tmp_178_i_i_reg_737_pp0_iter10_reg[15:0]
    24/124: $0\tmp_178_i_i_reg_737[15:0]
    25/124: $0\trunc_ln95_reg_732[15:0]
    26/124: $0\sum_reg_726[15:0]
    27/124: $0\and_ln103_reg_707_pp0_iter29_reg[0:0]
    28/124: $0\and_ln103_reg_707_pp0_iter28_reg[0:0]
    29/124: $0\and_ln103_reg_707_pp0_iter27_reg[0:0]
    30/124: $0\and_ln103_reg_707_pp0_iter26_reg[0:0]
    31/124: $0\and_ln103_reg_707_pp0_iter25_reg[0:0]
    32/124: $0\and_ln103_reg_707_pp0_iter24_reg[0:0]
    33/124: $0\and_ln103_reg_707_pp0_iter23_reg[0:0]
    34/124: $0\and_ln103_reg_707_pp0_iter22_reg[0:0]
    35/124: $0\and_ln103_reg_707_pp0_iter21_reg[0:0]
    36/124: $0\and_ln103_reg_707_pp0_iter20_reg[0:0]
    37/124: $0\and_ln103_reg_707_pp0_iter19_reg[0:0]
    38/124: $0\and_ln103_reg_707_pp0_iter18_reg[0:0]
    39/124: $0\and_ln103_reg_707_pp0_iter17_reg[0:0]
    40/124: $0\and_ln103_reg_707_pp0_iter16_reg[0:0]
    41/124: $0\and_ln103_reg_707_pp0_iter15_reg[0:0]
    42/124: $0\and_ln103_reg_707_pp0_iter14_reg[0:0]
    43/124: $0\and_ln103_reg_707_pp0_iter13_reg[0:0]
    44/124: $0\and_ln103_reg_707_pp0_iter12_reg[0:0]
    45/124: $0\and_ln103_reg_707_pp0_iter11_reg[0:0]
    46/124: $0\and_ln103_reg_707_pp0_iter10_reg[0:0]
    47/124: $0\and_ln103_reg_707_pp0_iter9_reg[0:0]
    48/124: $0\and_ln103_reg_707_pp0_iter8_reg[0:0]
    49/124: $0\and_ln103_reg_707_pp0_iter7_reg[0:0]
    50/124: $0\and_ln103_reg_707_pp0_iter6_reg[0:0]
    51/124: $0\and_ln103_reg_707_pp0_iter5_reg[0:0]
    52/124: $0\and_ln103_reg_707_pp0_iter4_reg[0:0]
    53/124: $0\and_ln103_reg_707_pp0_iter3_reg[0:0]
    54/124: $0\and_ln103_reg_707_pp0_iter2_reg[0:0]
    55/124: $0\running_sums_1_addr_reg_701_pp0_iter9_reg[3:0]
    56/124: $0\running_sums_1_addr_reg_701_pp0_iter8_reg[3:0]
    57/124: $0\running_sums_1_addr_reg_701_pp0_iter7_reg[3:0]
    58/124: $0\running_sums_1_addr_reg_701_pp0_iter6_reg[3:0]
    59/124: $0\running_sums_1_addr_reg_701_pp0_iter5_reg[3:0]
    60/124: $0\running_sums_1_addr_reg_701_pp0_iter4_reg[3:0]
    61/124: $0\running_sums_1_addr_reg_701_pp0_iter3_reg[3:0]
    62/124: $0\running_sums_1_addr_reg_701_pp0_iter2_reg[3:0]
    63/124: $0\lshr_ln_reg_676_pp0_iter29_reg[1:0]
    64/124: $0\lshr_ln_reg_676_pp0_iter28_reg[1:0]
    65/124: $0\lshr_ln_reg_676_pp0_iter27_reg[1:0]
    66/124: $0\lshr_ln_reg_676_pp0_iter26_reg[1:0]
    67/124: $0\lshr_ln_reg_676_pp0_iter25_reg[1:0]
    68/124: $0\lshr_ln_reg_676_pp0_iter24_reg[1:0]
    69/124: $0\lshr_ln_reg_676_pp0_iter23_reg[1:0]
    70/124: $0\lshr_ln_reg_676_pp0_iter22_reg[1:0]
    71/124: $0\lshr_ln_reg_676_pp0_iter21_reg[1:0]
    72/124: $0\lshr_ln_reg_676_pp0_iter20_reg[1:0]
    73/124: $0\lshr_ln_reg_676_pp0_iter19_reg[1:0]
    74/124: $0\lshr_ln_reg_676_pp0_iter18_reg[1:0]
    75/124: $0\lshr_ln_reg_676_pp0_iter17_reg[1:0]
    76/124: $0\lshr_ln_reg_676_pp0_iter16_reg[1:0]
    77/124: $0\lshr_ln_reg_676_pp0_iter15_reg[1:0]
    78/124: $0\lshr_ln_reg_676_pp0_iter14_reg[1:0]
    79/124: $0\lshr_ln_reg_676_pp0_iter13_reg[1:0]
    80/124: $0\lshr_ln_reg_676_pp0_iter12_reg[1:0]
    81/124: $0\lshr_ln_reg_676_pp0_iter11_reg[1:0]
    82/124: $0\lshr_ln_reg_676_pp0_iter10_reg[1:0]
    83/124: $0\lshr_ln_reg_676_pp0_iter9_reg[1:0]
    84/124: $0\lshr_ln_reg_676_pp0_iter8_reg[1:0]
    85/124: $0\lshr_ln_reg_676_pp0_iter7_reg[1:0]
    86/124: $0\lshr_ln_reg_676_pp0_iter6_reg[1:0]
    87/124: $0\lshr_ln_reg_676_pp0_iter5_reg[1:0]
    88/124: $0\lshr_ln_reg_676_pp0_iter4_reg[1:0]
    89/124: $0\lshr_ln_reg_676_pp0_iter3_reg[1:0]
    90/124: $0\lshr_ln_reg_676_pp0_iter2_reg[1:0]
    91/124: $0\trunc_ln89_reg_668_pp0_iter29_reg[1:0]
    92/124: $0\trunc_ln89_reg_668_pp0_iter28_reg[1:0]
    93/124: $0\trunc_ln89_reg_668_pp0_iter27_reg[1:0]
    94/124: $0\trunc_ln89_reg_668_pp0_iter26_reg[1:0]
    95/124: $0\trunc_ln89_reg_668_pp0_iter25_reg[1:0]
    96/124: $0\trunc_ln89_reg_668_pp0_iter24_reg[1:0]
    97/124: $0\trunc_ln89_reg_668_pp0_iter23_reg[1:0]
    98/124: $0\trunc_ln89_reg_668_pp0_iter22_reg[1:0]
    99/124: $0\trunc_ln89_reg_668_pp0_iter21_reg[1:0]
   100/124: $0\trunc_ln89_reg_668_pp0_iter20_reg[1:0]
   101/124: $0\trunc_ln89_reg_668_pp0_iter19_reg[1:0]
   102/124: $0\trunc_ln89_reg_668_pp0_iter18_reg[1:0]
   103/124: $0\trunc_ln89_reg_668_pp0_iter17_reg[1:0]
   104/124: $0\trunc_ln89_reg_668_pp0_iter16_reg[1:0]
   105/124: $0\trunc_ln89_reg_668_pp0_iter15_reg[1:0]
   106/124: $0\trunc_ln89_reg_668_pp0_iter14_reg[1:0]
   107/124: $0\trunc_ln89_reg_668_pp0_iter13_reg[1:0]
   108/124: $0\trunc_ln89_reg_668_pp0_iter12_reg[1:0]
   109/124: $0\trunc_ln89_reg_668_pp0_iter11_reg[1:0]
   110/124: $0\trunc_ln89_reg_668_pp0_iter10_reg[1:0]
   111/124: $0\trunc_ln89_reg_668_pp0_iter9_reg[1:0]
   112/124: $0\trunc_ln89_reg_668_pp0_iter8_reg[1:0]
   113/124: $0\trunc_ln89_reg_668_pp0_iter7_reg[1:0]
   114/124: $0\trunc_ln89_reg_668_pp0_iter6_reg[1:0]
   115/124: $0\trunc_ln89_reg_668_pp0_iter5_reg[1:0]
   116/124: $0\trunc_ln89_reg_668_pp0_iter4_reg[1:0]
   117/124: $0\trunc_ln89_reg_668_pp0_iter3_reg[1:0]
   118/124: $0\trunc_ln89_reg_668_pp0_iter2_reg[1:0]
   119/124: $0\zext_ln86_reg_663_pp0_iter7_reg[4:0]
   120/124: $0\zext_ln86_reg_663_pp0_iter6_reg[4:0]
   121/124: $0\zext_ln86_reg_663_pp0_iter5_reg[4:0]
   122/124: $0\zext_ln86_reg_663_pp0_iter4_reg[4:0]
   123/124: $0\zext_ln86_reg_663_pp0_iter3_reg[4:0]
   124/124: $0\zext_ln86_reg_663_pp0_iter2_reg[4:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
     1/5: $0\and_ln103_reg_707[0:0]
     2/5: $0\running_sums_1_addr_reg_701[3:0]
     3/5: $0\lshr_ln_reg_676[1:0]
     4/5: $0\trunc_ln89_reg_668[1:0]
     5/5: $0\zext_ln86_reg_663[4:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:864$122'.
     1/1: $0\add_ln109_reg_649[13:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:856$113'.
     1/1: $0\ochan_reg_253[4:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:846$110'.
     1/1: $0\ap_enable_reg_pp0_iter9[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:836$107'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:826$104'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:816$101'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:806$98'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:796$95'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:784$91'.
     1/1: $0\ap_enable_reg_pp0_iter30[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:774$88'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:764$85'.
     1/1: $0\ap_enable_reg_pp0_iter29[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:754$82'.
     1/1: $0\ap_enable_reg_pp0_iter28[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:744$79'.
     1/1: $0\ap_enable_reg_pp0_iter27[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:734$76'.
     1/1: $0\ap_enable_reg_pp0_iter26[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:724$73'.
     1/1: $0\ap_enable_reg_pp0_iter25[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:714$70'.
     1/1: $0\ap_enable_reg_pp0_iter24[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:704$67'.
     1/1: $0\ap_enable_reg_pp0_iter23[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:694$64'.
     1/1: $0\ap_enable_reg_pp0_iter22[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:684$61'.
     1/1: $0\ap_enable_reg_pp0_iter21[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:674$58'.
     1/1: $0\ap_enable_reg_pp0_iter20[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:664$55'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:654$52'.
     1/1: $0\ap_enable_reg_pp0_iter19[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:644$49'.
     1/1: $0\ap_enable_reg_pp0_iter18[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:634$46'.
     1/1: $0\ap_enable_reg_pp0_iter17[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:624$43'.
     1/1: $0\ap_enable_reg_pp0_iter16[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:614$40'.
     1/1: $0\ap_enable_reg_pp0_iter15[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:604$37'.
     1/1: $0\ap_enable_reg_pp0_iter14[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:594$34'.
     1/1: $0\ap_enable_reg_pp0_iter13[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:584$31'.
     1/1: $0\ap_enable_reg_pp0_iter12[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:574$28'.
     1/1: $0\ap_enable_reg_pp0_iter11[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:564$25'.
     1/1: $0\ap_enable_reg_pp0_iter10[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:550$20'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:538$12'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:526$8'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:518$6'.
     1/1: $0\ap_CS_fsm[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2746$555'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2746$555': $auto$proc_dlatch.cc:427:proc_dlatch$1446
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2737$553'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2701$552'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2701$552': $auto$proc_dlatch.cc:427:proc_dlatch$1455
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2638$542'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2572$528'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2553$527'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_block_state1' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1261$376'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_NS_fsm' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1211$332'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\write4_read' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1203$319'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\write4_blk_n' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1195$312'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_we0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1187$308'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_ce1' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1179$302'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_ce0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1171$298'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\out_data_we1' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1163$292'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\out_data_ce1' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1155$288'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\l2_partial_sums_3_ce0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1147$282'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\l2_partial_sums_2_ce0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1139$276'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\l2_partial_sums_1_ce0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1131$270'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\l2_partial_sums_0_ce0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1123$264'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\l2_adjustments_ce0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1115$260'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\indices_12_read' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1107$247'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\indices_12_blk_n' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1099$240'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\indices_01_read' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1091$227'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\indices_01_blk_n' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1083$220'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_ready' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1075$218'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_idle_pp0' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1067$156'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_idle' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1059$152'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_done' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1051$150'.
No latch inferred for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1043$148'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2076$479'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2076$479'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2076$479'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\dout_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1577$608'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\ce_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1573$607'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din0_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1566$606'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din1_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1566$606'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1667$443'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1667$443'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1667$443'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\dout_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2055$604'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\ce_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2051$603'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din0_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2044$602'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din1_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2044$602'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1646$600'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1642$599'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1635$598'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1635$598'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.\q1' using process `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1507$433'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_ADDR' using process `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1498$423'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_DATA' using process `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1498$423'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1502$422_EN' using process `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1498$423'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663 [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter1_reg [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter2_reg [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter3_reg [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter4_reg [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter5_reg [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter6_reg [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter7_reg [63:5]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_load_reg_716' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1037$142'.
  created $dff cell `$procdff$1486' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\quad_3_14_fu_120' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1028$138'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\quad_3_15_fu_124' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1028$138'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\quad_3_16_fu_128' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1028$138'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\quad_3_17_fu_132' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1028$138'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\indices_01_read_reg_632' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1020$136'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\indices_12_read_reg_638' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1020$136'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\write4_read_reg_643' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1020$136'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter1_reg [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter1_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter1_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter1_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter1_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\val_reg_711' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter2_reg [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter3_reg [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter4_reg [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter5_reg [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter6_reg [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663_pp0_iter7_reg [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter2_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter3_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter4_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter5_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter6_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter7_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter8_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter9_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter10_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter11_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter12_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter13_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter14_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter15_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter16_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter17_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter18_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter19_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter20_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter21_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter22_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter23_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter24_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter25_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter26_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter27_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter28_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668_pp0_iter29_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter2_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter3_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter4_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter5_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter6_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter7_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter8_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter9_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter10_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter11_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter12_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter13_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter14_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter15_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter16_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter17_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter18_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter19_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter20_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter21_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter22_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter23_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter24_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter25_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter26_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter27_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter28_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676_pp0_iter29_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter2_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter3_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter4_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter5_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter6_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter7_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter8_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701_pp0_iter9_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter2_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter3_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter4_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter5_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter6_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter7_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter8_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter9_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter10_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter11_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter12_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter13_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter14_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter15_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter16_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter17_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter18_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter19_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter20_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter21_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter22_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter23_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter24_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter25_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter26_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter27_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter28_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707_pp0_iter29_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\sum_reg_726' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln95_reg_732' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737_pp0_iter10_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737_pp0_iter11_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737_pp0_iter12_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737_pp0_iter13_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737_pp0_iter14_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737_pp0_iter15_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_178_i_i_reg_737_pp0_iter16_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter10_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter11_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter12_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter13_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter14_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1613' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter15_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1614' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter16_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1615' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter17_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1616' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter18_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1617' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter19_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1618' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter20_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1619' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\tmp_179_i_i_reg_742_pp0_iter21_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1620' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\sub_i_i_i_reg_752' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1621' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\normalized_reg_762' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\biased_reg_772' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\zext_ln86_reg_663 [4:0]' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\trunc_ln89_reg_668' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\lshr_ln_reg_676' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
  created $dff cell `$procdff$1626' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\running_sums_1_addr_reg_701' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
  created $dff cell `$procdff$1627' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\and_ln103_reg_707' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
  created $dff cell `$procdff$1628' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\add_ln109_reg_649' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:864$122'.
  created $dff cell `$procdff$1629' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ochan_reg_253' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:856$113'.
  created $dff cell `$procdff$1630' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter9' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:846$110'.
  created $dff cell `$procdff$1631' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter8' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:836$107'.
  created $dff cell `$procdff$1632' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:826$104'.
  created $dff cell `$procdff$1633' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:816$101'.
  created $dff cell `$procdff$1634' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:806$98'.
  created $dff cell `$procdff$1635' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:796$95'.
  created $dff cell `$procdff$1636' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter30' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:784$91'.
  created $dff cell `$procdff$1637' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:774$88'.
  created $dff cell `$procdff$1638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter29' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:764$85'.
  created $dff cell `$procdff$1639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter28' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:754$82'.
  created $dff cell `$procdff$1640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter27' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:744$79'.
  created $dff cell `$procdff$1641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter26' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:734$76'.
  created $dff cell `$procdff$1642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter25' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:724$73'.
  created $dff cell `$procdff$1643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter24' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:714$70'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter23' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:704$67'.
  created $dff cell `$procdff$1645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter22' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:694$64'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter21' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:684$61'.
  created $dff cell `$procdff$1647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter20' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:674$58'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:664$55'.
  created $dff cell `$procdff$1649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter19' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:654$52'.
  created $dff cell `$procdff$1650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter18' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:644$49'.
  created $dff cell `$procdff$1651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter17' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:634$46'.
  created $dff cell `$procdff$1652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter16' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:624$43'.
  created $dff cell `$procdff$1653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter15' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:614$40'.
  created $dff cell `$procdff$1654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter14' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:604$37'.
  created $dff cell `$procdff$1655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter13' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:594$34'.
  created $dff cell `$procdff$1656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter12' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:584$31'.
  created $dff cell `$procdff$1657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter11' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:574$28'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter10' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:564$25'.
  created $dff cell `$procdff$1659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:550$20'.
  created $dff cell `$procdff$1660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:538$12'.
  created $dff cell `$procdff$1661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_done_reg' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:526$8'.
  created $dff cell `$procdff$1662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_l2_writeOutputs_1.\ap_CS_fsm' using process `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:518$6'.
  created $dff cell `$procdff$1663' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2746$555'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2746$555'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2737$553'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2701$552'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2701$552'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2638$542'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2572$528'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2572$528'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2553$527'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2553$527'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2250$480'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2076$479'.
Removing empty process `td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2076$479'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1577$608'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1577$608'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1573$607'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1566$606'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1566$606'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1757$444'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1667$443'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1667$443'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2055$604'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2055$604'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2051$603'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2044$602'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:2044$602'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1646$600'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1646$600'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1642$599'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1635$598'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1635$598'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1507$433'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1507$433'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1498$423'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1498$423'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:0$421'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1425$420'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1261$376'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1211$332'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1211$332'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1203$319'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1203$319'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1195$312'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1195$312'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1187$308'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1187$308'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1179$302'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1179$302'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1171$298'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1171$298'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1163$292'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1163$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1155$288'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1155$288'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1147$282'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1147$282'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1139$276'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1139$276'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1131$270'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1131$270'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1123$264'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1123$264'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1115$260'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1115$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1107$247'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1107$247'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1099$240'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1099$240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1091$227'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1091$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1083$220'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1083$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1075$218'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1075$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1067$156'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1067$156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1059$152'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1059$152'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1051$150'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1051$150'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1043$148'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1043$148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1037$142'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1037$142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1028$138'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1028$138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1020$136'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1020$136'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1009$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:880$130'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:870$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:864$122'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:864$122'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:856$113'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:856$113'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:846$110'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:846$110'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:836$107'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:836$107'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:826$104'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:826$104'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:816$101'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:816$101'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:806$98'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:806$98'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:796$95'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:796$95'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:784$91'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:784$91'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:774$88'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:774$88'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:764$85'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:764$85'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:754$82'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:754$82'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:744$79'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:744$79'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:734$76'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:734$76'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:724$73'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:724$73'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:714$70'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:714$70'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:704$67'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:704$67'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:694$64'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:694$64'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:684$61'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:684$61'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:674$58'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:674$58'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:664$55'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:664$55'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:654$52'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:654$52'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:644$49'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:644$49'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:634$46'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:634$46'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:624$43'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:624$43'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:614$40'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:614$40'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:604$37'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:604$37'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:594$34'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:594$34'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:584$31'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:584$31'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:574$28'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:574$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:564$25'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:564$25'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:550$20'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:550$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:538$12'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:538$12'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:526$8'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:526$8'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:518$6'.
Removing empty process `td_fused_top_tdf4_l2_writeOutputs_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:518$6'.
Cleaned up 120 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.
Optimizing module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1.
<suppressed ~442 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.
Optimizing module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1.
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram'.
Finding identical cells in module `$paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf4_l2_writeOutputs_1'.
<suppressed ~213 debug messages>
Removed a total of 195 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1842$446: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1842$446: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$860.
    dead port 2/2 on $mux $procmux$854.
    dead port 2/2 on $mux $procmux$848.
Running muxtree optimizer on module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf4_l2_writeOutputs_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1373$398: \biased_reg_772 -> { 1'0 \biased_reg_772 [14:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$949.
    dead port 2/2 on $mux $procmux$949.
    dead port 1/2 on $mux $procmux$943.
    dead port 2/2 on $mux $procmux$943.
    dead port 1/2 on $mux $procmux$907.
    dead port 2/2 on $mux $procmux$907.
    dead port 2/2 on $mux $procmux$895.
    dead port 2/2 on $mux $procmux$886.
    dead port 2/2 on $mux $procmux$879.
    dead port 1/2 on $mux $procmux$877.
    dead port 1/2 on $mux $procmux$1289.
    dead port 2/2 on $mux $procmux$1289.
Removed 15 multiplexer ports.
<suppressed ~168 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$625: { $procmux$669_CMP $procmux$668_CMP $auto$opt_reduce.cc:134:opt_mux$1670 }
    New ctrl vector for $pmux cell $procmux$640: { $procmux$669_CMP $procmux$668_CMP $auto$opt_reduce.cc:134:opt_mux$1672 }
    New ctrl vector for $pmux cell $procmux$620: { $procmux$669_CMP $auto$opt_reduce.cc:134:opt_mux$1674 }
    New ctrl vector for $pmux cell $procmux$660: { $procmux$669_CMP $auto$opt_reduce.cc:134:opt_mux$1676 }
    New ctrl vector for $pmux cell $procmux$635: { $procmux$669_CMP $procmux$668_CMP $auto$opt_reduce.cc:134:opt_mux$1678 }
    New ctrl vector for $pmux cell $procmux$615: { $procmux$669_CMP $auto$opt_reduce.cc:134:opt_mux$1680 }
    New ctrl vector for $pmux cell $procmux$630: { $procmux$669_CMP $procmux$668_CMP $auto$opt_reduce.cc:134:opt_mux$1682 }
    New ctrl vector for $pmux cell $procmux$665: { }
    New ctrl vector for $pmux cell $procmux$610: { $procmux$669_CMP $auto$opt_reduce.cc:134:opt_mux$1684 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$725: { }
    New ctrl vector for $pmux cell $procmux$675: { $procmux$729_CMP $procmux$728_CMP $auto$opt_reduce.cc:134:opt_mux$1686 }
    New ctrl vector for $pmux cell $procmux$670: { $procmux$729_CMP $auto$opt_reduce.cc:134:opt_mux$1688 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$760: { $procmux$769_CMP $procmux$767_CMP $auto$opt_reduce.cc:134:opt_mux$1690 }
    New ctrl vector for $pmux cell $procmux$765: { $procmux$769_CMP $auto$opt_reduce.cc:134:opt_mux$1692 $procmux$766_CMP }
    New ctrl vector for $pmux cell $procmux$750: { $procmux$769_CMP $procmux$768_CMP $auto$opt_reduce.cc:134:opt_mux$1694 }
    New ctrl vector for $pmux cell $procmux$745: { $procmux$749_CMP $auto$opt_reduce.cc:134:opt_mux$1696 $procmux$746_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.
    Consolidated identical input bits for $mux cell $procmux$846:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$846_Y
      New ports: A=1'0, B=1'1, Y=$procmux$846_Y [0]
      New connections: $procmux$846_Y [15:1] = { $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] $procmux$846_Y [0] }
  Optimizing cells in module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.
    Consolidated identical input bits for $mux cell $procmux$863:
      Old ports: A=16'0000000000000000, B=$procmux$846_Y, Y=$procmux$863_Y
      New ports: A=1'0, B=$procmux$846_Y [0], Y=$procmux$863_Y [0]
      New connections: $procmux$863_Y [15:1] = { $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] $procmux$863_Y [0] }
  Optimizing cells in module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.
  Optimizing cells in module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1.
  Optimizing cells in module \td_fused_top_tdf4_l2_writeOutputs_1.
Performed a total of 18 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram'.
Finding identical cells in module `$paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1'.
Finding identical cells in module `\td_fused_top_tdf4_l2_writeOutputs_1'.
<suppressed ~24 debug messages>
Removed a total of 17 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1456 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$1457 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$1458 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$1462 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$1461 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$1463 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$1464 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$1465 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$1469 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$1468 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$1473 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$1472 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$1474 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1510$434_DATA, Q = \q1).
Adding SRST signal on $procdff$1663 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$1662 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1423_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$1661 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1415_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1714 ($sdff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$1660 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1410_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$1659 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1402_Y, Q = \ap_enable_reg_pp0_iter10, rval = 1'0).
Adding SRST signal on $procdff$1657 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1392_Y, Q = \ap_enable_reg_pp0_iter12, rval = 1'0).
Adding SRST signal on $procdff$1656 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1387_Y, Q = \ap_enable_reg_pp0_iter13, rval = 1'0).
Adding SRST signal on $procdff$1655 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1382_Y, Q = \ap_enable_reg_pp0_iter14, rval = 1'0).
Adding SRST signal on $procdff$1654 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1377_Y, Q = \ap_enable_reg_pp0_iter15, rval = 1'0).
Adding SRST signal on $procdff$1653 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1372_Y, Q = \ap_enable_reg_pp0_iter16, rval = 1'0).
Adding SRST signal on $procdff$1652 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1367_Y, Q = \ap_enable_reg_pp0_iter17, rval = 1'0).
Adding SRST signal on $procdff$1651 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1362_Y, Q = \ap_enable_reg_pp0_iter18, rval = 1'0).
Adding SRST signal on $procdff$1650 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1357_Y, Q = \ap_enable_reg_pp0_iter19, rval = 1'0).
Adding SRST signal on $procdff$1649 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1352_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$1648 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1347_Y, Q = \ap_enable_reg_pp0_iter20, rval = 1'0).
Adding SRST signal on $procdff$1647 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1342_Y, Q = \ap_enable_reg_pp0_iter21, rval = 1'0).
Adding SRST signal on $procdff$1646 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1337_Y, Q = \ap_enable_reg_pp0_iter22, rval = 1'0).
Adding SRST signal on $procdff$1645 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1332_Y, Q = \ap_enable_reg_pp0_iter23, rval = 1'0).
Adding SRST signal on $procdff$1644 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1327_Y, Q = \ap_enable_reg_pp0_iter24, rval = 1'0).
Adding SRST signal on $procdff$1643 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1322_Y, Q = \ap_enable_reg_pp0_iter25, rval = 1'0).
Adding SRST signal on $procdff$1642 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1317_Y, Q = \ap_enable_reg_pp0_iter26, rval = 1'0).
Adding SRST signal on $procdff$1641 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1312_Y, Q = \ap_enable_reg_pp0_iter27, rval = 1'0).
Adding SRST signal on $procdff$1640 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1307_Y, Q = \ap_enable_reg_pp0_iter28, rval = 1'0).
Adding SRST signal on $procdff$1639 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1302_Y, Q = \ap_enable_reg_pp0_iter29, rval = 1'0).
Adding SRST signal on $procdff$1638 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1297_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$1637 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1292_Y, Q = \ap_enable_reg_pp0_iter30, rval = 1'0).
Adding SRST signal on $procdff$1636 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1284_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$1635 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1279_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$1634 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1274_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$1633 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1269_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$1632 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1264_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding SRST signal on $procdff$1631 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1259_Y, Q = \ap_enable_reg_pp0_iter9, rval = 1'0).
Adding EN signal on $procdff$1630 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1257_Y, Q = \ochan_reg_253).
Adding EN signal on $procdff$1629 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1241$373_Y, Q = \add_ln109_reg_649).
Adding EN signal on $procdff$1628 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1245$375_Y, Q = \and_ln103_reg_707).
Adding EN signal on $procdff$1627 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \ochan_reg_253 [3:0], Q = \running_sums_1_addr_reg_701).
Adding EN signal on $procdff$1626 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \ochan_reg_253 [3:2], Q = \lshr_ln_reg_676).
Adding EN signal on $procdff$1625 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \ochan_reg_253 [1:0], Q = \trunc_ln89_reg_668).
Adding EN signal on $procdff$1624 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \ochan_reg_253, Q = \zext_ln86_reg_663 [4:0]).
Setting constant 0-bit at position 0 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 1 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 2 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 3 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 4 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 5 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 6 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 7 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 8 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 9 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 10 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 11 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 12 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 13 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 14 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 15 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 16 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 17 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 18 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 19 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 20 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 21 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 22 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 23 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 24 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 25 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 26 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 27 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 28 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 29 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 30 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 31 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 32 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 33 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 34 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 35 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 36 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 37 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 38 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 39 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 40 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 41 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 42 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 43 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 44 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 45 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 46 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 47 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 48 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 49 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 50 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 51 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 52 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 53 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 54 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 55 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 56 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 57 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Setting constant 0-bit at position 58 on $procdff$1478 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1.
Adding SRST signal on $procdff$1658 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $procmux$1397_Y, Q = \ap_enable_reg_pp0_iter11, rval = 1'0).
Adding EN signal on $procdff$1490 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1377$402_Y, Q = \quad_3_17_fu_132).
Adding EN signal on $procdff$1489 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1383$408_Y, Q = \quad_3_16_fu_128).
Adding EN signal on $procdff$1488 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1387$412_Y, Q = \quad_3_15_fu_124).
Adding EN signal on $procdff$1499 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \val_fu_374_p6, Q = \val_reg_711).
Adding EN signal on $procdff$1487 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v:1389$414_Y, Q = \quad_3_14_fu_120).
Adding EN signal on $procdff$1486 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \running_sums_1_q1, Q = \running_sums_1_load_reg_716).
Adding EN signal on $procdff$1498 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \and_ln103_reg_707, Q = \and_ln103_reg_707_pp0_iter1_reg).
Adding EN signal on $procdff$1497 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \running_sums_1_addr_reg_701, Q = \running_sums_1_addr_reg_701_pp0_iter1_reg).
Adding EN signal on $procdff$1496 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \lshr_ln_reg_676, Q = \lshr_ln_reg_676_pp0_iter1_reg).
Adding EN signal on $procdff$1495 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \trunc_ln89_reg_668, Q = \trunc_ln89_reg_668_pp0_iter1_reg).
Adding EN signal on $procdff$1494 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \zext_ln86_reg_663 [4:0], Q = \zext_ln86_reg_663_pp0_iter1_reg [4:0]).
Adding EN signal on $procdff$1493 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \write4_dout, Q = \write4_read_reg_643).
Adding EN signal on $procdff$1492 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \indices_12_dout, Q = \indices_12_read_reg_638).
Adding EN signal on $procdff$1491 ($dff) from module td_fused_top_tdf4_l2_writeOutputs_1 (D = \indices_01_dout, Q = \indices_01_read_reg_632).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram..
Finding unused cells or wires in module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1..
Finding unused cells or wires in module \td_fused_top_tdf4_l2_writeOutputs_1..
Removed 143 unused cells and 1451 unused wires.
<suppressed ~180 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf4_l2_writeOutputs_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~91 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf4_l2_writeOutputs_1.
  Optimizing cells in module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf4_l2_writeOutputs_1'.
Finding identical cells in module `\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf4_l2_writeOutputs_1..
Finding unused cells or wires in module \td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1.
Optimizing module td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1 ===

   Number of wires:                 72
   Number of wire bits:           1248
   Number of public wires:          72
   Number of public wire bits:    1248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           48

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1 ===

   Number of wires:                  9
   Number of wire bits:             45
   Number of public wires:           9
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_tdf4_l2_writeOutputs_1 ===

   Number of wires:                352
   Number of wire bits:           2448
   Number of public wires:         307
   Number of public wire bits:    2386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                261
     $add                           19
     $and                           13
     $dff                          618
     $dffe                         162
     $eq                            27
     $logic_not                      2
     $mux                          214
     $not                           11
     $or                             5
     $pmux                           4
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          35
     $sdffe                          1
     $sub                           13

=== td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram ===

   Number of wires:                 15
   Number of wire bits:            132
   Number of public wires:           8
   Number of public wire bits:      44
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                  9
     $dffe                          16
     $mux                           42

=== design hierarchy ===

   td_fused_top_tdf4_l2_writeOutputs_1      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
       td_fused_top_ap_hmul_3_max_dsp_16      0
         FPMult_16                   0
           FPMult_ExecuteModule      0
           FPMult_NormalizeModule      0
           FPMult_PrepModule         0
           FPMult_RoundModule        0
     $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1      0
     $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
       td_fused_top_ap_hadd_6_full_dsp_16      0
         FPAddSub                    0
           FPAddSub_AlignModule      0
           FPAddSub_AlignShift1      0
           FPAddSub_AlignShift2      0
           FPAddSub_ExceptionModule      0
           FPAddSub_ExecutionModule      0
           FPAddSub_NormalizeModule      0
           FPAddSub_NormalizeShift1      0
           FPAddSub_NormalizeShift2      0
           FPAddSub_PrealignModule      0
           FPAddSub_RoundModule      0
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
       td_fused_top_ap_hadd_6_full_dsp_16      0
         FPAddSub                    0
           FPAddSub_AlignModule      0
           FPAddSub_AlignShift1      0
           FPAddSub_AlignShift2      0
           FPAddSub_ExceptionModule      0
           FPAddSub_ExecutionModule      0
           FPAddSub_NormalizeModule      0
           FPAddSub_NormalizeShift1      0
           FPAddSub_NormalizeShift2      0
           FPAddSub_PrealignModule      0
           FPAddSub_RoundModule      0
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1      0
       td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram      0

   Number of wires:                352
   Number of wire bits:           2448
   Number of public wires:         307
   Number of public wire bits:    2386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                261
     $add                           19
     $and                           13
     $dff                          618
     $dffe                         162
     $eq                            27
     $logic_not                      2
     $mux                          214
     $not                           11
     $or                             5
     $pmux                           4
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          35
     $sdffe                          1
     $sub                           13

End of script. Logfile hash: 379495877d, CPU: user 0.58s system 0.01s, MEM: 25.75 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 2x read_verilog (0 sec), 19% 4x opt_expr (0 sec), ...
