<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_160_1</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i108

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.i108:0 %i_15 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i108:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i108:2 %icmp_ln160 = icmp_eq  i16 %i_15, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i108:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i108:4 %add_ln160 = add i16 %i_15, i16 1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i108:5 %br_ln160 = br i1 %icmp_ln160, void %for.inc.i108.split, void %if.end70.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i108.split:1 %lshr_ln6 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_15, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i108.split:2 %zext_ln161 = zext i13 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:3 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:4 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:5 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:6 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="16">
<![CDATA[
for.inc.i108.split:7 %trunc_ln161 = trunc i16 %i_15

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:8 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:9 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:10 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:11 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:22 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:23 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:24 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i108.split:25 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i108.split:26 %switch_ln164 = switch i2 %trunc_ln161, void %arrayidx41.i105.case.3, i2 0, void %arrayidx41.i105.case.0, i2 1, void %arrayidx41.i105.case.1, i2 2, void %arrayidx41.i105.case.2

]]></Node>
<StgValue><ssdm name="switch_ln164"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx41.i105.exit:0 %store_ln160 = store i16 %add_ln160, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i105.exit:1 %br_ln160 = br void %for.inc.i108

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:8 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:9 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:10 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i108.split:11 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.i108.split:12 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln161

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i108.split:13 %bitcast_ln161 = bitcast i32 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln161"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:14 %xor_ln161 = xor i32 %bitcast_ln161, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln161"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i108.split:15 %bitcast_ln161_1 = bitcast i32 %xor_ln161

]]></Node>
<StgValue><ssdm name="bitcast_ln161_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="67" st_id="5" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="68" st_id="6" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="69" st_id="7" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="70" st_id="8" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="71" st_id="9" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:16 %tmp_7 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="72" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:17 %add_i2 = fadd i32 %tmp_7, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="73" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:17 %add_i2 = fadd i32 %tmp_7, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="74" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:17 %add_i2 = fadd i32 %tmp_7, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="75" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:17 %add_i2 = fadd i32 %tmp_7, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="76" st_id="14" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="77" st_id="15" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="78" st_id="16" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="79" st_id="17" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="80" st_id="18" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="81" st_id="19" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="82" st_id="20" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="83" st_id="21" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="84" st_id="22" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:18 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="85" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:19 %val = fmul i32 %tmp_6, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="86" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:19 %val = fmul i32 %tmp_6, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="87" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i108.split:0 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="88" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i108.split:19 %val = fmul i32 %tmp_6, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="89" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i108.split:20 %bitcast_ln164 = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln164"/></StgValue>
</operation>

<operation id="90" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i108.split:21 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln164, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="99" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
if.end70.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="91" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx41.i105.case.2:0 %store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="92" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i105.case.2:1 %br_ln164 = br void %arrayidx41.i105.exit

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="93" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx41.i105.case.1:0 %store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="94" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i105.case.1:1 %br_ln164 = br void %arrayidx41.i105.exit

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="95" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx41.i105.case.0:0 %store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="96" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i105.case.0:1 %br_ln164 = br void %arrayidx41.i105.exit

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="97" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx41.i105.case.3:0 %store_ln164 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="98" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln161" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i105.case.3:1 %br_ln164 = br void %arrayidx41.i105.exit

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="157" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="x_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="x_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="160" name="x_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="161" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="162" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="166" from="StgValue_165" to="i" fromId="165" toId="29">
</dataflow>
<dataflow id="168" from="StgValue_167" to="store_ln0" fromId="167" toId="30">
</dataflow>
<dataflow id="169" from="i" to="store_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="170" from="i" to="i_15" fromId="29" toId="32">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="171" toId="33">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specpipeline_ln0" fromId="173" toId="33">
</dataflow>
<dataflow id="176" from="StgValue_175" to="specpipeline_ln0" fromId="175" toId="33">
</dataflow>
<dataflow id="177" from="StgValue_165" to="specpipeline_ln0" fromId="165" toId="33">
</dataflow>
<dataflow id="178" from="StgValue_175" to="specpipeline_ln0" fromId="175" toId="33">
</dataflow>
<dataflow id="180" from="p_str" to="specpipeline_ln0" fromId="179" toId="33">
</dataflow>
<dataflow id="181" from="i_15" to="icmp_ln160" fromId="32" toId="34">
</dataflow>
<dataflow id="183" from="StgValue_182" to="icmp_ln160" fromId="182" toId="34">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="184" toId="35">
</dataflow>
<dataflow id="187" from="StgValue_186" to="empty" fromId="186" toId="35">
</dataflow>
<dataflow id="188" from="StgValue_186" to="empty" fromId="186" toId="35">
</dataflow>
<dataflow id="189" from="StgValue_186" to="empty" fromId="186" toId="35">
</dataflow>
<dataflow id="190" from="i_15" to="add_ln160" fromId="32" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_191" to="add_ln160" fromId="191" toId="36">
</dataflow>
<dataflow id="193" from="icmp_ln160" to="br_ln160" fromId="34" toId="37">
</dataflow>
<dataflow id="195" from="_ssdm_op_PartSelect.i13.i16.i32.i32" to="lshr_ln6" fromId="194" toId="38">
</dataflow>
<dataflow id="196" from="i_15" to="lshr_ln6" fromId="32" toId="38">
</dataflow>
<dataflow id="198" from="StgValue_197" to="lshr_ln6" fromId="197" toId="38">
</dataflow>
<dataflow id="200" from="StgValue_199" to="lshr_ln6" fromId="199" toId="38">
</dataflow>
<dataflow id="201" from="lshr_ln6" to="zext_ln161" fromId="38" toId="39">
</dataflow>
<dataflow id="202" from="x" to="x_addr" fromId="157" toId="40">
</dataflow>
<dataflow id="204" from="StgValue_203" to="x_addr" fromId="203" toId="40">
</dataflow>
<dataflow id="205" from="zext_ln161" to="x_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="206" from="x_2" to="x_2_addr" fromId="158" toId="41">
</dataflow>
<dataflow id="207" from="StgValue_203" to="x_2_addr" fromId="203" toId="41">
</dataflow>
<dataflow id="208" from="zext_ln161" to="x_2_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="209" from="x_4" to="x_4_addr" fromId="159" toId="42">
</dataflow>
<dataflow id="210" from="StgValue_203" to="x_4_addr" fromId="203" toId="42">
</dataflow>
<dataflow id="211" from="zext_ln161" to="x_4_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="212" from="x_6" to="x_6_addr" fromId="160" toId="43">
</dataflow>
<dataflow id="213" from="StgValue_203" to="x_6_addr" fromId="203" toId="43">
</dataflow>
<dataflow id="214" from="zext_ln161" to="x_6_addr" fromId="39" toId="43">
</dataflow>
<dataflow id="215" from="i_15" to="trunc_ln161" fromId="32" toId="44">
</dataflow>
<dataflow id="216" from="x_addr" to="x_load" fromId="40" toId="45">
</dataflow>
<dataflow id="217" from="x_2_addr" to="x_2_load" fromId="41" toId="46">
</dataflow>
<dataflow id="218" from="x_4_addr" to="x_4_load" fromId="42" toId="47">
</dataflow>
<dataflow id="219" from="x_6_addr" to="x_6_load" fromId="43" toId="48">
</dataflow>
<dataflow id="220" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40" fromId="161" toId="49">
</dataflow>
<dataflow id="221" from="StgValue_203" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40" fromId="203" toId="49">
</dataflow>
<dataflow id="222" from="zext_ln161" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40" fromId="39" toId="49">
</dataflow>
<dataflow id="223" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41" fromId="162" toId="50">
</dataflow>
<dataflow id="224" from="StgValue_203" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41" fromId="203" toId="50">
</dataflow>
<dataflow id="225" from="zext_ln161" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41" fromId="39" toId="50">
</dataflow>
<dataflow id="226" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42" fromId="163" toId="51">
</dataflow>
<dataflow id="227" from="StgValue_203" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42" fromId="203" toId="51">
</dataflow>
<dataflow id="228" from="zext_ln161" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42" fromId="39" toId="51">
</dataflow>
<dataflow id="229" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43" fromId="164" toId="52">
</dataflow>
<dataflow id="230" from="StgValue_203" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43" fromId="203" toId="52">
</dataflow>
<dataflow id="231" from="zext_ln161" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43" fromId="39" toId="52">
</dataflow>
<dataflow id="232" from="trunc_ln161" to="switch_ln164" fromId="44" toId="53">
</dataflow>
<dataflow id="234" from="StgValue_233" to="switch_ln164" fromId="233" toId="53">
</dataflow>
<dataflow id="236" from="StgValue_235" to="switch_ln164" fromId="235" toId="53">
</dataflow>
<dataflow id="238" from="StgValue_237" to="switch_ln164" fromId="237" toId="53">
</dataflow>
<dataflow id="239" from="add_ln160" to="store_ln160" fromId="36" toId="54">
</dataflow>
<dataflow id="240" from="i" to="store_ln160" fromId="29" toId="54">
</dataflow>
<dataflow id="241" from="x_addr" to="x_load" fromId="40" toId="56">
</dataflow>
<dataflow id="242" from="x_2_addr" to="x_2_load" fromId="41" toId="57">
</dataflow>
<dataflow id="243" from="x_4_addr" to="x_4_load" fromId="42" toId="58">
</dataflow>
<dataflow id="244" from="x_6_addr" to="x_6_load" fromId="43" toId="59">
</dataflow>
<dataflow id="246" from="_ssdm_op_Mux.ap_auto.4f32.i2" to="tmp_6" fromId="245" toId="60">
</dataflow>
<dataflow id="247" from="x_load" to="tmp_6" fromId="56" toId="60">
</dataflow>
<dataflow id="248" from="x_2_load" to="tmp_6" fromId="57" toId="60">
</dataflow>
<dataflow id="249" from="x_4_load" to="tmp_6" fromId="58" toId="60">
</dataflow>
<dataflow id="250" from="x_6_load" to="tmp_6" fromId="59" toId="60">
</dataflow>
<dataflow id="251" from="trunc_ln161" to="tmp_6" fromId="44" toId="60">
</dataflow>
<dataflow id="252" from="tmp_6" to="bitcast_ln161" fromId="60" toId="61">
</dataflow>
<dataflow id="253" from="bitcast_ln161" to="xor_ln161" fromId="61" toId="62">
</dataflow>
<dataflow id="255" from="StgValue_254" to="xor_ln161" fromId="254" toId="62">
</dataflow>
<dataflow id="256" from="xor_ln161" to="bitcast_ln161_1" fromId="62" toId="63">
</dataflow>
<dataflow id="258" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="64">
</dataflow>
<dataflow id="259" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="64">
</dataflow>
<dataflow id="260" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="65">
</dataflow>
<dataflow id="261" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="65">
</dataflow>
<dataflow id="262" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="66">
</dataflow>
<dataflow id="263" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="66">
</dataflow>
<dataflow id="264" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="67">
</dataflow>
<dataflow id="265" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="67">
</dataflow>
<dataflow id="266" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="68">
</dataflow>
<dataflow id="267" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="68">
</dataflow>
<dataflow id="268" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="69">
</dataflow>
<dataflow id="269" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="69">
</dataflow>
<dataflow id="270" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="70">
</dataflow>
<dataflow id="271" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="70">
</dataflow>
<dataflow id="272" from="llvm.exp.f32" to="tmp_7" fromId="257" toId="71">
</dataflow>
<dataflow id="273" from="bitcast_ln161_1" to="tmp_7" fromId="63" toId="71">
</dataflow>
<dataflow id="274" from="tmp_7" to="add_i2" fromId="71" toId="72">
</dataflow>
<dataflow id="276" from="StgValue_275" to="add_i2" fromId="275" toId="72">
</dataflow>
<dataflow id="277" from="tmp_7" to="add_i2" fromId="71" toId="73">
</dataflow>
<dataflow id="278" from="StgValue_275" to="add_i2" fromId="275" toId="73">
</dataflow>
<dataflow id="279" from="tmp_7" to="add_i2" fromId="71" toId="74">
</dataflow>
<dataflow id="280" from="StgValue_275" to="add_i2" fromId="275" toId="74">
</dataflow>
<dataflow id="281" from="tmp_7" to="add_i2" fromId="71" toId="75">
</dataflow>
<dataflow id="282" from="StgValue_275" to="add_i2" fromId="275" toId="75">
</dataflow>
<dataflow id="283" from="StgValue_275" to="sig" fromId="275" toId="76">
</dataflow>
<dataflow id="284" from="add_i2" to="sig" fromId="75" toId="76">
</dataflow>
<dataflow id="285" from="StgValue_275" to="sig" fromId="275" toId="77">
</dataflow>
<dataflow id="286" from="add_i2" to="sig" fromId="75" toId="77">
</dataflow>
<dataflow id="287" from="StgValue_275" to="sig" fromId="275" toId="78">
</dataflow>
<dataflow id="288" from="add_i2" to="sig" fromId="75" toId="78">
</dataflow>
<dataflow id="289" from="StgValue_275" to="sig" fromId="275" toId="79">
</dataflow>
<dataflow id="290" from="add_i2" to="sig" fromId="75" toId="79">
</dataflow>
<dataflow id="291" from="StgValue_275" to="sig" fromId="275" toId="80">
</dataflow>
<dataflow id="292" from="add_i2" to="sig" fromId="75" toId="80">
</dataflow>
<dataflow id="293" from="StgValue_275" to="sig" fromId="275" toId="81">
</dataflow>
<dataflow id="294" from="add_i2" to="sig" fromId="75" toId="81">
</dataflow>
<dataflow id="295" from="StgValue_275" to="sig" fromId="275" toId="82">
</dataflow>
<dataflow id="296" from="add_i2" to="sig" fromId="75" toId="82">
</dataflow>
<dataflow id="297" from="StgValue_275" to="sig" fromId="275" toId="83">
</dataflow>
<dataflow id="298" from="add_i2" to="sig" fromId="75" toId="83">
</dataflow>
<dataflow id="299" from="StgValue_275" to="sig" fromId="275" toId="84">
</dataflow>
<dataflow id="300" from="add_i2" to="sig" fromId="75" toId="84">
</dataflow>
<dataflow id="301" from="tmp_6" to="val" fromId="60" toId="85">
</dataflow>
<dataflow id="302" from="sig" to="val" fromId="84" toId="85">
</dataflow>
<dataflow id="303" from="tmp_6" to="val" fromId="60" toId="86">
</dataflow>
<dataflow id="304" from="sig" to="val" fromId="84" toId="86">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecLoopName" to="specloopname_ln160" fromId="305" toId="87">
</dataflow>
<dataflow id="308" from="empty_29" to="specloopname_ln160" fromId="307" toId="87">
</dataflow>
<dataflow id="309" from="tmp_6" to="val" fromId="60" toId="88">
</dataflow>
<dataflow id="310" from="sig" to="val" fromId="84" toId="88">
</dataflow>
<dataflow id="311" from="val" to="bitcast_ln164" fromId="88" toId="89">
</dataflow>
<dataflow id="313" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln" fromId="312" toId="90">
</dataflow>
<dataflow id="314" from="bitcast_ln164" to="trunc_ln" fromId="89" toId="90">
</dataflow>
<dataflow id="316" from="StgValue_315" to="trunc_ln" fromId="315" toId="90">
</dataflow>
<dataflow id="318" from="StgValue_317" to="trunc_ln" fromId="317" toId="90">
</dataflow>
<dataflow id="319" from="trunc_ln" to="store_ln164" fromId="90" toId="91">
</dataflow>
<dataflow id="320" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42" to="store_ln164" fromId="51" toId="91">
</dataflow>
<dataflow id="321" from="trunc_ln" to="store_ln164" fromId="90" toId="93">
</dataflow>
<dataflow id="322" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41" to="store_ln164" fromId="50" toId="93">
</dataflow>
<dataflow id="323" from="trunc_ln" to="store_ln164" fromId="90" toId="95">
</dataflow>
<dataflow id="324" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40" to="store_ln164" fromId="49" toId="95">
</dataflow>
<dataflow id="325" from="trunc_ln" to="store_ln164" fromId="90" toId="97">
</dataflow>
<dataflow id="326" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43" to="store_ln164" fromId="52" toId="97">
</dataflow>
<dataflow id="327" from="icmp_ln160" to="StgValue_2" fromId="34" toId="2">
</dataflow>
<dataflow id="328" from="trunc_ln161" to="StgValue_27" fromId="44" toId="27">
</dataflow>
<dataflow id="329" from="icmp_ln160" to="StgValue_26" fromId="34" toId="26">
</dataflow>
</dataflows>


</stg>
