
*** Running vivado
    with args -log Regs_ALU_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Regs_ALU_Top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Regs_ALU_Top.tcl -notrace
Command: synth_design -top Regs_ALU_Top -part xc7a100tcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22012
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Regs_ALU_Top' [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs_ALU_Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs_ALU' [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs_ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_ABF' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU_ABF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ABF' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ABF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ABF' (1#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ABF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_ABF' (3#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU_ABF.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs' [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (4#1) [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Regs_ALU' (5#1) [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs_ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DISP' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/DISP.v:24]
INFO: [Synth 8-6157] synthesizing module 'Fdiv' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Fdiv' (6#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Fdiv.v:24]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Display' (7#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DISP' (8#1) [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/DISP.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Regs_ALU_Top' (9#1) [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/sources_1/new/Regs_ALU_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.445 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1028.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/constrs_1/new/Regs_ALU_1.xdc]
Finished Parsing XDC File [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/constrs_1/new/Regs_ALU_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.srcs/constrs_1/new/Regs_ALU_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Regs_ALU_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Regs_ALU_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1053.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1053.488 ; gain = 25.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1053.488 ; gain = 25.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1053.488 ; gain = 25.043
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'C32_reg' [C:/Users/zhangtaoyuan/FPGA/Expr1_ALU/Expr1_ALU.srcs/sources_1/new/ALU.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1053.488 ; gain = 25.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.488 ; gain = 25.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1053.488 ; gain = 25.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1053.488 ; gain = 25.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1067.438 ; gain = 38.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    30|
|3     |LUT1   |     2|
|4     |LUT2   |    98|
|5     |LUT3   |    63|
|6     |LUT4   |   137|
|7     |LUT5   |   167|
|8     |LUT6   |   772|
|9     |MUXF7  |   284|
|10    |FDCE   |  1072|
|11    |FDPE   |    40|
|12    |LD     |     1|
|13    |IBUF   |    25|
|14    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1073.965 ; gain = 20.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1073.965 ; gain = 45.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1086.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1086.043 ; gain = 57.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhangtaoyuan/FPGA/Expr2_Regs/Expr2_Regs.runs/synth_1/Regs_ALU_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Regs_ALU_Top_utilization_synth.rpt -pb Regs_ALU_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 11 01:00:39 2021...
