// Seed: 200136320
module module_0 (
    output tri id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri1 id_7
);
  wire id_9;
endmodule
module module_1 (
    output tri id_0
);
  wire id_2;
  tri1 id_3, id_4, id_5;
  always disable id_6;
  assign id_4 = id_5;
  module_0(
      id_3, id_5, id_3, id_4, id_0, id_4, id_5, id_5
  );
  supply1 id_7;
  wire id_8;
  assign {{1{1'b0}}, id_7} = (1'b0);
  id_9(
      id_4, 1, id_0, 1'b0
  );
  initial $display;
endmodule
