// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_helm_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        S_buf_address0,
        S_buf_ce0,
        S_buf_q0,
        S_buf_address1,
        S_buf_ce1,
        S_buf_q1,
        S_buf_address2,
        S_buf_ce2,
        S_buf_q2,
        S_buf_address3,
        S_buf_ce3,
        S_buf_q3,
        S_buf_address4,
        S_buf_ce4,
        S_buf_q4,
        S_buf_address5,
        S_buf_ce5,
        S_buf_q5,
        S_buf_address6,
        S_buf_ce6,
        S_buf_q6,
        S_buf_address7,
        S_buf_ce7,
        S_buf_q7,
        S_buf_address8,
        S_buf_ce8,
        S_buf_q8,
        S_buf_address9,
        S_buf_ce9,
        S_buf_q9,
        S_buf_address10,
        S_buf_ce10,
        S_buf_q10,
        t1_address0,
        t1_ce0,
        t1_we0,
        t1_d0,
        u_buf_address0,
        u_buf_ce0,
        u_buf_q0,
        u_buf_address1,
        u_buf_ce1,
        u_buf_q1,
        u_buf_address2,
        u_buf_ce2,
        u_buf_q2,
        u_buf_address3,
        u_buf_ce3,
        u_buf_q3,
        u_buf_address4,
        u_buf_ce4,
        u_buf_q4,
        u_buf_address5,
        u_buf_ce5,
        u_buf_q5,
        u_buf_address6,
        u_buf_ce6,
        u_buf_q6,
        u_buf_address7,
        u_buf_ce7,
        u_buf_q7,
        u_buf_address8,
        u_buf_ce8,
        u_buf_q8,
        u_buf_address9,
        u_buf_ce9,
        u_buf_q9,
        u_buf_address10,
        u_buf_ce10,
        u_buf_q10,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n,
        grp_fu_170_p_din0,
        grp_fu_170_p_din1,
        grp_fu_170_p_opcode,
        grp_fu_170_p_dout0,
        grp_fu_170_p_ce,
        grp_fu_174_p_din0,
        grp_fu_174_p_din1,
        grp_fu_174_p_dout0,
        grp_fu_174_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] S_buf_address0;
output   S_buf_ce0;
input  [63:0] S_buf_q0;
output  [6:0] S_buf_address1;
output   S_buf_ce1;
input  [63:0] S_buf_q1;
output  [6:0] S_buf_address2;
output   S_buf_ce2;
input  [63:0] S_buf_q2;
output  [6:0] S_buf_address3;
output   S_buf_ce3;
input  [63:0] S_buf_q3;
output  [6:0] S_buf_address4;
output   S_buf_ce4;
input  [63:0] S_buf_q4;
output  [6:0] S_buf_address5;
output   S_buf_ce5;
input  [63:0] S_buf_q5;
output  [6:0] S_buf_address6;
output   S_buf_ce6;
input  [63:0] S_buf_q6;
output  [6:0] S_buf_address7;
output   S_buf_ce7;
input  [63:0] S_buf_q7;
output  [6:0] S_buf_address8;
output   S_buf_ce8;
input  [63:0] S_buf_q8;
output  [6:0] S_buf_address9;
output   S_buf_ce9;
input  [63:0] S_buf_q9;
output  [6:0] S_buf_address10;
output   S_buf_ce10;
input  [63:0] S_buf_q10;
output  [10:0] t1_address0;
output   t1_ce0;
output   t1_we0;
output  [63:0] t1_d0;
output  [10:0] u_buf_address0;
output   u_buf_ce0;
input  [63:0] u_buf_q0;
output  [10:0] u_buf_address1;
output   u_buf_ce1;
input  [63:0] u_buf_q1;
output  [10:0] u_buf_address2;
output   u_buf_ce2;
input  [63:0] u_buf_q2;
output  [10:0] u_buf_address3;
output   u_buf_ce3;
input  [63:0] u_buf_q3;
output  [10:0] u_buf_address4;
output   u_buf_ce4;
input  [63:0] u_buf_q4;
output  [10:0] u_buf_address5;
output   u_buf_ce5;
input  [63:0] u_buf_q5;
output  [10:0] u_buf_address6;
output   u_buf_ce6;
input  [63:0] u_buf_q6;
output  [10:0] u_buf_address7;
output   u_buf_ce7;
input  [63:0] u_buf_q7;
output  [10:0] u_buf_address8;
output   u_buf_ce8;
input  [63:0] u_buf_q8;
output  [10:0] u_buf_address9;
output   u_buf_ce9;
input  [63:0] u_buf_q9;
output  [10:0] u_buf_address10;
output   u_buf_ce10;
input  [63:0] u_buf_q10;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;
output  [63:0] grp_fu_170_p_din0;
output  [63:0] grp_fu_170_p_din1;
output  [1:0] grp_fu_170_p_opcode;
input  [63:0] grp_fu_170_p_dout0;
output   grp_fu_170_p_ce;
output  [63:0] grp_fu_174_p_din0;
output  [63:0] grp_fu_174_p_din1;
input  [63:0] grp_fu_174_p_dout0;
output   grp_fu_174_p_ce;

reg ap_idle;
reg S_buf_ce0;
reg S_buf_ce1;
reg S_buf_ce2;
reg S_buf_ce3;
reg S_buf_ce4;
reg S_buf_ce5;
reg S_buf_ce6;
reg S_buf_ce7;
reg S_buf_ce8;
reg S_buf_ce9;
reg S_buf_ce10;
reg t1_ce0;
reg t1_we0;
reg u_buf_ce0;
reg u_buf_ce1;
reg u_buf_ce2;
reg u_buf_ce3;
reg u_buf_ce4;
reg u_buf_ce5;
reg u_buf_ce6;
reg u_buf_ce7;
reg u_buf_ce8;
reg u_buf_ce9;
reg u_buf_ce10;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln7_fu_522_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln7_reg_1043;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln8_fu_543_p2;
reg   [0:0] icmp_ln8_reg_1047;
wire   [6:0] mul_ln7_1_fu_579_p2;
reg   [6:0] mul_ln7_1_reg_1059;
wire   [0:0] and_ln7_fu_602_p2;
reg   [0:0] and_ln7_reg_1078;
wire   [3:0] select_ln8_fu_614_p3;
reg   [3:0] select_ln8_reg_1085;
reg   [63:0] S_buf_load_reg_1095;
reg   [63:0] S_buf_load_reg_1095_pp0_iter2_reg;
reg   [63:0] S_buf_load_reg_1095_pp0_iter3_reg;
reg   [63:0] S_buf_load_reg_1095_pp0_iter4_reg;
wire   [10:0] select_ln8_2_fu_843_p3;
reg   [10:0] select_ln8_2_reg_1150;
wire   [6:0] add_ln11_1_fu_860_p2;
reg   [6:0] add_ln11_1_reg_1155;
reg   [63:0] S_buf_load_1_reg_1160;
reg   [63:0] S_buf_load_1_reg_1160_pp0_iter3_reg;
reg   [63:0] S_buf_load_1_reg_1160_pp0_iter4_reg;
reg   [63:0] S_buf_load_2_reg_1165;
reg   [63:0] S_buf_load_2_reg_1165_pp0_iter3_reg;
reg   [63:0] S_buf_load_2_reg_1165_pp0_iter4_reg;
reg   [63:0] S_buf_load_3_reg_1170;
reg   [63:0] S_buf_load_3_reg_1170_pp0_iter3_reg;
reg   [63:0] S_buf_load_3_reg_1170_pp0_iter4_reg;
reg   [63:0] S_buf_load_4_reg_1175;
reg   [63:0] S_buf_load_4_reg_1175_pp0_iter3_reg;
reg   [63:0] S_buf_load_4_reg_1175_pp0_iter4_reg;
reg   [63:0] S_buf_load_5_reg_1180;
reg   [63:0] S_buf_load_5_reg_1180_pp0_iter3_reg;
reg   [63:0] S_buf_load_5_reg_1180_pp0_iter4_reg;
reg   [63:0] S_buf_load_6_reg_1185;
reg   [63:0] S_buf_load_6_reg_1185_pp0_iter3_reg;
reg   [63:0] S_buf_load_6_reg_1185_pp0_iter4_reg;
reg   [63:0] S_buf_load_7_reg_1190;
reg   [63:0] S_buf_load_7_reg_1190_pp0_iter3_reg;
reg   [63:0] S_buf_load_7_reg_1190_pp0_iter4_reg;
reg   [63:0] S_buf_load_8_reg_1195;
reg   [63:0] S_buf_load_8_reg_1195_pp0_iter3_reg;
reg   [63:0] S_buf_load_8_reg_1195_pp0_iter4_reg;
reg   [63:0] S_buf_load_9_reg_1200;
reg   [63:0] S_buf_load_9_reg_1200_pp0_iter3_reg;
reg   [63:0] S_buf_load_9_reg_1200_pp0_iter4_reg;
reg   [63:0] S_buf_load_10_reg_1205;
reg   [63:0] S_buf_load_10_reg_1205_pp0_iter3_reg;
reg   [63:0] S_buf_load_10_reg_1205_pp0_iter4_reg;
wire   [10:0] grp_fu_982_p3;
reg   [10:0] add_ln11_reg_1215;
reg   [10:0] add_ln11_reg_1215_pp0_iter4_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter5_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter6_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter7_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter8_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter9_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter10_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter11_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter12_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter13_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter14_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter15_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter16_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter17_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter18_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter19_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter20_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter21_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter22_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter23_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter24_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter25_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter26_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter27_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter28_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter29_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter30_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter31_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter32_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter33_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter34_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter35_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter36_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter37_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter38_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter39_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter40_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter41_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter42_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter43_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter44_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter45_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter46_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter47_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter48_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter49_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter50_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter51_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter52_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter53_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter54_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter55_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter56_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter57_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter58_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter59_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter60_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter61_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter62_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter63_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter64_reg;
reg   [10:0] add_ln11_reg_1215_pp0_iter65_reg;
reg   [63:0] u_buf_load_reg_1275;
reg   [63:0] u_buf_load_1_reg_1280;
reg   [63:0] u_buf_load_2_reg_1285;
reg   [63:0] u_buf_load_3_reg_1290;
reg   [63:0] u_buf_load_4_reg_1295;
reg   [63:0] u_buf_load_5_reg_1300;
reg   [63:0] u_buf_load_6_reg_1305;
reg   [63:0] u_buf_load_7_reg_1310;
reg   [63:0] u_buf_load_8_reg_1315;
reg   [63:0] u_buf_load_9_reg_1320;
reg   [63:0] u_buf_load_10_reg_1325;
reg   [63:0] mul31_i_reg_1330;
wire   [63:0] grp_fu_454_p2;
reg   [63:0] mul31_i_1_reg_1335;
reg   [63:0] mul31_i_1_reg_1335_pp0_iter11_reg;
reg   [63:0] mul31_i_1_reg_1335_pp0_iter12_reg;
reg   [63:0] mul31_i_1_reg_1335_pp0_iter13_reg;
reg   [63:0] mul31_i_1_reg_1335_pp0_iter14_reg;
reg   [63:0] mul31_i_1_reg_1335_pp0_iter15_reg;
wire   [63:0] grp_fu_458_p2;
reg   [63:0] mul31_i_2_reg_1340;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter11_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter12_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter13_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter14_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter15_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter16_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter17_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter18_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter19_reg;
reg   [63:0] mul31_i_2_reg_1340_pp0_iter20_reg;
wire   [63:0] grp_fu_462_p2;
reg   [63:0] mul31_i_3_reg_1345;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter11_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter12_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter13_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter14_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter15_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter16_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter17_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter18_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter19_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter20_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter21_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter22_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter23_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter24_reg;
reg   [63:0] mul31_i_3_reg_1345_pp0_iter25_reg;
wire   [63:0] grp_fu_466_p2;
reg   [63:0] mul31_i_4_reg_1350;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter11_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter12_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter13_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter14_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter15_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter16_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter17_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter18_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter19_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter20_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter21_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter22_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter23_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter24_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter25_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter26_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter27_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter28_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter29_reg;
reg   [63:0] mul31_i_4_reg_1350_pp0_iter30_reg;
wire   [63:0] grp_fu_470_p2;
reg   [63:0] mul31_i_5_reg_1355;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter11_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter12_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter13_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter14_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter15_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter16_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter17_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter18_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter19_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter20_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter21_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter22_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter23_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter24_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter25_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter26_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter27_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter28_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter29_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter30_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter31_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter32_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter33_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter34_reg;
reg   [63:0] mul31_i_5_reg_1355_pp0_iter35_reg;
wire   [63:0] grp_fu_474_p2;
reg   [63:0] mul31_i_6_reg_1360;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter11_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter12_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter13_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter14_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter15_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter16_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter17_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter18_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter19_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter20_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter21_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter22_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter23_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter24_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter25_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter26_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter27_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter28_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter29_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter30_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter31_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter32_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter33_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter34_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter35_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter36_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter37_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter38_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter39_reg;
reg   [63:0] mul31_i_6_reg_1360_pp0_iter40_reg;
wire   [63:0] grp_fu_478_p2;
reg   [63:0] mul31_i_7_reg_1365;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter11_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter12_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter13_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter14_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter15_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter16_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter17_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter18_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter19_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter20_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter21_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter22_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter23_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter24_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter25_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter26_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter27_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter28_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter29_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter30_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter31_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter32_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter33_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter34_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter35_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter36_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter37_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter38_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter39_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter40_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter41_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter42_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter43_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter44_reg;
reg   [63:0] mul31_i_7_reg_1365_pp0_iter45_reg;
wire   [63:0] grp_fu_482_p2;
reg   [63:0] mul31_i_8_reg_1370;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter11_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter12_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter13_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter14_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter15_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter16_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter17_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter18_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter19_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter20_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter21_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter22_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter23_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter24_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter25_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter26_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter27_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter28_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter29_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter30_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter31_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter32_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter33_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter34_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter35_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter36_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter37_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter38_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter39_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter40_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter41_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter42_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter43_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter44_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter45_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter46_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter47_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter48_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter49_reg;
reg   [63:0] mul31_i_8_reg_1370_pp0_iter50_reg;
wire   [63:0] grp_fu_486_p2;
reg   [63:0] mul31_i_9_reg_1375;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter11_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter12_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter13_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter14_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter15_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter16_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter17_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter18_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter19_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter20_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter21_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter22_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter23_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter24_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter25_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter26_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter27_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter28_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter29_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter30_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter31_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter32_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter33_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter34_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter35_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter36_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter37_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter38_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter39_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter40_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter41_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter42_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter43_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter44_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter45_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter46_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter47_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter48_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter49_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter50_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter51_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter52_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter53_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter54_reg;
reg   [63:0] mul31_i_9_reg_1375_pp0_iter55_reg;
wire   [63:0] grp_fu_490_p2;
reg   [63:0] mul31_i_s_reg_1380;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter11_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter12_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter13_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter14_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter15_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter16_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter17_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter18_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter19_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter20_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter21_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter22_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter23_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter24_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter25_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter26_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter27_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter28_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter29_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter30_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter31_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter32_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter33_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter34_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter35_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter36_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter37_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter38_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter39_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter40_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter41_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter42_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter43_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter44_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter45_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter46_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter47_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter48_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter49_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter50_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter51_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter52_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter53_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter54_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter55_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter56_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter57_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter58_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter59_reg;
reg   [63:0] mul31_i_s_reg_1380_pp0_iter60_reg;
reg   [63:0] add32_i_reg_1385;
wire   [63:0] grp_fu_410_p2;
reg   [63:0] add32_i_1_reg_1390;
wire   [63:0] grp_fu_414_p2;
reg   [63:0] add32_i_2_reg_1395;
wire   [63:0] grp_fu_418_p2;
reg   [63:0] add32_i_3_reg_1400;
wire   [63:0] grp_fu_422_p2;
reg   [63:0] add32_i_4_reg_1405;
wire   [63:0] grp_fu_426_p2;
reg   [63:0] add32_i_5_reg_1410;
wire   [63:0] grp_fu_430_p2;
reg   [63:0] add32_i_6_reg_1415;
wire   [63:0] grp_fu_434_p2;
reg   [63:0] add32_i_7_reg_1420;
wire   [63:0] grp_fu_438_p2;
reg   [63:0] add32_i_8_reg_1425;
wire   [63:0] grp_fu_442_p2;
reg   [63:0] add32_i_9_reg_1430;
wire   [63:0] grp_fu_446_p2;
reg   [63:0] add32_i_s_reg_1435;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln7_2_fu_585_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln7_3_fu_701_p1;
wire   [63:0] zext_ln7_4_fu_711_p1;
wire   [63:0] zext_ln7_5_fu_721_p1;
wire   [63:0] zext_ln7_6_fu_731_p1;
wire   [63:0] zext_ln7_7_fu_741_p1;
wire   [63:0] zext_ln7_8_fu_751_p1;
wire   [63:0] zext_ln7_9_fu_761_p1;
wire   [63:0] zext_ln7_10_fu_771_p1;
wire   [63:0] zext_ln7_11_fu_781_p1;
wire   [63:0] zext_ln7_12_fu_791_p1;
wire   [63:0] zext_ln14_1_fu_874_p1;
wire   [63:0] zext_ln14_2_fu_883_p1;
wire   [63:0] zext_ln14_3_fu_893_p1;
wire   [63:0] zext_ln14_4_fu_903_p1;
wire   [63:0] zext_ln14_5_fu_913_p1;
wire   [63:0] zext_ln14_6_fu_923_p1;
wire   [63:0] zext_ln14_7_fu_933_p1;
wire   [63:0] zext_ln14_8_fu_943_p1;
wire   [63:0] zext_ln14_9_fu_953_p1;
wire   [63:0] zext_ln14_10_fu_963_p1;
wire   [63:0] zext_ln14_11_fu_973_p1;
wire   [63:0] zext_ln11_fu_978_p1;
reg   [3:0] c3_fu_106;
wire   [3:0] add_ln9_fu_626_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_c3_load;
reg   [3:0] c2_fu_110;
wire   [3:0] select_ln8_3_fu_850_p3;
reg   [7:0] indvar_flatten_fu_114;
wire   [7:0] select_ln8_4_fu_638_p3;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [3:0] c1_fu_118;
wire   [3:0] select_ln7_1_fu_555_p3;
reg   [3:0] ap_sig_allocacmp_c1_load;
reg   [10:0] indvar_flatten43_fu_122;
wire   [10:0] add_ln7_fu_528_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten43_load;
wire   [3:0] add_ln7_11_fu_549_p2;
wire   [3:0] select_ln7_3_fu_567_p3;
wire   [3:0] mul_ln7_1_fu_579_p0;
wire   [4:0] mul_ln7_1_fu_579_p1;
wire   [0:0] icmp_ln9_fu_596_p2;
wire   [0:0] xor_ln7_fu_590_p2;
wire   [0:0] or_ln8_fu_608_p2;
wire   [7:0] add_ln8_1_fu_632_p2;
wire   [3:0] empty_fu_677_p0;
wire   [4:0] empty_fu_677_p1;
wire   [3:0] empty_56_fu_683_p0;
wire   [7:0] empty_56_fu_683_p1;
wire   [6:0] add_ln7_1_fu_696_p2;
wire   [6:0] add_ln7_2_fu_706_p2;
wire   [6:0] add_ln7_3_fu_716_p2;
wire   [6:0] add_ln7_4_fu_726_p2;
wire   [6:0] add_ln7_5_fu_736_p2;
wire   [6:0] add_ln7_6_fu_746_p2;
wire   [6:0] add_ln7_7_fu_756_p2;
wire   [6:0] add_ln7_8_fu_766_p2;
wire   [6:0] add_ln7_9_fu_776_p2;
wire   [6:0] add_ln7_10_fu_786_p2;
wire   [6:0] empty_fu_677_p2;
wire   [10:0] empty_56_fu_683_p2;
wire   [3:0] select_ln7_fu_689_p3;
wire   [3:0] add_ln8_fu_810_p2;
wire   [3:0] p_mid1_fu_824_p0;
wire   [4:0] p_mid1_fu_824_p1;
wire   [6:0] p_mid1_fu_824_p2;
wire   [6:0] select_ln7_4_fu_796_p3;
wire   [3:0] p_mid13_fu_837_p0;
wire   [7:0] p_mid13_fu_837_p1;
wire   [10:0] p_mid13_fu_837_p2;
wire   [10:0] select_ln7_5_fu_803_p3;
wire   [6:0] select_ln8_1_fu_830_p3;
wire   [6:0] c3_cast11_fu_857_p1;
wire   [10:0] grp_fu_990_p3;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_1_fu_878_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_2_fu_888_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_3_fu_898_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_4_fu_908_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_5_fu_918_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_6_fu_928_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_7_fu_938_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_8_fu_948_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_9_fu_958_p2;
(* use_dsp48 = "no" *) wire   [10:0] add_ln14_10_fu_968_p2;
wire   [3:0] grp_fu_982_p0;
wire   [6:0] grp_fu_982_p1;
wire   [6:0] grp_fu_982_p2;
wire   [3:0] grp_fu_990_p0;
wire   [3:0] grp_fu_990_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire   [10:0] empty_56_fu_683_p00;
wire   [6:0] empty_fu_677_p00;
wire   [10:0] grp_fu_982_p00;
wire   [10:0] grp_fu_982_p20;
wire   [7:0] grp_fu_990_p00;
wire   [6:0] mul_ln7_1_fu_579_p00;
wire   [10:0] p_mid13_fu_837_p00;
wire   [6:0] p_mid1_fu_824_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_done_reg = 1'b0;
end

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_reg_1385),
    .din1(mul31_i_1_reg_1335_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_410_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_1_reg_1390),
    .din1(mul31_i_2_reg_1340_pp0_iter20_reg),
    .ce(1'b1),
    .dout(grp_fu_414_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_2_reg_1395),
    .din1(mul31_i_3_reg_1345_pp0_iter25_reg),
    .ce(1'b1),
    .dout(grp_fu_418_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_3_reg_1400),
    .din1(mul31_i_4_reg_1350_pp0_iter30_reg),
    .ce(1'b1),
    .dout(grp_fu_422_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_4_reg_1405),
    .din1(mul31_i_5_reg_1355_pp0_iter35_reg),
    .ce(1'b1),
    .dout(grp_fu_426_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_5_reg_1410),
    .din1(mul31_i_6_reg_1360_pp0_iter40_reg),
    .ce(1'b1),
    .dout(grp_fu_430_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_6_reg_1415),
    .din1(mul31_i_7_reg_1365_pp0_iter45_reg),
    .ce(1'b1),
    .dout(grp_fu_434_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_7_reg_1420),
    .din1(mul31_i_8_reg_1370_pp0_iter50_reg),
    .ce(1'b1),
    .dout(grp_fu_438_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_8_reg_1425),
    .din1(mul31_i_9_reg_1375_pp0_iter55_reg),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add32_i_9_reg_1430),
    .din1(mul31_i_s_reg_1380_pp0_iter60_reg),
    .ce(1'b1),
    .dout(grp_fu_446_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_1_reg_1160_pp0_iter4_reg),
    .din1(u_buf_load_1_reg_1280),
    .ce(1'b1),
    .dout(grp_fu_454_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_2_reg_1165_pp0_iter4_reg),
    .din1(u_buf_load_2_reg_1285),
    .ce(1'b1),
    .dout(grp_fu_458_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_3_reg_1170_pp0_iter4_reg),
    .din1(u_buf_load_3_reg_1290),
    .ce(1'b1),
    .dout(grp_fu_462_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_4_reg_1175_pp0_iter4_reg),
    .din1(u_buf_load_4_reg_1295),
    .ce(1'b1),
    .dout(grp_fu_466_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_5_reg_1180_pp0_iter4_reg),
    .din1(u_buf_load_5_reg_1300),
    .ce(1'b1),
    .dout(grp_fu_470_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_6_reg_1185_pp0_iter4_reg),
    .din1(u_buf_load_6_reg_1305),
    .ce(1'b1),
    .dout(grp_fu_474_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_7_reg_1190_pp0_iter4_reg),
    .din1(u_buf_load_7_reg_1310),
    .ce(1'b1),
    .dout(grp_fu_478_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_8_reg_1195_pp0_iter4_reg),
    .din1(u_buf_load_8_reg_1315),
    .ce(1'b1),
    .dout(grp_fu_482_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_9_reg_1200_pp0_iter4_reg),
    .din1(u_buf_load_9_reg_1320),
    .ce(1'b1),
    .dout(grp_fu_486_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(S_buf_load_10_reg_1205_pp0_iter4_reg),
    .din1(u_buf_load_10_reg_1325),
    .ce(1'b1),
    .dout(grp_fu_490_p2)
);

krnl_helm_mul_4ns_5ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_4ns_5ns_7_1_1_U49(
    .din0(mul_ln7_1_fu_579_p0),
    .din1(mul_ln7_1_fu_579_p1),
    .dout(mul_ln7_1_fu_579_p2)
);

krnl_helm_mul_4ns_5ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_4ns_5ns_7_1_1_U50(
    .din0(empty_fu_677_p0),
    .din1(empty_fu_677_p1),
    .dout(empty_fu_677_p2)
);

krnl_helm_mul_4ns_8ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_4ns_8ns_11_1_1_U51(
    .din0(empty_56_fu_683_p0),
    .din1(empty_56_fu_683_p1),
    .dout(empty_56_fu_683_p2)
);

krnl_helm_mul_4ns_5ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_4ns_5ns_7_1_1_U52(
    .din0(p_mid1_fu_824_p0),
    .din1(p_mid1_fu_824_p1),
    .dout(p_mid1_fu_824_p2)
);

krnl_helm_mul_4ns_8ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_4ns_8ns_11_1_1_U53(
    .din0(p_mid13_fu_837_p0),
    .din1(p_mid13_fu_837_p1),
    .dout(p_mid13_fu_837_p2)
);

krnl_helm_mac_muladd_4ns_7ns_7ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mac_muladd_4ns_7ns_7ns_11_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_982_p0),
    .din1(grp_fu_982_p1),
    .din2(grp_fu_982_p2),
    .ce(1'b1),
    .dout(grp_fu_982_p3)
);

krnl_helm_mac_muladd_4ns_4ns_11ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
mac_muladd_4ns_4ns_11ns_11_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_990_p0),
    .din1(grp_fu_990_p1),
    .din2(select_ln8_2_reg_1150),
    .ce(1'b1),
    .dout(grp_fu_990_p3)
);

krnl_helm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter65_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln7_fu_522_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            c1_fu_118 <= select_ln7_1_fu_555_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            c1_fu_118 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            c2_fu_110 <= 4'd0;
        end else if (((icmp_ln7_reg_1043 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            c2_fu_110 <= select_ln8_3_fu_850_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln7_fu_522_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            c3_fu_106 <= add_ln9_fu_626_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c3_fu_106 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln7_fu_522_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten43_fu_122 <= add_ln7_fu_528_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten43_fu_122 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln7_fu_522_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_114 <= select_ln8_4_fu_638_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_114 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        S_buf_load_10_reg_1205 <= S_buf_q0;
        S_buf_load_1_reg_1160 <= S_buf_q9;
        S_buf_load_2_reg_1165 <= S_buf_q8;
        S_buf_load_3_reg_1170 <= S_buf_q7;
        S_buf_load_4_reg_1175 <= S_buf_q6;
        S_buf_load_5_reg_1180 <= S_buf_q5;
        S_buf_load_6_reg_1185 <= S_buf_q4;
        S_buf_load_7_reg_1190 <= S_buf_q3;
        S_buf_load_8_reg_1195 <= S_buf_q2;
        S_buf_load_9_reg_1200 <= S_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        S_buf_load_10_reg_1205_pp0_iter3_reg <= S_buf_load_10_reg_1205;
        S_buf_load_10_reg_1205_pp0_iter4_reg <= S_buf_load_10_reg_1205_pp0_iter3_reg;
        S_buf_load_1_reg_1160_pp0_iter3_reg <= S_buf_load_1_reg_1160;
        S_buf_load_1_reg_1160_pp0_iter4_reg <= S_buf_load_1_reg_1160_pp0_iter3_reg;
        S_buf_load_2_reg_1165_pp0_iter3_reg <= S_buf_load_2_reg_1165;
        S_buf_load_2_reg_1165_pp0_iter4_reg <= S_buf_load_2_reg_1165_pp0_iter3_reg;
        S_buf_load_3_reg_1170_pp0_iter3_reg <= S_buf_load_3_reg_1170;
        S_buf_load_3_reg_1170_pp0_iter4_reg <= S_buf_load_3_reg_1170_pp0_iter3_reg;
        S_buf_load_4_reg_1175_pp0_iter3_reg <= S_buf_load_4_reg_1175;
        S_buf_load_4_reg_1175_pp0_iter4_reg <= S_buf_load_4_reg_1175_pp0_iter3_reg;
        S_buf_load_5_reg_1180_pp0_iter3_reg <= S_buf_load_5_reg_1180;
        S_buf_load_5_reg_1180_pp0_iter4_reg <= S_buf_load_5_reg_1180_pp0_iter3_reg;
        S_buf_load_6_reg_1185_pp0_iter3_reg <= S_buf_load_6_reg_1185;
        S_buf_load_6_reg_1185_pp0_iter4_reg <= S_buf_load_6_reg_1185_pp0_iter3_reg;
        S_buf_load_7_reg_1190_pp0_iter3_reg <= S_buf_load_7_reg_1190;
        S_buf_load_7_reg_1190_pp0_iter4_reg <= S_buf_load_7_reg_1190_pp0_iter3_reg;
        S_buf_load_8_reg_1195_pp0_iter3_reg <= S_buf_load_8_reg_1195;
        S_buf_load_8_reg_1195_pp0_iter4_reg <= S_buf_load_8_reg_1195_pp0_iter3_reg;
        S_buf_load_9_reg_1200_pp0_iter3_reg <= S_buf_load_9_reg_1200;
        S_buf_load_9_reg_1200_pp0_iter4_reg <= S_buf_load_9_reg_1200_pp0_iter3_reg;
        S_buf_load_reg_1095_pp0_iter2_reg <= S_buf_load_reg_1095;
        S_buf_load_reg_1095_pp0_iter3_reg <= S_buf_load_reg_1095_pp0_iter2_reg;
        S_buf_load_reg_1095_pp0_iter4_reg <= S_buf_load_reg_1095_pp0_iter3_reg;
        add32_i_1_reg_1390 <= grp_fu_410_p2;
        add32_i_2_reg_1395 <= grp_fu_414_p2;
        add32_i_3_reg_1400 <= grp_fu_418_p2;
        add32_i_4_reg_1405 <= grp_fu_422_p2;
        add32_i_5_reg_1410 <= grp_fu_426_p2;
        add32_i_6_reg_1415 <= grp_fu_430_p2;
        add32_i_7_reg_1420 <= grp_fu_434_p2;
        add32_i_8_reg_1425 <= grp_fu_438_p2;
        add32_i_9_reg_1430 <= grp_fu_442_p2;
        add32_i_reg_1385 <= grp_fu_170_p_dout0;
        add32_i_s_reg_1435 <= grp_fu_446_p2;
        add_ln11_reg_1215_pp0_iter10_reg <= add_ln11_reg_1215_pp0_iter9_reg;
        add_ln11_reg_1215_pp0_iter11_reg <= add_ln11_reg_1215_pp0_iter10_reg;
        add_ln11_reg_1215_pp0_iter12_reg <= add_ln11_reg_1215_pp0_iter11_reg;
        add_ln11_reg_1215_pp0_iter13_reg <= add_ln11_reg_1215_pp0_iter12_reg;
        add_ln11_reg_1215_pp0_iter14_reg <= add_ln11_reg_1215_pp0_iter13_reg;
        add_ln11_reg_1215_pp0_iter15_reg <= add_ln11_reg_1215_pp0_iter14_reg;
        add_ln11_reg_1215_pp0_iter16_reg <= add_ln11_reg_1215_pp0_iter15_reg;
        add_ln11_reg_1215_pp0_iter17_reg <= add_ln11_reg_1215_pp0_iter16_reg;
        add_ln11_reg_1215_pp0_iter18_reg <= add_ln11_reg_1215_pp0_iter17_reg;
        add_ln11_reg_1215_pp0_iter19_reg <= add_ln11_reg_1215_pp0_iter18_reg;
        add_ln11_reg_1215_pp0_iter20_reg <= add_ln11_reg_1215_pp0_iter19_reg;
        add_ln11_reg_1215_pp0_iter21_reg <= add_ln11_reg_1215_pp0_iter20_reg;
        add_ln11_reg_1215_pp0_iter22_reg <= add_ln11_reg_1215_pp0_iter21_reg;
        add_ln11_reg_1215_pp0_iter23_reg <= add_ln11_reg_1215_pp0_iter22_reg;
        add_ln11_reg_1215_pp0_iter24_reg <= add_ln11_reg_1215_pp0_iter23_reg;
        add_ln11_reg_1215_pp0_iter25_reg <= add_ln11_reg_1215_pp0_iter24_reg;
        add_ln11_reg_1215_pp0_iter26_reg <= add_ln11_reg_1215_pp0_iter25_reg;
        add_ln11_reg_1215_pp0_iter27_reg <= add_ln11_reg_1215_pp0_iter26_reg;
        add_ln11_reg_1215_pp0_iter28_reg <= add_ln11_reg_1215_pp0_iter27_reg;
        add_ln11_reg_1215_pp0_iter29_reg <= add_ln11_reg_1215_pp0_iter28_reg;
        add_ln11_reg_1215_pp0_iter30_reg <= add_ln11_reg_1215_pp0_iter29_reg;
        add_ln11_reg_1215_pp0_iter31_reg <= add_ln11_reg_1215_pp0_iter30_reg;
        add_ln11_reg_1215_pp0_iter32_reg <= add_ln11_reg_1215_pp0_iter31_reg;
        add_ln11_reg_1215_pp0_iter33_reg <= add_ln11_reg_1215_pp0_iter32_reg;
        add_ln11_reg_1215_pp0_iter34_reg <= add_ln11_reg_1215_pp0_iter33_reg;
        add_ln11_reg_1215_pp0_iter35_reg <= add_ln11_reg_1215_pp0_iter34_reg;
        add_ln11_reg_1215_pp0_iter36_reg <= add_ln11_reg_1215_pp0_iter35_reg;
        add_ln11_reg_1215_pp0_iter37_reg <= add_ln11_reg_1215_pp0_iter36_reg;
        add_ln11_reg_1215_pp0_iter38_reg <= add_ln11_reg_1215_pp0_iter37_reg;
        add_ln11_reg_1215_pp0_iter39_reg <= add_ln11_reg_1215_pp0_iter38_reg;
        add_ln11_reg_1215_pp0_iter40_reg <= add_ln11_reg_1215_pp0_iter39_reg;
        add_ln11_reg_1215_pp0_iter41_reg <= add_ln11_reg_1215_pp0_iter40_reg;
        add_ln11_reg_1215_pp0_iter42_reg <= add_ln11_reg_1215_pp0_iter41_reg;
        add_ln11_reg_1215_pp0_iter43_reg <= add_ln11_reg_1215_pp0_iter42_reg;
        add_ln11_reg_1215_pp0_iter44_reg <= add_ln11_reg_1215_pp0_iter43_reg;
        add_ln11_reg_1215_pp0_iter45_reg <= add_ln11_reg_1215_pp0_iter44_reg;
        add_ln11_reg_1215_pp0_iter46_reg <= add_ln11_reg_1215_pp0_iter45_reg;
        add_ln11_reg_1215_pp0_iter47_reg <= add_ln11_reg_1215_pp0_iter46_reg;
        add_ln11_reg_1215_pp0_iter48_reg <= add_ln11_reg_1215_pp0_iter47_reg;
        add_ln11_reg_1215_pp0_iter49_reg <= add_ln11_reg_1215_pp0_iter48_reg;
        add_ln11_reg_1215_pp0_iter4_reg <= add_ln11_reg_1215;
        add_ln11_reg_1215_pp0_iter50_reg <= add_ln11_reg_1215_pp0_iter49_reg;
        add_ln11_reg_1215_pp0_iter51_reg <= add_ln11_reg_1215_pp0_iter50_reg;
        add_ln11_reg_1215_pp0_iter52_reg <= add_ln11_reg_1215_pp0_iter51_reg;
        add_ln11_reg_1215_pp0_iter53_reg <= add_ln11_reg_1215_pp0_iter52_reg;
        add_ln11_reg_1215_pp0_iter54_reg <= add_ln11_reg_1215_pp0_iter53_reg;
        add_ln11_reg_1215_pp0_iter55_reg <= add_ln11_reg_1215_pp0_iter54_reg;
        add_ln11_reg_1215_pp0_iter56_reg <= add_ln11_reg_1215_pp0_iter55_reg;
        add_ln11_reg_1215_pp0_iter57_reg <= add_ln11_reg_1215_pp0_iter56_reg;
        add_ln11_reg_1215_pp0_iter58_reg <= add_ln11_reg_1215_pp0_iter57_reg;
        add_ln11_reg_1215_pp0_iter59_reg <= add_ln11_reg_1215_pp0_iter58_reg;
        add_ln11_reg_1215_pp0_iter5_reg <= add_ln11_reg_1215_pp0_iter4_reg;
        add_ln11_reg_1215_pp0_iter60_reg <= add_ln11_reg_1215_pp0_iter59_reg;
        add_ln11_reg_1215_pp0_iter61_reg <= add_ln11_reg_1215_pp0_iter60_reg;
        add_ln11_reg_1215_pp0_iter62_reg <= add_ln11_reg_1215_pp0_iter61_reg;
        add_ln11_reg_1215_pp0_iter63_reg <= add_ln11_reg_1215_pp0_iter62_reg;
        add_ln11_reg_1215_pp0_iter64_reg <= add_ln11_reg_1215_pp0_iter63_reg;
        add_ln11_reg_1215_pp0_iter65_reg <= add_ln11_reg_1215_pp0_iter64_reg;
        add_ln11_reg_1215_pp0_iter6_reg <= add_ln11_reg_1215_pp0_iter5_reg;
        add_ln11_reg_1215_pp0_iter7_reg <= add_ln11_reg_1215_pp0_iter6_reg;
        add_ln11_reg_1215_pp0_iter8_reg <= add_ln11_reg_1215_pp0_iter7_reg;
        add_ln11_reg_1215_pp0_iter9_reg <= add_ln11_reg_1215_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul31_i_1_reg_1335 <= grp_fu_454_p2;
        mul31_i_1_reg_1335_pp0_iter11_reg <= mul31_i_1_reg_1335;
        mul31_i_1_reg_1335_pp0_iter12_reg <= mul31_i_1_reg_1335_pp0_iter11_reg;
        mul31_i_1_reg_1335_pp0_iter13_reg <= mul31_i_1_reg_1335_pp0_iter12_reg;
        mul31_i_1_reg_1335_pp0_iter14_reg <= mul31_i_1_reg_1335_pp0_iter13_reg;
        mul31_i_1_reg_1335_pp0_iter15_reg <= mul31_i_1_reg_1335_pp0_iter14_reg;
        mul31_i_2_reg_1340 <= grp_fu_458_p2;
        mul31_i_2_reg_1340_pp0_iter11_reg <= mul31_i_2_reg_1340;
        mul31_i_2_reg_1340_pp0_iter12_reg <= mul31_i_2_reg_1340_pp0_iter11_reg;
        mul31_i_2_reg_1340_pp0_iter13_reg <= mul31_i_2_reg_1340_pp0_iter12_reg;
        mul31_i_2_reg_1340_pp0_iter14_reg <= mul31_i_2_reg_1340_pp0_iter13_reg;
        mul31_i_2_reg_1340_pp0_iter15_reg <= mul31_i_2_reg_1340_pp0_iter14_reg;
        mul31_i_2_reg_1340_pp0_iter16_reg <= mul31_i_2_reg_1340_pp0_iter15_reg;
        mul31_i_2_reg_1340_pp0_iter17_reg <= mul31_i_2_reg_1340_pp0_iter16_reg;
        mul31_i_2_reg_1340_pp0_iter18_reg <= mul31_i_2_reg_1340_pp0_iter17_reg;
        mul31_i_2_reg_1340_pp0_iter19_reg <= mul31_i_2_reg_1340_pp0_iter18_reg;
        mul31_i_2_reg_1340_pp0_iter20_reg <= mul31_i_2_reg_1340_pp0_iter19_reg;
        mul31_i_3_reg_1345 <= grp_fu_462_p2;
        mul31_i_3_reg_1345_pp0_iter11_reg <= mul31_i_3_reg_1345;
        mul31_i_3_reg_1345_pp0_iter12_reg <= mul31_i_3_reg_1345_pp0_iter11_reg;
        mul31_i_3_reg_1345_pp0_iter13_reg <= mul31_i_3_reg_1345_pp0_iter12_reg;
        mul31_i_3_reg_1345_pp0_iter14_reg <= mul31_i_3_reg_1345_pp0_iter13_reg;
        mul31_i_3_reg_1345_pp0_iter15_reg <= mul31_i_3_reg_1345_pp0_iter14_reg;
        mul31_i_3_reg_1345_pp0_iter16_reg <= mul31_i_3_reg_1345_pp0_iter15_reg;
        mul31_i_3_reg_1345_pp0_iter17_reg <= mul31_i_3_reg_1345_pp0_iter16_reg;
        mul31_i_3_reg_1345_pp0_iter18_reg <= mul31_i_3_reg_1345_pp0_iter17_reg;
        mul31_i_3_reg_1345_pp0_iter19_reg <= mul31_i_3_reg_1345_pp0_iter18_reg;
        mul31_i_3_reg_1345_pp0_iter20_reg <= mul31_i_3_reg_1345_pp0_iter19_reg;
        mul31_i_3_reg_1345_pp0_iter21_reg <= mul31_i_3_reg_1345_pp0_iter20_reg;
        mul31_i_3_reg_1345_pp0_iter22_reg <= mul31_i_3_reg_1345_pp0_iter21_reg;
        mul31_i_3_reg_1345_pp0_iter23_reg <= mul31_i_3_reg_1345_pp0_iter22_reg;
        mul31_i_3_reg_1345_pp0_iter24_reg <= mul31_i_3_reg_1345_pp0_iter23_reg;
        mul31_i_3_reg_1345_pp0_iter25_reg <= mul31_i_3_reg_1345_pp0_iter24_reg;
        mul31_i_4_reg_1350 <= grp_fu_466_p2;
        mul31_i_4_reg_1350_pp0_iter11_reg <= mul31_i_4_reg_1350;
        mul31_i_4_reg_1350_pp0_iter12_reg <= mul31_i_4_reg_1350_pp0_iter11_reg;
        mul31_i_4_reg_1350_pp0_iter13_reg <= mul31_i_4_reg_1350_pp0_iter12_reg;
        mul31_i_4_reg_1350_pp0_iter14_reg <= mul31_i_4_reg_1350_pp0_iter13_reg;
        mul31_i_4_reg_1350_pp0_iter15_reg <= mul31_i_4_reg_1350_pp0_iter14_reg;
        mul31_i_4_reg_1350_pp0_iter16_reg <= mul31_i_4_reg_1350_pp0_iter15_reg;
        mul31_i_4_reg_1350_pp0_iter17_reg <= mul31_i_4_reg_1350_pp0_iter16_reg;
        mul31_i_4_reg_1350_pp0_iter18_reg <= mul31_i_4_reg_1350_pp0_iter17_reg;
        mul31_i_4_reg_1350_pp0_iter19_reg <= mul31_i_4_reg_1350_pp0_iter18_reg;
        mul31_i_4_reg_1350_pp0_iter20_reg <= mul31_i_4_reg_1350_pp0_iter19_reg;
        mul31_i_4_reg_1350_pp0_iter21_reg <= mul31_i_4_reg_1350_pp0_iter20_reg;
        mul31_i_4_reg_1350_pp0_iter22_reg <= mul31_i_4_reg_1350_pp0_iter21_reg;
        mul31_i_4_reg_1350_pp0_iter23_reg <= mul31_i_4_reg_1350_pp0_iter22_reg;
        mul31_i_4_reg_1350_pp0_iter24_reg <= mul31_i_4_reg_1350_pp0_iter23_reg;
        mul31_i_4_reg_1350_pp0_iter25_reg <= mul31_i_4_reg_1350_pp0_iter24_reg;
        mul31_i_4_reg_1350_pp0_iter26_reg <= mul31_i_4_reg_1350_pp0_iter25_reg;
        mul31_i_4_reg_1350_pp0_iter27_reg <= mul31_i_4_reg_1350_pp0_iter26_reg;
        mul31_i_4_reg_1350_pp0_iter28_reg <= mul31_i_4_reg_1350_pp0_iter27_reg;
        mul31_i_4_reg_1350_pp0_iter29_reg <= mul31_i_4_reg_1350_pp0_iter28_reg;
        mul31_i_4_reg_1350_pp0_iter30_reg <= mul31_i_4_reg_1350_pp0_iter29_reg;
        mul31_i_5_reg_1355 <= grp_fu_470_p2;
        mul31_i_5_reg_1355_pp0_iter11_reg <= mul31_i_5_reg_1355;
        mul31_i_5_reg_1355_pp0_iter12_reg <= mul31_i_5_reg_1355_pp0_iter11_reg;
        mul31_i_5_reg_1355_pp0_iter13_reg <= mul31_i_5_reg_1355_pp0_iter12_reg;
        mul31_i_5_reg_1355_pp0_iter14_reg <= mul31_i_5_reg_1355_pp0_iter13_reg;
        mul31_i_5_reg_1355_pp0_iter15_reg <= mul31_i_5_reg_1355_pp0_iter14_reg;
        mul31_i_5_reg_1355_pp0_iter16_reg <= mul31_i_5_reg_1355_pp0_iter15_reg;
        mul31_i_5_reg_1355_pp0_iter17_reg <= mul31_i_5_reg_1355_pp0_iter16_reg;
        mul31_i_5_reg_1355_pp0_iter18_reg <= mul31_i_5_reg_1355_pp0_iter17_reg;
        mul31_i_5_reg_1355_pp0_iter19_reg <= mul31_i_5_reg_1355_pp0_iter18_reg;
        mul31_i_5_reg_1355_pp0_iter20_reg <= mul31_i_5_reg_1355_pp0_iter19_reg;
        mul31_i_5_reg_1355_pp0_iter21_reg <= mul31_i_5_reg_1355_pp0_iter20_reg;
        mul31_i_5_reg_1355_pp0_iter22_reg <= mul31_i_5_reg_1355_pp0_iter21_reg;
        mul31_i_5_reg_1355_pp0_iter23_reg <= mul31_i_5_reg_1355_pp0_iter22_reg;
        mul31_i_5_reg_1355_pp0_iter24_reg <= mul31_i_5_reg_1355_pp0_iter23_reg;
        mul31_i_5_reg_1355_pp0_iter25_reg <= mul31_i_5_reg_1355_pp0_iter24_reg;
        mul31_i_5_reg_1355_pp0_iter26_reg <= mul31_i_5_reg_1355_pp0_iter25_reg;
        mul31_i_5_reg_1355_pp0_iter27_reg <= mul31_i_5_reg_1355_pp0_iter26_reg;
        mul31_i_5_reg_1355_pp0_iter28_reg <= mul31_i_5_reg_1355_pp0_iter27_reg;
        mul31_i_5_reg_1355_pp0_iter29_reg <= mul31_i_5_reg_1355_pp0_iter28_reg;
        mul31_i_5_reg_1355_pp0_iter30_reg <= mul31_i_5_reg_1355_pp0_iter29_reg;
        mul31_i_5_reg_1355_pp0_iter31_reg <= mul31_i_5_reg_1355_pp0_iter30_reg;
        mul31_i_5_reg_1355_pp0_iter32_reg <= mul31_i_5_reg_1355_pp0_iter31_reg;
        mul31_i_5_reg_1355_pp0_iter33_reg <= mul31_i_5_reg_1355_pp0_iter32_reg;
        mul31_i_5_reg_1355_pp0_iter34_reg <= mul31_i_5_reg_1355_pp0_iter33_reg;
        mul31_i_5_reg_1355_pp0_iter35_reg <= mul31_i_5_reg_1355_pp0_iter34_reg;
        mul31_i_6_reg_1360 <= grp_fu_474_p2;
        mul31_i_6_reg_1360_pp0_iter11_reg <= mul31_i_6_reg_1360;
        mul31_i_6_reg_1360_pp0_iter12_reg <= mul31_i_6_reg_1360_pp0_iter11_reg;
        mul31_i_6_reg_1360_pp0_iter13_reg <= mul31_i_6_reg_1360_pp0_iter12_reg;
        mul31_i_6_reg_1360_pp0_iter14_reg <= mul31_i_6_reg_1360_pp0_iter13_reg;
        mul31_i_6_reg_1360_pp0_iter15_reg <= mul31_i_6_reg_1360_pp0_iter14_reg;
        mul31_i_6_reg_1360_pp0_iter16_reg <= mul31_i_6_reg_1360_pp0_iter15_reg;
        mul31_i_6_reg_1360_pp0_iter17_reg <= mul31_i_6_reg_1360_pp0_iter16_reg;
        mul31_i_6_reg_1360_pp0_iter18_reg <= mul31_i_6_reg_1360_pp0_iter17_reg;
        mul31_i_6_reg_1360_pp0_iter19_reg <= mul31_i_6_reg_1360_pp0_iter18_reg;
        mul31_i_6_reg_1360_pp0_iter20_reg <= mul31_i_6_reg_1360_pp0_iter19_reg;
        mul31_i_6_reg_1360_pp0_iter21_reg <= mul31_i_6_reg_1360_pp0_iter20_reg;
        mul31_i_6_reg_1360_pp0_iter22_reg <= mul31_i_6_reg_1360_pp0_iter21_reg;
        mul31_i_6_reg_1360_pp0_iter23_reg <= mul31_i_6_reg_1360_pp0_iter22_reg;
        mul31_i_6_reg_1360_pp0_iter24_reg <= mul31_i_6_reg_1360_pp0_iter23_reg;
        mul31_i_6_reg_1360_pp0_iter25_reg <= mul31_i_6_reg_1360_pp0_iter24_reg;
        mul31_i_6_reg_1360_pp0_iter26_reg <= mul31_i_6_reg_1360_pp0_iter25_reg;
        mul31_i_6_reg_1360_pp0_iter27_reg <= mul31_i_6_reg_1360_pp0_iter26_reg;
        mul31_i_6_reg_1360_pp0_iter28_reg <= mul31_i_6_reg_1360_pp0_iter27_reg;
        mul31_i_6_reg_1360_pp0_iter29_reg <= mul31_i_6_reg_1360_pp0_iter28_reg;
        mul31_i_6_reg_1360_pp0_iter30_reg <= mul31_i_6_reg_1360_pp0_iter29_reg;
        mul31_i_6_reg_1360_pp0_iter31_reg <= mul31_i_6_reg_1360_pp0_iter30_reg;
        mul31_i_6_reg_1360_pp0_iter32_reg <= mul31_i_6_reg_1360_pp0_iter31_reg;
        mul31_i_6_reg_1360_pp0_iter33_reg <= mul31_i_6_reg_1360_pp0_iter32_reg;
        mul31_i_6_reg_1360_pp0_iter34_reg <= mul31_i_6_reg_1360_pp0_iter33_reg;
        mul31_i_6_reg_1360_pp0_iter35_reg <= mul31_i_6_reg_1360_pp0_iter34_reg;
        mul31_i_6_reg_1360_pp0_iter36_reg <= mul31_i_6_reg_1360_pp0_iter35_reg;
        mul31_i_6_reg_1360_pp0_iter37_reg <= mul31_i_6_reg_1360_pp0_iter36_reg;
        mul31_i_6_reg_1360_pp0_iter38_reg <= mul31_i_6_reg_1360_pp0_iter37_reg;
        mul31_i_6_reg_1360_pp0_iter39_reg <= mul31_i_6_reg_1360_pp0_iter38_reg;
        mul31_i_6_reg_1360_pp0_iter40_reg <= mul31_i_6_reg_1360_pp0_iter39_reg;
        mul31_i_7_reg_1365 <= grp_fu_478_p2;
        mul31_i_7_reg_1365_pp0_iter11_reg <= mul31_i_7_reg_1365;
        mul31_i_7_reg_1365_pp0_iter12_reg <= mul31_i_7_reg_1365_pp0_iter11_reg;
        mul31_i_7_reg_1365_pp0_iter13_reg <= mul31_i_7_reg_1365_pp0_iter12_reg;
        mul31_i_7_reg_1365_pp0_iter14_reg <= mul31_i_7_reg_1365_pp0_iter13_reg;
        mul31_i_7_reg_1365_pp0_iter15_reg <= mul31_i_7_reg_1365_pp0_iter14_reg;
        mul31_i_7_reg_1365_pp0_iter16_reg <= mul31_i_7_reg_1365_pp0_iter15_reg;
        mul31_i_7_reg_1365_pp0_iter17_reg <= mul31_i_7_reg_1365_pp0_iter16_reg;
        mul31_i_7_reg_1365_pp0_iter18_reg <= mul31_i_7_reg_1365_pp0_iter17_reg;
        mul31_i_7_reg_1365_pp0_iter19_reg <= mul31_i_7_reg_1365_pp0_iter18_reg;
        mul31_i_7_reg_1365_pp0_iter20_reg <= mul31_i_7_reg_1365_pp0_iter19_reg;
        mul31_i_7_reg_1365_pp0_iter21_reg <= mul31_i_7_reg_1365_pp0_iter20_reg;
        mul31_i_7_reg_1365_pp0_iter22_reg <= mul31_i_7_reg_1365_pp0_iter21_reg;
        mul31_i_7_reg_1365_pp0_iter23_reg <= mul31_i_7_reg_1365_pp0_iter22_reg;
        mul31_i_7_reg_1365_pp0_iter24_reg <= mul31_i_7_reg_1365_pp0_iter23_reg;
        mul31_i_7_reg_1365_pp0_iter25_reg <= mul31_i_7_reg_1365_pp0_iter24_reg;
        mul31_i_7_reg_1365_pp0_iter26_reg <= mul31_i_7_reg_1365_pp0_iter25_reg;
        mul31_i_7_reg_1365_pp0_iter27_reg <= mul31_i_7_reg_1365_pp0_iter26_reg;
        mul31_i_7_reg_1365_pp0_iter28_reg <= mul31_i_7_reg_1365_pp0_iter27_reg;
        mul31_i_7_reg_1365_pp0_iter29_reg <= mul31_i_7_reg_1365_pp0_iter28_reg;
        mul31_i_7_reg_1365_pp0_iter30_reg <= mul31_i_7_reg_1365_pp0_iter29_reg;
        mul31_i_7_reg_1365_pp0_iter31_reg <= mul31_i_7_reg_1365_pp0_iter30_reg;
        mul31_i_7_reg_1365_pp0_iter32_reg <= mul31_i_7_reg_1365_pp0_iter31_reg;
        mul31_i_7_reg_1365_pp0_iter33_reg <= mul31_i_7_reg_1365_pp0_iter32_reg;
        mul31_i_7_reg_1365_pp0_iter34_reg <= mul31_i_7_reg_1365_pp0_iter33_reg;
        mul31_i_7_reg_1365_pp0_iter35_reg <= mul31_i_7_reg_1365_pp0_iter34_reg;
        mul31_i_7_reg_1365_pp0_iter36_reg <= mul31_i_7_reg_1365_pp0_iter35_reg;
        mul31_i_7_reg_1365_pp0_iter37_reg <= mul31_i_7_reg_1365_pp0_iter36_reg;
        mul31_i_7_reg_1365_pp0_iter38_reg <= mul31_i_7_reg_1365_pp0_iter37_reg;
        mul31_i_7_reg_1365_pp0_iter39_reg <= mul31_i_7_reg_1365_pp0_iter38_reg;
        mul31_i_7_reg_1365_pp0_iter40_reg <= mul31_i_7_reg_1365_pp0_iter39_reg;
        mul31_i_7_reg_1365_pp0_iter41_reg <= mul31_i_7_reg_1365_pp0_iter40_reg;
        mul31_i_7_reg_1365_pp0_iter42_reg <= mul31_i_7_reg_1365_pp0_iter41_reg;
        mul31_i_7_reg_1365_pp0_iter43_reg <= mul31_i_7_reg_1365_pp0_iter42_reg;
        mul31_i_7_reg_1365_pp0_iter44_reg <= mul31_i_7_reg_1365_pp0_iter43_reg;
        mul31_i_7_reg_1365_pp0_iter45_reg <= mul31_i_7_reg_1365_pp0_iter44_reg;
        mul31_i_8_reg_1370 <= grp_fu_482_p2;
        mul31_i_8_reg_1370_pp0_iter11_reg <= mul31_i_8_reg_1370;
        mul31_i_8_reg_1370_pp0_iter12_reg <= mul31_i_8_reg_1370_pp0_iter11_reg;
        mul31_i_8_reg_1370_pp0_iter13_reg <= mul31_i_8_reg_1370_pp0_iter12_reg;
        mul31_i_8_reg_1370_pp0_iter14_reg <= mul31_i_8_reg_1370_pp0_iter13_reg;
        mul31_i_8_reg_1370_pp0_iter15_reg <= mul31_i_8_reg_1370_pp0_iter14_reg;
        mul31_i_8_reg_1370_pp0_iter16_reg <= mul31_i_8_reg_1370_pp0_iter15_reg;
        mul31_i_8_reg_1370_pp0_iter17_reg <= mul31_i_8_reg_1370_pp0_iter16_reg;
        mul31_i_8_reg_1370_pp0_iter18_reg <= mul31_i_8_reg_1370_pp0_iter17_reg;
        mul31_i_8_reg_1370_pp0_iter19_reg <= mul31_i_8_reg_1370_pp0_iter18_reg;
        mul31_i_8_reg_1370_pp0_iter20_reg <= mul31_i_8_reg_1370_pp0_iter19_reg;
        mul31_i_8_reg_1370_pp0_iter21_reg <= mul31_i_8_reg_1370_pp0_iter20_reg;
        mul31_i_8_reg_1370_pp0_iter22_reg <= mul31_i_8_reg_1370_pp0_iter21_reg;
        mul31_i_8_reg_1370_pp0_iter23_reg <= mul31_i_8_reg_1370_pp0_iter22_reg;
        mul31_i_8_reg_1370_pp0_iter24_reg <= mul31_i_8_reg_1370_pp0_iter23_reg;
        mul31_i_8_reg_1370_pp0_iter25_reg <= mul31_i_8_reg_1370_pp0_iter24_reg;
        mul31_i_8_reg_1370_pp0_iter26_reg <= mul31_i_8_reg_1370_pp0_iter25_reg;
        mul31_i_8_reg_1370_pp0_iter27_reg <= mul31_i_8_reg_1370_pp0_iter26_reg;
        mul31_i_8_reg_1370_pp0_iter28_reg <= mul31_i_8_reg_1370_pp0_iter27_reg;
        mul31_i_8_reg_1370_pp0_iter29_reg <= mul31_i_8_reg_1370_pp0_iter28_reg;
        mul31_i_8_reg_1370_pp0_iter30_reg <= mul31_i_8_reg_1370_pp0_iter29_reg;
        mul31_i_8_reg_1370_pp0_iter31_reg <= mul31_i_8_reg_1370_pp0_iter30_reg;
        mul31_i_8_reg_1370_pp0_iter32_reg <= mul31_i_8_reg_1370_pp0_iter31_reg;
        mul31_i_8_reg_1370_pp0_iter33_reg <= mul31_i_8_reg_1370_pp0_iter32_reg;
        mul31_i_8_reg_1370_pp0_iter34_reg <= mul31_i_8_reg_1370_pp0_iter33_reg;
        mul31_i_8_reg_1370_pp0_iter35_reg <= mul31_i_8_reg_1370_pp0_iter34_reg;
        mul31_i_8_reg_1370_pp0_iter36_reg <= mul31_i_8_reg_1370_pp0_iter35_reg;
        mul31_i_8_reg_1370_pp0_iter37_reg <= mul31_i_8_reg_1370_pp0_iter36_reg;
        mul31_i_8_reg_1370_pp0_iter38_reg <= mul31_i_8_reg_1370_pp0_iter37_reg;
        mul31_i_8_reg_1370_pp0_iter39_reg <= mul31_i_8_reg_1370_pp0_iter38_reg;
        mul31_i_8_reg_1370_pp0_iter40_reg <= mul31_i_8_reg_1370_pp0_iter39_reg;
        mul31_i_8_reg_1370_pp0_iter41_reg <= mul31_i_8_reg_1370_pp0_iter40_reg;
        mul31_i_8_reg_1370_pp0_iter42_reg <= mul31_i_8_reg_1370_pp0_iter41_reg;
        mul31_i_8_reg_1370_pp0_iter43_reg <= mul31_i_8_reg_1370_pp0_iter42_reg;
        mul31_i_8_reg_1370_pp0_iter44_reg <= mul31_i_8_reg_1370_pp0_iter43_reg;
        mul31_i_8_reg_1370_pp0_iter45_reg <= mul31_i_8_reg_1370_pp0_iter44_reg;
        mul31_i_8_reg_1370_pp0_iter46_reg <= mul31_i_8_reg_1370_pp0_iter45_reg;
        mul31_i_8_reg_1370_pp0_iter47_reg <= mul31_i_8_reg_1370_pp0_iter46_reg;
        mul31_i_8_reg_1370_pp0_iter48_reg <= mul31_i_8_reg_1370_pp0_iter47_reg;
        mul31_i_8_reg_1370_pp0_iter49_reg <= mul31_i_8_reg_1370_pp0_iter48_reg;
        mul31_i_8_reg_1370_pp0_iter50_reg <= mul31_i_8_reg_1370_pp0_iter49_reg;
        mul31_i_9_reg_1375 <= grp_fu_486_p2;
        mul31_i_9_reg_1375_pp0_iter11_reg <= mul31_i_9_reg_1375;
        mul31_i_9_reg_1375_pp0_iter12_reg <= mul31_i_9_reg_1375_pp0_iter11_reg;
        mul31_i_9_reg_1375_pp0_iter13_reg <= mul31_i_9_reg_1375_pp0_iter12_reg;
        mul31_i_9_reg_1375_pp0_iter14_reg <= mul31_i_9_reg_1375_pp0_iter13_reg;
        mul31_i_9_reg_1375_pp0_iter15_reg <= mul31_i_9_reg_1375_pp0_iter14_reg;
        mul31_i_9_reg_1375_pp0_iter16_reg <= mul31_i_9_reg_1375_pp0_iter15_reg;
        mul31_i_9_reg_1375_pp0_iter17_reg <= mul31_i_9_reg_1375_pp0_iter16_reg;
        mul31_i_9_reg_1375_pp0_iter18_reg <= mul31_i_9_reg_1375_pp0_iter17_reg;
        mul31_i_9_reg_1375_pp0_iter19_reg <= mul31_i_9_reg_1375_pp0_iter18_reg;
        mul31_i_9_reg_1375_pp0_iter20_reg <= mul31_i_9_reg_1375_pp0_iter19_reg;
        mul31_i_9_reg_1375_pp0_iter21_reg <= mul31_i_9_reg_1375_pp0_iter20_reg;
        mul31_i_9_reg_1375_pp0_iter22_reg <= mul31_i_9_reg_1375_pp0_iter21_reg;
        mul31_i_9_reg_1375_pp0_iter23_reg <= mul31_i_9_reg_1375_pp0_iter22_reg;
        mul31_i_9_reg_1375_pp0_iter24_reg <= mul31_i_9_reg_1375_pp0_iter23_reg;
        mul31_i_9_reg_1375_pp0_iter25_reg <= mul31_i_9_reg_1375_pp0_iter24_reg;
        mul31_i_9_reg_1375_pp0_iter26_reg <= mul31_i_9_reg_1375_pp0_iter25_reg;
        mul31_i_9_reg_1375_pp0_iter27_reg <= mul31_i_9_reg_1375_pp0_iter26_reg;
        mul31_i_9_reg_1375_pp0_iter28_reg <= mul31_i_9_reg_1375_pp0_iter27_reg;
        mul31_i_9_reg_1375_pp0_iter29_reg <= mul31_i_9_reg_1375_pp0_iter28_reg;
        mul31_i_9_reg_1375_pp0_iter30_reg <= mul31_i_9_reg_1375_pp0_iter29_reg;
        mul31_i_9_reg_1375_pp0_iter31_reg <= mul31_i_9_reg_1375_pp0_iter30_reg;
        mul31_i_9_reg_1375_pp0_iter32_reg <= mul31_i_9_reg_1375_pp0_iter31_reg;
        mul31_i_9_reg_1375_pp0_iter33_reg <= mul31_i_9_reg_1375_pp0_iter32_reg;
        mul31_i_9_reg_1375_pp0_iter34_reg <= mul31_i_9_reg_1375_pp0_iter33_reg;
        mul31_i_9_reg_1375_pp0_iter35_reg <= mul31_i_9_reg_1375_pp0_iter34_reg;
        mul31_i_9_reg_1375_pp0_iter36_reg <= mul31_i_9_reg_1375_pp0_iter35_reg;
        mul31_i_9_reg_1375_pp0_iter37_reg <= mul31_i_9_reg_1375_pp0_iter36_reg;
        mul31_i_9_reg_1375_pp0_iter38_reg <= mul31_i_9_reg_1375_pp0_iter37_reg;
        mul31_i_9_reg_1375_pp0_iter39_reg <= mul31_i_9_reg_1375_pp0_iter38_reg;
        mul31_i_9_reg_1375_pp0_iter40_reg <= mul31_i_9_reg_1375_pp0_iter39_reg;
        mul31_i_9_reg_1375_pp0_iter41_reg <= mul31_i_9_reg_1375_pp0_iter40_reg;
        mul31_i_9_reg_1375_pp0_iter42_reg <= mul31_i_9_reg_1375_pp0_iter41_reg;
        mul31_i_9_reg_1375_pp0_iter43_reg <= mul31_i_9_reg_1375_pp0_iter42_reg;
        mul31_i_9_reg_1375_pp0_iter44_reg <= mul31_i_9_reg_1375_pp0_iter43_reg;
        mul31_i_9_reg_1375_pp0_iter45_reg <= mul31_i_9_reg_1375_pp0_iter44_reg;
        mul31_i_9_reg_1375_pp0_iter46_reg <= mul31_i_9_reg_1375_pp0_iter45_reg;
        mul31_i_9_reg_1375_pp0_iter47_reg <= mul31_i_9_reg_1375_pp0_iter46_reg;
        mul31_i_9_reg_1375_pp0_iter48_reg <= mul31_i_9_reg_1375_pp0_iter47_reg;
        mul31_i_9_reg_1375_pp0_iter49_reg <= mul31_i_9_reg_1375_pp0_iter48_reg;
        mul31_i_9_reg_1375_pp0_iter50_reg <= mul31_i_9_reg_1375_pp0_iter49_reg;
        mul31_i_9_reg_1375_pp0_iter51_reg <= mul31_i_9_reg_1375_pp0_iter50_reg;
        mul31_i_9_reg_1375_pp0_iter52_reg <= mul31_i_9_reg_1375_pp0_iter51_reg;
        mul31_i_9_reg_1375_pp0_iter53_reg <= mul31_i_9_reg_1375_pp0_iter52_reg;
        mul31_i_9_reg_1375_pp0_iter54_reg <= mul31_i_9_reg_1375_pp0_iter53_reg;
        mul31_i_9_reg_1375_pp0_iter55_reg <= mul31_i_9_reg_1375_pp0_iter54_reg;
        mul31_i_reg_1330 <= grp_fu_174_p_dout0;
        mul31_i_s_reg_1380 <= grp_fu_490_p2;
        mul31_i_s_reg_1380_pp0_iter11_reg <= mul31_i_s_reg_1380;
        mul31_i_s_reg_1380_pp0_iter12_reg <= mul31_i_s_reg_1380_pp0_iter11_reg;
        mul31_i_s_reg_1380_pp0_iter13_reg <= mul31_i_s_reg_1380_pp0_iter12_reg;
        mul31_i_s_reg_1380_pp0_iter14_reg <= mul31_i_s_reg_1380_pp0_iter13_reg;
        mul31_i_s_reg_1380_pp0_iter15_reg <= mul31_i_s_reg_1380_pp0_iter14_reg;
        mul31_i_s_reg_1380_pp0_iter16_reg <= mul31_i_s_reg_1380_pp0_iter15_reg;
        mul31_i_s_reg_1380_pp0_iter17_reg <= mul31_i_s_reg_1380_pp0_iter16_reg;
        mul31_i_s_reg_1380_pp0_iter18_reg <= mul31_i_s_reg_1380_pp0_iter17_reg;
        mul31_i_s_reg_1380_pp0_iter19_reg <= mul31_i_s_reg_1380_pp0_iter18_reg;
        mul31_i_s_reg_1380_pp0_iter20_reg <= mul31_i_s_reg_1380_pp0_iter19_reg;
        mul31_i_s_reg_1380_pp0_iter21_reg <= mul31_i_s_reg_1380_pp0_iter20_reg;
        mul31_i_s_reg_1380_pp0_iter22_reg <= mul31_i_s_reg_1380_pp0_iter21_reg;
        mul31_i_s_reg_1380_pp0_iter23_reg <= mul31_i_s_reg_1380_pp0_iter22_reg;
        mul31_i_s_reg_1380_pp0_iter24_reg <= mul31_i_s_reg_1380_pp0_iter23_reg;
        mul31_i_s_reg_1380_pp0_iter25_reg <= mul31_i_s_reg_1380_pp0_iter24_reg;
        mul31_i_s_reg_1380_pp0_iter26_reg <= mul31_i_s_reg_1380_pp0_iter25_reg;
        mul31_i_s_reg_1380_pp0_iter27_reg <= mul31_i_s_reg_1380_pp0_iter26_reg;
        mul31_i_s_reg_1380_pp0_iter28_reg <= mul31_i_s_reg_1380_pp0_iter27_reg;
        mul31_i_s_reg_1380_pp0_iter29_reg <= mul31_i_s_reg_1380_pp0_iter28_reg;
        mul31_i_s_reg_1380_pp0_iter30_reg <= mul31_i_s_reg_1380_pp0_iter29_reg;
        mul31_i_s_reg_1380_pp0_iter31_reg <= mul31_i_s_reg_1380_pp0_iter30_reg;
        mul31_i_s_reg_1380_pp0_iter32_reg <= mul31_i_s_reg_1380_pp0_iter31_reg;
        mul31_i_s_reg_1380_pp0_iter33_reg <= mul31_i_s_reg_1380_pp0_iter32_reg;
        mul31_i_s_reg_1380_pp0_iter34_reg <= mul31_i_s_reg_1380_pp0_iter33_reg;
        mul31_i_s_reg_1380_pp0_iter35_reg <= mul31_i_s_reg_1380_pp0_iter34_reg;
        mul31_i_s_reg_1380_pp0_iter36_reg <= mul31_i_s_reg_1380_pp0_iter35_reg;
        mul31_i_s_reg_1380_pp0_iter37_reg <= mul31_i_s_reg_1380_pp0_iter36_reg;
        mul31_i_s_reg_1380_pp0_iter38_reg <= mul31_i_s_reg_1380_pp0_iter37_reg;
        mul31_i_s_reg_1380_pp0_iter39_reg <= mul31_i_s_reg_1380_pp0_iter38_reg;
        mul31_i_s_reg_1380_pp0_iter40_reg <= mul31_i_s_reg_1380_pp0_iter39_reg;
        mul31_i_s_reg_1380_pp0_iter41_reg <= mul31_i_s_reg_1380_pp0_iter40_reg;
        mul31_i_s_reg_1380_pp0_iter42_reg <= mul31_i_s_reg_1380_pp0_iter41_reg;
        mul31_i_s_reg_1380_pp0_iter43_reg <= mul31_i_s_reg_1380_pp0_iter42_reg;
        mul31_i_s_reg_1380_pp0_iter44_reg <= mul31_i_s_reg_1380_pp0_iter43_reg;
        mul31_i_s_reg_1380_pp0_iter45_reg <= mul31_i_s_reg_1380_pp0_iter44_reg;
        mul31_i_s_reg_1380_pp0_iter46_reg <= mul31_i_s_reg_1380_pp0_iter45_reg;
        mul31_i_s_reg_1380_pp0_iter47_reg <= mul31_i_s_reg_1380_pp0_iter46_reg;
        mul31_i_s_reg_1380_pp0_iter48_reg <= mul31_i_s_reg_1380_pp0_iter47_reg;
        mul31_i_s_reg_1380_pp0_iter49_reg <= mul31_i_s_reg_1380_pp0_iter48_reg;
        mul31_i_s_reg_1380_pp0_iter50_reg <= mul31_i_s_reg_1380_pp0_iter49_reg;
        mul31_i_s_reg_1380_pp0_iter51_reg <= mul31_i_s_reg_1380_pp0_iter50_reg;
        mul31_i_s_reg_1380_pp0_iter52_reg <= mul31_i_s_reg_1380_pp0_iter51_reg;
        mul31_i_s_reg_1380_pp0_iter53_reg <= mul31_i_s_reg_1380_pp0_iter52_reg;
        mul31_i_s_reg_1380_pp0_iter54_reg <= mul31_i_s_reg_1380_pp0_iter53_reg;
        mul31_i_s_reg_1380_pp0_iter55_reg <= mul31_i_s_reg_1380_pp0_iter54_reg;
        mul31_i_s_reg_1380_pp0_iter56_reg <= mul31_i_s_reg_1380_pp0_iter55_reg;
        mul31_i_s_reg_1380_pp0_iter57_reg <= mul31_i_s_reg_1380_pp0_iter56_reg;
        mul31_i_s_reg_1380_pp0_iter58_reg <= mul31_i_s_reg_1380_pp0_iter57_reg;
        mul31_i_s_reg_1380_pp0_iter59_reg <= mul31_i_s_reg_1380_pp0_iter58_reg;
        mul31_i_s_reg_1380_pp0_iter60_reg <= mul31_i_s_reg_1380_pp0_iter59_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln7_reg_1043 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_load_reg_1095 <= S_buf_q10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln7_reg_1043 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln11_1_reg_1155 <= add_ln11_1_fu_860_p2;
        select_ln8_2_reg_1150 <= select_ln8_2_fu_843_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        add_ln11_reg_1215 <= grp_fu_982_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln7_fu_522_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln7_reg_1078 <= and_ln7_fu_602_p2;
        icmp_ln8_reg_1047 <= icmp_ln8_fu_543_p2;
        mul_ln7_1_reg_1059 <= mul_ln7_1_fu_579_p2;
        select_ln8_reg_1085 <= select_ln8_fu_614_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln7_reg_1043 <= icmp_ln7_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        u_buf_load_10_reg_1325 <= u_buf_q0;
        u_buf_load_1_reg_1280 <= u_buf_q9;
        u_buf_load_2_reg_1285 <= u_buf_q8;
        u_buf_load_3_reg_1290 <= u_buf_q7;
        u_buf_load_4_reg_1295 <= u_buf_q6;
        u_buf_load_5_reg_1300 <= u_buf_q5;
        u_buf_load_6_reg_1305 <= u_buf_q4;
        u_buf_load_7_reg_1310 <= u_buf_q3;
        u_buf_load_8_reg_1315 <= u_buf_q2;
        u_buf_load_9_reg_1320 <= u_buf_q1;
        u_buf_load_reg_1275 <= u_buf_q10;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce0 = 1'b1;
    end else begin
        S_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce1 = 1'b1;
    end else begin
        S_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce10 = 1'b1;
    end else begin
        S_buf_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce2 = 1'b1;
    end else begin
        S_buf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce3 = 1'b1;
    end else begin
        S_buf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce4 = 1'b1;
    end else begin
        S_buf_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce5 = 1'b1;
    end else begin
        S_buf_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce6 = 1'b1;
    end else begin
        S_buf_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce7 = 1'b1;
    end else begin
        S_buf_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce8 = 1'b1;
    end else begin
        S_buf_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S_buf_ce9 = 1'b1;
    end else begin
        S_buf_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln7_fu_522_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln7_reg_1043 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter65_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_c1_load = 4'd0;
    end else begin
        ap_sig_allocacmp_c1_load = c1_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_c3_load = 4'd0;
    end else begin
        ap_sig_allocacmp_c3_load = c3_fu_106;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten43_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten43_load = indvar_flatten43_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter66 == 1'b1))) begin
        t1_ce0 = 1'b1;
    end else begin
        t1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter66 == 1'b1))) begin
        t1_we0 = 1'b1;
    end else begin
        t1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce0 = 1'b1;
    end else begin
        u_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce1 = 1'b1;
    end else begin
        u_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce10 = 1'b1;
    end else begin
        u_buf_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce2 = 1'b1;
    end else begin
        u_buf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce3 = 1'b1;
    end else begin
        u_buf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce4 = 1'b1;
    end else begin
        u_buf_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce5 = 1'b1;
    end else begin
        u_buf_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce6 = 1'b1;
    end else begin
        u_buf_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce7 = 1'b1;
    end else begin
        u_buf_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce8 = 1'b1;
    end else begin
        u_buf_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        u_buf_ce9 = 1'b1;
    end else begin
        u_buf_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign S_buf_address0 = zext_ln7_12_fu_791_p1;

assign S_buf_address1 = zext_ln7_11_fu_781_p1;

assign S_buf_address10 = zext_ln7_2_fu_585_p1;

assign S_buf_address2 = zext_ln7_10_fu_771_p1;

assign S_buf_address3 = zext_ln7_9_fu_761_p1;

assign S_buf_address4 = zext_ln7_8_fu_751_p1;

assign S_buf_address5 = zext_ln7_7_fu_741_p1;

assign S_buf_address6 = zext_ln7_6_fu_731_p1;

assign S_buf_address7 = zext_ln7_5_fu_721_p1;

assign S_buf_address8 = zext_ln7_4_fu_711_p1;

assign S_buf_address9 = zext_ln7_3_fu_701_p1;

assign add_ln11_1_fu_860_p2 = (select_ln8_1_fu_830_p3 + c3_cast11_fu_857_p1);

assign add_ln14_10_fu_968_p2 = (grp_fu_990_p3 + 11'd10);

assign add_ln14_1_fu_878_p2 = (grp_fu_990_p3 + 11'd1);

assign add_ln14_2_fu_888_p2 = (grp_fu_990_p3 + 11'd2);

assign add_ln14_3_fu_898_p2 = (grp_fu_990_p3 + 11'd3);

assign add_ln14_4_fu_908_p2 = (grp_fu_990_p3 + 11'd4);

assign add_ln14_5_fu_918_p2 = (grp_fu_990_p3 + 11'd5);

assign add_ln14_6_fu_928_p2 = (grp_fu_990_p3 + 11'd6);

assign add_ln14_7_fu_938_p2 = (grp_fu_990_p3 + 11'd7);

assign add_ln14_8_fu_948_p2 = (grp_fu_990_p3 + 11'd8);

assign add_ln14_9_fu_958_p2 = (grp_fu_990_p3 + 11'd9);

assign add_ln7_10_fu_786_p2 = (mul_ln7_1_reg_1059 + 7'd10);

assign add_ln7_11_fu_549_p2 = (ap_sig_allocacmp_c1_load + 4'd1);

assign add_ln7_1_fu_696_p2 = (mul_ln7_1_reg_1059 + 7'd1);

assign add_ln7_2_fu_706_p2 = (mul_ln7_1_reg_1059 + 7'd2);

assign add_ln7_3_fu_716_p2 = (mul_ln7_1_reg_1059 + 7'd3);

assign add_ln7_4_fu_726_p2 = (mul_ln7_1_reg_1059 + 7'd4);

assign add_ln7_5_fu_736_p2 = (mul_ln7_1_reg_1059 + 7'd5);

assign add_ln7_6_fu_746_p2 = (mul_ln7_1_reg_1059 + 7'd6);

assign add_ln7_7_fu_756_p2 = (mul_ln7_1_reg_1059 + 7'd7);

assign add_ln7_8_fu_766_p2 = (mul_ln7_1_reg_1059 + 7'd8);

assign add_ln7_9_fu_776_p2 = (mul_ln7_1_reg_1059 + 7'd9);

assign add_ln7_fu_528_p2 = (ap_sig_allocacmp_indvar_flatten43_load + 11'd1);

assign add_ln8_1_fu_632_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln8_fu_810_p2 = (select_ln7_fu_689_p3 + 4'd1);

assign add_ln9_fu_626_p2 = (select_ln8_fu_614_p3 + 4'd1);

assign and_ln7_fu_602_p2 = (xor_ln7_fu_590_p2 & icmp_ln9_fu_596_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_n = (1'b1 & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign c3_cast11_fu_857_p1 = select_ln8_reg_1085;

assign empty_56_fu_683_p0 = empty_56_fu_683_p00;

assign empty_56_fu_683_p00 = c2_fu_110;

assign empty_56_fu_683_p1 = 11'd121;

assign empty_fu_677_p0 = empty_fu_677_p00;

assign empty_fu_677_p00 = c2_fu_110;

assign empty_fu_677_p1 = 7'd11;

assign grp_fu_170_p_ce = 1'b1;

assign grp_fu_170_p_din0 = mul31_i_reg_1330;

assign grp_fu_170_p_din1 = 64'd0;

assign grp_fu_170_p_opcode = 2'd0;

assign grp_fu_174_p_ce = 1'b1;

assign grp_fu_174_p_din0 = S_buf_load_reg_1095_pp0_iter4_reg;

assign grp_fu_174_p_din1 = u_buf_load_reg_1275;

assign grp_fu_982_p0 = grp_fu_982_p00;

assign grp_fu_982_p00 = select_ln7_1_fu_555_p3;

assign grp_fu_982_p1 = 11'd121;

assign grp_fu_982_p2 = grp_fu_982_p20;

assign grp_fu_982_p20 = add_ln11_1_reg_1155;

assign grp_fu_990_p0 = grp_fu_990_p00;

assign grp_fu_990_p00 = select_ln8_fu_614_p3;

assign grp_fu_990_p1 = 8'd11;

assign icmp_ln7_fu_522_p2 = ((ap_sig_allocacmp_indvar_flatten43_load == 11'd1331) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_543_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd121) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_596_p2 = ((ap_sig_allocacmp_c3_load == 4'd11) ? 1'b1 : 1'b0);

assign mul_ln7_1_fu_579_p0 = mul_ln7_1_fu_579_p00;

assign mul_ln7_1_fu_579_p00 = select_ln7_3_fu_567_p3;

assign mul_ln7_1_fu_579_p1 = 7'd11;

assign or_ln8_fu_608_p2 = (icmp_ln8_fu_543_p2 | and_ln7_fu_602_p2);

assign p_mid13_fu_837_p0 = p_mid13_fu_837_p00;

assign p_mid13_fu_837_p00 = add_ln8_fu_810_p2;

assign p_mid13_fu_837_p1 = 11'd121;

assign p_mid1_fu_824_p0 = p_mid1_fu_824_p00;

assign p_mid1_fu_824_p00 = add_ln8_fu_810_p2;

assign p_mid1_fu_824_p1 = 7'd11;

assign select_ln7_1_fu_555_p3 = ((icmp_ln8_fu_543_p2[0:0] == 1'b1) ? add_ln7_11_fu_549_p2 : ap_sig_allocacmp_c1_load);

assign select_ln7_3_fu_567_p3 = ((icmp_ln8_fu_543_p2[0:0] == 1'b1) ? add_ln7_11_fu_549_p2 : ap_sig_allocacmp_c1_load);

assign select_ln7_4_fu_796_p3 = ((icmp_ln8_reg_1047[0:0] == 1'b1) ? 7'd0 : empty_fu_677_p2);

assign select_ln7_5_fu_803_p3 = ((icmp_ln8_reg_1047[0:0] == 1'b1) ? 11'd0 : empty_56_fu_683_p2);

assign select_ln7_fu_689_p3 = ((icmp_ln8_reg_1047[0:0] == 1'b1) ? 4'd0 : c2_fu_110);

assign select_ln8_1_fu_830_p3 = ((and_ln7_reg_1078[0:0] == 1'b1) ? p_mid1_fu_824_p2 : select_ln7_4_fu_796_p3);

assign select_ln8_2_fu_843_p3 = ((and_ln7_reg_1078[0:0] == 1'b1) ? p_mid13_fu_837_p2 : select_ln7_5_fu_803_p3);

assign select_ln8_3_fu_850_p3 = ((and_ln7_reg_1078[0:0] == 1'b1) ? add_ln8_fu_810_p2 : select_ln7_fu_689_p3);

assign select_ln8_4_fu_638_p3 = ((icmp_ln8_fu_543_p2[0:0] == 1'b1) ? 8'd1 : add_ln8_1_fu_632_p2);

assign select_ln8_fu_614_p3 = ((or_ln8_fu_608_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_c3_load);

assign t1_address0 = zext_ln11_fu_978_p1;

assign t1_d0 = add32_i_s_reg_1435;

assign u_buf_address0 = zext_ln14_11_fu_973_p1;

assign u_buf_address1 = zext_ln14_10_fu_963_p1;

assign u_buf_address10 = zext_ln14_1_fu_874_p1;

assign u_buf_address2 = zext_ln14_9_fu_953_p1;

assign u_buf_address3 = zext_ln14_8_fu_943_p1;

assign u_buf_address4 = zext_ln14_7_fu_933_p1;

assign u_buf_address5 = zext_ln14_6_fu_923_p1;

assign u_buf_address6 = zext_ln14_5_fu_913_p1;

assign u_buf_address7 = zext_ln14_4_fu_903_p1;

assign u_buf_address8 = zext_ln14_3_fu_893_p1;

assign u_buf_address9 = zext_ln14_2_fu_883_p1;

assign xor_ln7_fu_590_p2 = (icmp_ln8_fu_543_p2 ^ 1'd1);

assign zext_ln11_fu_978_p1 = add_ln11_reg_1215_pp0_iter65_reg;

assign zext_ln14_10_fu_963_p1 = add_ln14_9_fu_958_p2;

assign zext_ln14_11_fu_973_p1 = add_ln14_10_fu_968_p2;

assign zext_ln14_1_fu_874_p1 = grp_fu_990_p3;

assign zext_ln14_2_fu_883_p1 = add_ln14_1_fu_878_p2;

assign zext_ln14_3_fu_893_p1 = add_ln14_2_fu_888_p2;

assign zext_ln14_4_fu_903_p1 = add_ln14_3_fu_898_p2;

assign zext_ln14_5_fu_913_p1 = add_ln14_4_fu_908_p2;

assign zext_ln14_6_fu_923_p1 = add_ln14_5_fu_918_p2;

assign zext_ln14_7_fu_933_p1 = add_ln14_6_fu_928_p2;

assign zext_ln14_8_fu_943_p1 = add_ln14_7_fu_938_p2;

assign zext_ln14_9_fu_953_p1 = add_ln14_8_fu_948_p2;

assign zext_ln7_10_fu_771_p1 = add_ln7_8_fu_766_p2;

assign zext_ln7_11_fu_781_p1 = add_ln7_9_fu_776_p2;

assign zext_ln7_12_fu_791_p1 = add_ln7_10_fu_786_p2;

assign zext_ln7_2_fu_585_p1 = mul_ln7_1_fu_579_p2;

assign zext_ln7_3_fu_701_p1 = add_ln7_1_fu_696_p2;

assign zext_ln7_4_fu_711_p1 = add_ln7_2_fu_706_p2;

assign zext_ln7_5_fu_721_p1 = add_ln7_3_fu_716_p2;

assign zext_ln7_6_fu_731_p1 = add_ln7_4_fu_726_p2;

assign zext_ln7_7_fu_741_p1 = add_ln7_5_fu_736_p2;

assign zext_ln7_8_fu_751_p1 = add_ln7_6_fu_746_p2;

assign zext_ln7_9_fu_761_p1 = add_ln7_7_fu_756_p2;

endmodule //krnl_helm_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3
