Warning (10268): Verilog HDL information at keybuf.v(28): always construct contains both blocking and non-blocking assignments File: C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keybuf.v Line: 28
