// Seed: 1489947729
module module_0 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri1 id_7
);
  wire  id_9;
  logic id_10;
  ;
  assign id_6 = {1{-1'b0}};
  assign module_1.id_10 = 0;
  uwire id_11;
  assign id_11 = 1;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output tri1 id_2,
    output wire id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    output tri id_7,
    output tri id_8,
    inout tri0 id_9,
    output wire id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    output uwire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    output uwire id_19
    , id_22,
    output tri0 id_20
);
  logic id_23;
  module_0 modCall_1 (
      id_18,
      id_11,
      id_19,
      id_6,
      id_11,
      id_11,
      id_14,
      id_17
  );
endmodule
