// Seed: 1625770983
module module_0 (
    input wand id_0,
    input wire id_1
);
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1
);
  logic [7:0][1] id_3 = id_3;
  module_0(
      id_1, id_1
  );
endmodule
module module_2;
  wire id_2;
  id_3(
      id_4 ** id_1 - id_4, {1{1}}
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10#(.id_11(1)),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_14 = id_8 * id_14;
  assign id_17 = 1;
  module_2();
endmodule
