
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b0 <.init>:
  4014b0:	stp	x29, x30, [sp, #-16]!
  4014b4:	mov	x29, sp
  4014b8:	bl	401e3c <ferror@plt+0x57c>
  4014bc:	ldp	x29, x30, [sp], #16
  4014c0:	ret

Disassembly of section .plt:

00000000004014d0 <memcpy@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 415000 <ferror@plt+0x13740>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14740>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14740>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14740>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14740>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14740>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14740>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <strtoimax@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14740>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <strtod@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14740>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <getuid@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14740>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14740>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <fileno@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <getpid@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14740>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <getppid@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14740>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <strncmp@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14740>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <bindtextdomain@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14740>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <__libc_start_main@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14740>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <fgetc@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14740>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <memset@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14740>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <gettimeofday@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14740>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <random@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14740>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <strdup@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14740>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <close@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <__gmon_start__@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <strtoumax@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <abort@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <textdomain@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <getopt_long@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <strcmp@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14740>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <warn@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14740>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <__ctype_b_loc@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14740>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <strtol@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14740>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <free@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14740>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <nanosleep@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14740>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <vasprintf@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14740>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <strndup@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14740>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <strspn@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14740>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <strchr@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14740>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <fcntl@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <dcngettext@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <fflush@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <warnx@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <read@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <jrand48@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <dcgettext@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14740>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <srandom@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14740>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <errx@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14740>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <getrandom@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14740>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <strcspn@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14740>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <printf@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14740>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <__errno_location@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14740>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

0000000000401870 <putchar@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14740>
  401874:	ldr	x17, [x16, #448]
  401878:	add	x16, x16, #0x1c0
  40187c:	br	x17

0000000000401880 <syscall@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14740>
  401884:	ldr	x17, [x16, #456]
  401888:	add	x16, x16, #0x1c8
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14740>
  401894:	ldr	x17, [x16, #464]
  401898:	add	x16, x16, #0x1d0
  40189c:	br	x17

00000000004018a0 <err@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018a4:	ldr	x17, [x16, #472]
  4018a8:	add	x16, x16, #0x1d8
  4018ac:	br	x17

00000000004018b0 <setlocale@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018b4:	ldr	x17, [x16, #480]
  4018b8:	add	x16, x16, #0x1e0
  4018bc:	br	x17

00000000004018c0 <ferror@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018c4:	ldr	x17, [x16, #488]
  4018c8:	add	x16, x16, #0x1e8
  4018cc:	br	x17

Disassembly of section .text:

00000000004018d0 <.text>:
  4018d0:	stp	x29, x30, [sp, #-368]!
  4018d4:	mov	x2, #0x78                  	// #120
  4018d8:	mov	x29, sp
  4018dc:	stp	x19, x20, [sp, #16]
  4018e0:	mov	w19, w0
  4018e4:	mov	x20, x1
  4018e8:	add	x0, sp, x2
  4018ec:	mov	w1, #0x0                   	// #0
  4018f0:	stp	x21, x22, [sp, #32]
  4018f4:	adrp	x21, 404000 <ferror@plt+0x2740>
  4018f8:	add	x21, x21, #0x8ee
  4018fc:	stp	x23, x24, [sp, #48]
  401900:	sbfiz	x23, x19, #3, #32
  401904:	adrp	x22, 404000 <ferror@plt+0x2740>
  401908:	stp	x25, x26, [sp, #64]
  40190c:	adrp	x24, 404000 <ferror@plt+0x2740>
  401910:	add	x22, x22, #0xb90
  401914:	str	x27, [sp, #80]
  401918:	bl	401660 <memset@plt>
  40191c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401920:	mov	w0, #0x6                   	// #6
  401924:	add	x1, x1, #0x982
  401928:	bl	4018b0 <setlocale@plt>
  40192c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401930:	add	x1, x1, #0x8dc
  401934:	mov	x0, x21
  401938:	bl	401630 <bindtextdomain@plt>
  40193c:	mov	x0, x21
  401940:	add	x24, x24, #0x913
  401944:	bl	4016e0 <textdomain@plt>
  401948:	adrp	x21, 404000 <ferror@plt+0x2740>
  40194c:	adrp	x0, 401000 <memcpy@plt-0x4f0>
  401950:	add	x0, x0, #0xf84
  401954:	bl	404898 <ferror@plt+0x2fd8>
  401958:	add	x21, x21, #0xacd
  40195c:	cmp	x23, #0x0
  401960:	adrp	x25, 416000 <ferror@plt+0x14740>
  401964:	cset	w26, ne  // ne = any
  401968:	mov	x3, x22
  40196c:	mov	x2, x21
  401970:	mov	x1, x20
  401974:	mov	w0, w19
  401978:	mov	x4, #0x0                   	// #0
  40197c:	bl	4016f0 <getopt_long@plt>
  401980:	cmn	w0, #0x1
  401984:	b.ne	401aa0 <ferror@plt+0x1e0>  // b.any
  401988:	ldr	x0, [sp, #224]
  40198c:	cbz	x0, 4019ac <ferror@plt+0xec>
  401990:	ldr	x0, [sp, #216]
  401994:	cbnz	x0, 4019ac <ferror@plt+0xec>
  401998:	adrp	x1, 404000 <ferror@plt+0x2740>
  40199c:	add	x1, x1, #0xad5
  4019a0:	mov	w2, #0x5                   	// #5
  4019a4:	bl	401800 <dcgettext@plt>
  4019a8:	bl	4017d0 <warnx@plt>
  4019ac:	adrp	x23, 404000 <ferror@plt+0x2740>
  4019b0:	adrp	x24, 404000 <ferror@plt+0x2740>
  4019b4:	add	x23, x23, #0xb10
  4019b8:	add	x24, x24, #0xb27
  4019bc:	mov	x21, #0x0                   	// #0
  4019c0:	adrp	x25, 416000 <ferror@plt+0x14740>
  4019c4:	add	x0, sp, #0x78
  4019c8:	bl	402134 <ferror@plt+0x874>
  4019cc:	ldp	x0, x1, [sp, #208]
  4019d0:	cmp	x21, x1
  4019d4:	b.cc	401d20 <ferror@plt+0x460>  // b.lo, b.ul, b.last
  4019d8:	bl	401740 <free@plt>
  4019dc:	add	x0, sp, #0xf0
  4019e0:	mov	x1, #0x80                  	// #128
  4019e4:	bl	402e9c <ferror@plt+0x15dc>
  4019e8:	add	x0, sp, #0x78
  4019ec:	add	x1, sp, #0xf0
  4019f0:	mov	w2, #0x80                  	// #128
  4019f4:	bl	402b5c <ferror@plt+0x129c>
  4019f8:	ldrb	w0, [sp, #232]
  4019fc:	tbz	w0, #0, 401a44 <ferror@plt+0x184>
  401a00:	adrp	x0, 416000 <ferror@plt+0x14740>
  401a04:	adrp	x2, 404000 <ferror@plt+0x2740>
  401a08:	adrp	x1, 404000 <ferror@plt+0x2740>
  401a0c:	add	x2, x2, #0xb4f
  401a10:	add	x1, x1, #0xb65
  401a14:	mov	x3, #0x80                  	// #128
  401a18:	ldr	x20, [x0, #520]
  401a1c:	mov	w4, #0x5                   	// #5
  401a20:	mov	x0, #0x0                   	// #0
  401a24:	bl	4017b0 <dcngettext@plt>
  401a28:	mov	x19, x0
  401a2c:	bl	403078 <ferror@plt+0x17b8>
  401a30:	mov	x1, x19
  401a34:	mov	x3, x0
  401a38:	mov	w2, #0x80                  	// #128
  401a3c:	mov	x0, x20
  401a40:	bl	401890 <fprintf@plt>
  401a44:	adrp	x20, 404000 <ferror@plt+0x2740>
  401a48:	add	x20, x20, #0xb7a
  401a4c:	mov	x19, #0x0                   	// #0
  401a50:	add	x21, sp, #0x68
  401a54:	add	x1, sp, #0x78
  401a58:	mov	x0, x21
  401a5c:	bl	402c70 <ferror@plt+0x13b0>
  401a60:	ldrb	w1, [x21, x19]
  401a64:	mov	x0, x20
  401a68:	add	x19, x19, #0x1
  401a6c:	bl	401850 <printf@plt>
  401a70:	cmp	x19, #0x10
  401a74:	b.ne	401a60 <ferror@plt+0x1a0>  // b.any
  401a78:	mov	w0, #0xa                   	// #10
  401a7c:	bl	401870 <putchar@plt>
  401a80:	mov	w0, #0x0                   	// #0
  401a84:	ldp	x19, x20, [sp, #16]
  401a88:	ldp	x21, x22, [sp, #32]
  401a8c:	ldp	x23, x24, [sp, #48]
  401a90:	ldp	x25, x26, [sp, #64]
  401a94:	ldr	x27, [sp, #80]
  401a98:	ldp	x29, x30, [sp], #368
  401a9c:	ret
  401aa0:	cmp	w0, #0x68
  401aa4:	b.eq	401bbc <ferror@plt+0x2fc>  // b.none
  401aa8:	b.gt	401af4 <ferror@plt+0x234>
  401aac:	cmp	w0, #0x56
  401ab0:	b.eq	401b8c <ferror@plt+0x2cc>  // b.none
  401ab4:	cmp	w0, #0x66
  401ab8:	b.eq	401b14 <ferror@plt+0x254>  // b.none
  401abc:	adrp	x0, 416000 <ferror@plt+0x14740>
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ac8:	add	x1, x1, #0xaa6
  401acc:	ldr	x19, [x0, #520]
  401ad0:	mov	x0, #0x0                   	// #0
  401ad4:	bl	401800 <dcgettext@plt>
  401ad8:	adrp	x1, 416000 <ferror@plt+0x14740>
  401adc:	ldr	x2, [x1, #544]
  401ae0:	mov	x1, x0
  401ae4:	mov	x0, x19
  401ae8:	bl	401890 <fprintf@plt>
  401aec:	mov	w0, #0x1                   	// #1
  401af0:	b	401bb8 <ferror@plt+0x2f8>
  401af4:	cmp	w0, #0x6d
  401af8:	b.eq	401b64 <ferror@plt+0x2a4>  // b.none
  401afc:	cmp	w0, #0x76
  401b00:	b.ne	401abc <ferror@plt+0x1fc>  // b.any
  401b04:	ldrb	w0, [sp, #232]
  401b08:	orr	w0, w0, #0x1
  401b0c:	strb	w0, [sp, #232]
  401b10:	b	401968 <ferror@plt+0xa8>
  401b14:	ldr	x0, [sp, #208]
  401b18:	cbnz	x0, 401b48 <ferror@plt+0x288>
  401b1c:	mov	x0, x23
  401b20:	bl	4015f0 <malloc@plt>
  401b24:	cmp	x0, #0x0
  401b28:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  401b2c:	b.eq	401b44 <ferror@plt+0x284>  // b.none
  401b30:	adrp	x1, 404000 <ferror@plt+0x2740>
  401b34:	mov	x2, x23
  401b38:	add	x1, x1, #0x8f9
  401b3c:	mov	w0, #0x1                   	// #1
  401b40:	bl	4018a0 <err@plt>
  401b44:	str	x0, [sp, #208]
  401b48:	ldr	x0, [sp, #216]
  401b4c:	ldr	x2, [x25, #528]
  401b50:	add	x1, x0, #0x1
  401b54:	str	x1, [sp, #216]
  401b58:	ldr	x1, [sp, #208]
  401b5c:	str	x2, [x1, x0, lsl #3]
  401b60:	b	401968 <ferror@plt+0xa8>
  401b64:	ldr	x27, [x25, #528]
  401b68:	mov	w2, #0x5                   	// #5
  401b6c:	mov	x1, x24
  401b70:	mov	x0, #0x0                   	// #0
  401b74:	bl	401800 <dcgettext@plt>
  401b78:	mov	x1, x0
  401b7c:	mov	x0, x27
  401b80:	bl	403c04 <ferror@plt+0x2344>
  401b84:	str	x0, [sp, #224]
  401b88:	b	401968 <ferror@plt+0xa8>
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	adrp	x1, 404000 <ferror@plt+0x2740>
  401b94:	mov	x0, #0x0                   	// #0
  401b98:	add	x1, x1, #0x92a
  401b9c:	bl	401800 <dcgettext@plt>
  401ba0:	adrp	x1, 416000 <ferror@plt+0x14740>
  401ba4:	adrp	x2, 404000 <ferror@plt+0x2740>
  401ba8:	add	x2, x2, #0x936
  401bac:	ldr	x1, [x1, #544]
  401bb0:	bl	401850 <printf@plt>
  401bb4:	mov	w0, #0x0                   	// #0
  401bb8:	bl	401540 <exit@plt>
  401bbc:	adrp	x0, 416000 <ferror@plt+0x14740>
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401bc8:	add	x1, x1, #0x948
  401bcc:	ldr	x19, [x0, #536]
  401bd0:	mov	x0, #0x0                   	// #0
  401bd4:	bl	401800 <dcgettext@plt>
  401bd8:	mov	x1, x19
  401bdc:	bl	401530 <fputs@plt>
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401be8:	mov	x0, #0x0                   	// #0
  401bec:	add	x1, x1, #0x951
  401bf0:	bl	401800 <dcgettext@plt>
  401bf4:	adrp	x1, 416000 <ferror@plt+0x14740>
  401bf8:	ldr	x2, [x1, #544]
  401bfc:	mov	x1, x0
  401c00:	mov	x0, x19
  401c04:	bl	401890 <fprintf@plt>
  401c08:	mov	x1, x19
  401c0c:	mov	w0, #0xa                   	// #10
  401c10:	bl	4015a0 <fputc@plt>
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c1c:	mov	x0, #0x0                   	// #0
  401c20:	add	x1, x1, #0x960
  401c24:	bl	401800 <dcgettext@plt>
  401c28:	mov	x1, x19
  401c2c:	bl	401530 <fputs@plt>
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c38:	mov	x0, #0x0                   	// #0
  401c3c:	add	x1, x1, #0x983
  401c40:	bl	401800 <dcgettext@plt>
  401c44:	mov	x1, x19
  401c48:	bl	401530 <fputs@plt>
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c54:	mov	x0, #0x0                   	// #0
  401c58:	add	x1, x1, #0x98e
  401c5c:	bl	401800 <dcgettext@plt>
  401c60:	mov	x1, x19
  401c64:	bl	401530 <fputs@plt>
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c70:	mov	x0, #0x0                   	// #0
  401c74:	add	x1, x1, #0x9c0
  401c78:	bl	401800 <dcgettext@plt>
  401c7c:	mov	x1, x19
  401c80:	bl	401530 <fputs@plt>
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c8c:	mov	x0, #0x0                   	// #0
  401c90:	add	x1, x1, #0x9ff
  401c94:	bl	401800 <dcgettext@plt>
  401c98:	mov	x1, x19
  401c9c:	bl	401530 <fputs@plt>
  401ca0:	mov	x1, x19
  401ca4:	mov	w0, #0xa                   	// #10
  401ca8:	bl	4015a0 <fputc@plt>
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	add	x1, x1, #0xa32
  401cbc:	bl	401800 <dcgettext@plt>
  401cc0:	mov	x19, x0
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ccc:	mov	x0, #0x0                   	// #0
  401cd0:	add	x1, x1, #0xa44
  401cd4:	bl	401800 <dcgettext@plt>
  401cd8:	mov	x4, x0
  401cdc:	adrp	x3, 404000 <ferror@plt+0x2740>
  401ce0:	add	x3, x3, #0xa54
  401ce4:	mov	x2, x19
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401cec:	adrp	x0, 404000 <ferror@plt+0x2740>
  401cf0:	add	x1, x1, #0xa63
  401cf4:	add	x0, x0, #0xa6f
  401cf8:	bl	401850 <printf@plt>
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	add	x1, x1, #0xa80
  401d0c:	bl	401800 <dcgettext@plt>
  401d10:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d14:	add	x1, x1, #0xa9b
  401d18:	bl	401850 <printf@plt>
  401d1c:	b	401bb4 <ferror@plt+0x2f4>
  401d20:	ldr	x20, [x0, x21, lsl #3]
  401d24:	ldrsb	w0, [x20]
  401d28:	cmp	w0, #0x2d
  401d2c:	b.ne	401d38 <ferror@plt+0x478>  // b.any
  401d30:	ldrsb	w0, [x20, #1]
  401d34:	cbz	w0, 401d70 <ferror@plt+0x4b0>
  401d38:	mov	x0, x20
  401d3c:	mov	w1, #0x0                   	// #0
  401d40:	bl	401600 <open@plt>
  401d44:	mov	w19, w0
  401d48:	tbz	w0, #31, 401d74 <ferror@plt+0x4b4>
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d54:	mov	x0, #0x0                   	// #0
  401d58:	add	x1, x1, #0xb01
  401d5c:	bl	401800 <dcgettext@plt>
  401d60:	mov	x1, x20
  401d64:	bl	401710 <warn@plt>
  401d68:	add	x21, x21, #0x1
  401d6c:	b	4019cc <ferror@plt+0x10c>
  401d70:	mov	w19, #0x0                   	// #0
  401d74:	mov	w1, w19
  401d78:	add	x0, sp, #0x78
  401d7c:	bl	401ff8 <ferror@plt+0x738>
  401d80:	mov	x22, x0
  401d84:	ldrb	w0, [sp, #232]
  401d88:	tbz	w0, #0, 401dbc <ferror@plt+0x4fc>
  401d8c:	ldr	x26, [x25, #520]
  401d90:	mov	w4, #0x5                   	// #5
  401d94:	mov	x3, x22
  401d98:	mov	x2, x23
  401d9c:	mov	x1, x24
  401da0:	mov	x0, #0x0                   	// #0
  401da4:	bl	4017b0 <dcngettext@plt>
  401da8:	mov	x1, x0
  401dac:	mov	x3, x20
  401db0:	mov	x2, x22
  401db4:	mov	x0, x26
  401db8:	bl	401890 <fprintf@plt>
  401dbc:	cbz	w19, 401d68 <ferror@plt+0x4a8>
  401dc0:	mov	w0, w19
  401dc4:	bl	4016a0 <close@plt>
  401dc8:	cbz	w0, 401d68 <ferror@plt+0x4a8>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401dd4:	mov	x0, #0x0                   	// #0
  401dd8:	add	x1, x1, #0xb3d
  401ddc:	bl	401800 <dcgettext@plt>
  401de0:	mov	x1, x0
  401de4:	mov	x2, x20
  401de8:	b	401b3c <ferror@plt+0x27c>
  401dec:	mov	x29, #0x0                   	// #0
  401df0:	mov	x30, #0x0                   	// #0
  401df4:	mov	x5, x0
  401df8:	ldr	x1, [sp]
  401dfc:	add	x2, sp, #0x8
  401e00:	mov	x6, sp
  401e04:	movz	x0, #0x0, lsl #48
  401e08:	movk	x0, #0x0, lsl #32
  401e0c:	movk	x0, #0x40, lsl #16
  401e10:	movk	x0, #0x18d0
  401e14:	movz	x3, #0x0, lsl #48
  401e18:	movk	x3, #0x0, lsl #32
  401e1c:	movk	x3, #0x40, lsl #16
  401e20:	movk	x3, #0x4810
  401e24:	movz	x4, #0x0, lsl #48
  401e28:	movk	x4, #0x0, lsl #32
  401e2c:	movk	x4, #0x40, lsl #16
  401e30:	movk	x4, #0x4890
  401e34:	bl	401640 <__libc_start_main@plt>
  401e38:	bl	4016d0 <abort@plt>
  401e3c:	adrp	x0, 415000 <ferror@plt+0x13740>
  401e40:	ldr	x0, [x0, #4064]
  401e44:	cbz	x0, 401e4c <ferror@plt+0x58c>
  401e48:	b	4016b0 <__gmon_start__@plt>
  401e4c:	ret
  401e50:	adrp	x0, 416000 <ferror@plt+0x14740>
  401e54:	add	x1, x0, #0x208
  401e58:	adrp	x0, 416000 <ferror@plt+0x14740>
  401e5c:	add	x0, x0, #0x208
  401e60:	cmp	x1, x0
  401e64:	b.eq	401e90 <ferror@plt+0x5d0>  // b.none
  401e68:	sub	sp, sp, #0x10
  401e6c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e70:	ldr	x1, [x1, #2240]
  401e74:	str	x1, [sp, #8]
  401e78:	cbz	x1, 401e88 <ferror@plt+0x5c8>
  401e7c:	mov	x16, x1
  401e80:	add	sp, sp, #0x10
  401e84:	br	x16
  401e88:	add	sp, sp, #0x10
  401e8c:	ret
  401e90:	ret
  401e94:	adrp	x0, 416000 <ferror@plt+0x14740>
  401e98:	add	x1, x0, #0x208
  401e9c:	adrp	x0, 416000 <ferror@plt+0x14740>
  401ea0:	add	x0, x0, #0x208
  401ea4:	sub	x1, x1, x0
  401ea8:	mov	x2, #0x2                   	// #2
  401eac:	asr	x1, x1, #3
  401eb0:	sdiv	x1, x1, x2
  401eb4:	cbz	x1, 401ee0 <ferror@plt+0x620>
  401eb8:	sub	sp, sp, #0x10
  401ebc:	adrp	x2, 404000 <ferror@plt+0x2740>
  401ec0:	ldr	x2, [x2, #2248]
  401ec4:	str	x2, [sp, #8]
  401ec8:	cbz	x2, 401ed8 <ferror@plt+0x618>
  401ecc:	mov	x16, x2
  401ed0:	add	sp, sp, #0x10
  401ed4:	br	x16
  401ed8:	add	sp, sp, #0x10
  401edc:	ret
  401ee0:	ret
  401ee4:	stp	x29, x30, [sp, #-32]!
  401ee8:	mov	x29, sp
  401eec:	str	x19, [sp, #16]
  401ef0:	adrp	x19, 416000 <ferror@plt+0x14740>
  401ef4:	ldrb	w0, [x19, #552]
  401ef8:	cbnz	w0, 401f08 <ferror@plt+0x648>
  401efc:	bl	401e50 <ferror@plt+0x590>
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	strb	w0, [x19, #552]
  401f08:	ldr	x19, [sp, #16]
  401f0c:	ldp	x29, x30, [sp], #32
  401f10:	ret
  401f14:	b	401e94 <ferror@plt+0x5d4>
  401f18:	stp	x29, x30, [sp, #-32]!
  401f1c:	mov	x29, sp
  401f20:	stp	x19, x20, [sp, #16]
  401f24:	mov	x19, x0
  401f28:	bl	401860 <__errno_location@plt>
  401f2c:	str	wzr, [x0]
  401f30:	mov	x20, x0
  401f34:	mov	x0, x19
  401f38:	bl	4018c0 <ferror@plt>
  401f3c:	cbz	w0, 401f58 <ferror@plt+0x698>
  401f40:	ldr	w0, [x20]
  401f44:	cmp	w0, #0x9
  401f48:	csetm	w0, ne  // ne = any
  401f4c:	ldp	x19, x20, [sp, #16]
  401f50:	ldp	x29, x30, [sp], #32
  401f54:	ret
  401f58:	mov	x0, x19
  401f5c:	bl	4017c0 <fflush@plt>
  401f60:	cbnz	w0, 401f40 <ferror@plt+0x680>
  401f64:	mov	x0, x19
  401f68:	bl	4015d0 <fileno@plt>
  401f6c:	tbnz	w0, #31, 401f40 <ferror@plt+0x680>
  401f70:	bl	401550 <dup@plt>
  401f74:	tbnz	w0, #31, 401f40 <ferror@plt+0x680>
  401f78:	bl	4016a0 <close@plt>
  401f7c:	cbz	w0, 401f4c <ferror@plt+0x68c>
  401f80:	b	401f40 <ferror@plt+0x680>
  401f84:	stp	x29, x30, [sp, #-16]!
  401f88:	adrp	x0, 416000 <ferror@plt+0x14740>
  401f8c:	mov	x29, sp
  401f90:	ldr	x0, [x0, #536]
  401f94:	bl	401f18 <ferror@plt+0x658>
  401f98:	cbz	w0, 401fe0 <ferror@plt+0x720>
  401f9c:	bl	401860 <__errno_location@plt>
  401fa0:	ldr	w0, [x0]
  401fa4:	cmp	w0, #0x20
  401fa8:	b.eq	401fe0 <ferror@plt+0x720>  // b.none
  401fac:	adrp	x1, 404000 <ferror@plt+0x2740>
  401fb0:	mov	w2, #0x5                   	// #5
  401fb4:	add	x1, x1, #0x8d0
  401fb8:	cbz	w0, 401fd0 <ferror@plt+0x710>
  401fbc:	mov	x0, #0x0                   	// #0
  401fc0:	bl	401800 <dcgettext@plt>
  401fc4:	bl	401710 <warn@plt>
  401fc8:	mov	w0, #0x1                   	// #1
  401fcc:	bl	401500 <_exit@plt>
  401fd0:	mov	x0, #0x0                   	// #0
  401fd4:	bl	401800 <dcgettext@plt>
  401fd8:	bl	4017d0 <warnx@plt>
  401fdc:	b	401fc8 <ferror@plt+0x708>
  401fe0:	adrp	x0, 416000 <ferror@plt+0x14740>
  401fe4:	ldr	x0, [x0, #520]
  401fe8:	bl	401f18 <ferror@plt+0x658>
  401fec:	cbnz	w0, 401fc8 <ferror@plt+0x708>
  401ff0:	ldp	x29, x30, [sp], #16
  401ff4:	ret
  401ff8:	mov	x12, #0x1070                	// #4208
  401ffc:	sub	sp, sp, x12
  402000:	stp	x29, x30, [sp]
  402004:	mov	x29, sp
  402008:	stp	x21, x22, [sp, #32]
  40200c:	mov	x21, x0
  402010:	mov	x0, #0x1000                	// #4096
  402014:	stp	x25, x26, [sp, #64]
  402018:	mov	w25, w1
  40201c:	ldr	x22, [x21, #104]
  402020:	str	x27, [sp, #80]
  402024:	mov	x27, #0xb280                	// #45696
  402028:	stp	x19, x20, [sp, #16]
  40202c:	cmp	x22, #0x0
  402030:	csel	x22, x22, x0, ne  // ne = any
  402034:	mov	x20, #0x0                   	// #0
  402038:	movk	x27, #0xee6, lsl #16
  40203c:	stp	x23, x24, [sp, #48]
  402040:	sub	x19, x22, x20
  402044:	cmp	x19, #0x1, lsl #12
  402048:	add	x26, sp, #0x70
  40204c:	mov	x23, #0x0                   	// #0
  402050:	mov	w24, #0x0                   	// #0
  402054:	mov	x0, #0x1000                	// #4096
  402058:	csel	x19, x19, x0, cc  // cc = lo, ul, last
  40205c:	mov	x2, x19
  402060:	add	x0, sp, #0x70
  402064:	mov	w1, #0x0                   	// #0
  402068:	bl	401660 <memset@plt>
  40206c:	mov	x2, x19
  402070:	mov	x1, x26
  402074:	mov	w0, w25
  402078:	bl	4017e0 <read@plt>
  40207c:	cmp	x0, #0x0
  402080:	b.gt	4020fc <ferror@plt+0x83c>
  402084:	b.eq	4020bc <ferror@plt+0x7fc>  // b.none
  402088:	bl	401860 <__errno_location@plt>
  40208c:	ldr	w0, [x0]
  402090:	cmp	w0, #0xb
  402094:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402098:	b.ne	4020bc <ferror@plt+0x7fc>  // b.any
  40209c:	cmp	w24, #0x4
  4020a0:	b.gt	4020bc <ferror@plt+0x7fc>
  4020a4:	add	w24, w24, #0x1
  4020a8:	add	x0, sp, #0x60
  4020ac:	mov	x1, #0x0                   	// #0
  4020b0:	stp	xzr, x27, [sp, #96]
  4020b4:	bl	401750 <nanosleep@plt>
  4020b8:	b	40206c <ferror@plt+0x7ac>
  4020bc:	cbnz	x23, 402114 <ferror@plt+0x854>
  4020c0:	add	x1, sp, #0x70
  4020c4:	mov	x0, x21
  4020c8:	mov	w2, #0x1                   	// #1
  4020cc:	strb	wzr, [sp, #112]
  4020d0:	bl	402b5c <ferror@plt+0x129c>
  4020d4:	mov	x0, x20
  4020d8:	mov	x12, #0x1070                	// #4208
  4020dc:	ldp	x29, x30, [sp]
  4020e0:	ldp	x19, x20, [sp, #16]
  4020e4:	ldp	x21, x22, [sp, #32]
  4020e8:	ldp	x23, x24, [sp, #48]
  4020ec:	ldp	x25, x26, [sp, #64]
  4020f0:	ldr	x27, [sp, #80]
  4020f4:	add	sp, sp, x12
  4020f8:	ret
  4020fc:	add	x26, x26, x0
  402100:	add	x23, x23, x0
  402104:	subs	x19, x19, x0
  402108:	b.eq	402114 <ferror@plt+0x854>  // b.none
  40210c:	mov	w24, #0x0                   	// #0
  402110:	b	40206c <ferror@plt+0x7ac>
  402114:	mov	w2, w23
  402118:	add	x1, sp, #0x70
  40211c:	mov	x0, x21
  402120:	add	x20, x20, x23
  402124:	bl	402b5c <ferror@plt+0x129c>
  402128:	cmp	x22, x20
  40212c:	b.hi	402040 <ferror@plt+0x780>  // b.pmore
  402130:	b	4020c0 <ferror@plt+0x800>
  402134:	mov	x1, #0x2301                	// #8961
  402138:	str	xzr, [x0, #16]
  40213c:	movk	x1, #0x6745, lsl #16
  402140:	movk	x1, #0xab89, lsl #32
  402144:	movk	x1, #0xefcd, lsl #48
  402148:	str	x1, [x0]
  40214c:	mov	x1, #0xdcfe                	// #56574
  402150:	movk	x1, #0x98ba, lsl #16
  402154:	movk	x1, #0x5476, lsl #32
  402158:	movk	x1, #0x1032, lsl #48
  40215c:	str	x1, [x0, #8]
  402160:	ret
  402164:	stp	x29, x30, [sp, #-80]!
  402168:	mov	x29, sp
  40216c:	ldp	w8, w9, [x0, #8]
  402170:	stp	x19, x20, [sp, #16]
  402174:	ldr	w18, [x1, #40]
  402178:	ldp	w11, w10, [x0]
  40217c:	eor	w2, w8, w9
  402180:	ldp	w20, w17, [x1]
  402184:	and	w2, w2, w10
  402188:	eor	w2, w2, w9
  40218c:	eor	w5, w10, w8
  402190:	add	w3, w2, w11
  402194:	mov	w2, #0xa478                	// #42104
  402198:	movk	w2, #0xd76a, lsl #16
  40219c:	add	w2, w20, w2
  4021a0:	add	w2, w2, w3
  4021a4:	stp	x21, x22, [sp, #32]
  4021a8:	ror	w2, w2, #25
  4021ac:	add	w2, w10, w2
  4021b0:	stp	x23, x24, [sp, #48]
  4021b4:	and	w5, w5, w2
  4021b8:	eor	w5, w5, w8
  4021bc:	eor	w12, w10, w2
  4021c0:	add	w3, w5, w9
  4021c4:	mov	w5, #0xb756                	// #46934
  4021c8:	movk	w5, #0xe8c7, lsl #16
  4021cc:	add	w5, w17, w5
  4021d0:	add	w5, w5, w3
  4021d4:	ldp	w14, w22, [x1, #8]
  4021d8:	ror	w5, w5, #20
  4021dc:	add	w5, w2, w5
  4021e0:	and	w12, w12, w5
  4021e4:	eor	w7, w2, w5
  4021e8:	eor	w12, w12, w10
  4021ec:	add	w3, w12, w8
  4021f0:	mov	w12, #0x70db                	// #28891
  4021f4:	movk	w12, #0x2420, lsl #16
  4021f8:	add	w12, w14, w12
  4021fc:	add	w12, w12, w3
  402200:	ldp	w13, w19, [x1, #24]
  402204:	ror	w12, w12, #15
  402208:	add	w12, w5, w12
  40220c:	and	w7, w7, w12
  402210:	eor	w7, w7, w2
  402214:	add	w3, w7, w10
  402218:	mov	w7, #0xceee                	// #52974
  40221c:	movk	w7, #0xc1bd, lsl #16
  402220:	add	w7, w22, w7
  402224:	add	w7, w7, w3
  402228:	eor	w3, w5, w12
  40222c:	ror	w7, w7, #10
  402230:	add	w7, w12, w7
  402234:	and	w3, w3, w7
  402238:	eor	w6, w12, w7
  40223c:	eor	w3, w3, w5
  402240:	add	w4, w3, w2
  402244:	ldr	w2, [x1, #16]
  402248:	mov	w3, #0xfaf                 	// #4015
  40224c:	movk	w3, #0xf57c, lsl #16
  402250:	add	w3, w2, w3
  402254:	add	w3, w3, w4
  402258:	ror	w3, w3, #25
  40225c:	add	w3, w7, w3
  402260:	and	w6, w6, w3
  402264:	eor	w16, w7, w3
  402268:	eor	w6, w6, w12
  40226c:	add	w4, w6, w5
  402270:	ldr	w5, [x1, #20]
  402274:	mov	w6, #0xc62a                	// #50730
  402278:	movk	w6, #0x4787, lsl #16
  40227c:	add	w6, w5, w6
  402280:	add	w6, w6, w4
  402284:	ror	w6, w6, #20
  402288:	add	w6, w3, w6
  40228c:	and	w16, w16, w6
  402290:	eor	w4, w3, w6
  402294:	eor	w16, w16, w7
  402298:	add	w12, w16, w12
  40229c:	mov	w16, #0x4613                	// #17939
  4022a0:	movk	w16, #0xa830, lsl #16
  4022a4:	add	w16, w13, w16
  4022a8:	add	w16, w16, w12
  4022ac:	ror	w16, w16, #15
  4022b0:	add	w16, w6, w16
  4022b4:	and	w4, w4, w16
  4022b8:	eor	w4, w4, w3
  4022bc:	add	w4, w4, w7
  4022c0:	mov	w7, #0x9501                	// #38145
  4022c4:	movk	w7, #0xfd46, lsl #16
  4022c8:	add	w7, w19, w7
  4022cc:	add	w7, w7, w4
  4022d0:	eor	w4, w6, w16
  4022d4:	ror	w7, w7, #10
  4022d8:	add	w7, w16, w7
  4022dc:	and	w4, w4, w7
  4022e0:	eor	w15, w16, w7
  4022e4:	eor	w4, w4, w6
  4022e8:	add	w12, w4, w3
  4022ec:	ldr	w3, [x1, #32]
  4022f0:	mov	w4, #0x98d8                	// #39128
  4022f4:	movk	w4, #0x6980, lsl #16
  4022f8:	add	w4, w3, w4
  4022fc:	add	w4, w4, w12
  402300:	ldr	w12, [x1, #36]
  402304:	ror	w4, w4, #25
  402308:	add	w4, w7, w4
  40230c:	and	w15, w15, w4
  402310:	eor	w21, w7, w4
  402314:	eor	w15, w15, w16
  402318:	add	w15, w15, w6
  40231c:	mov	w6, #0xf7af                	// #63407
  402320:	movk	w6, #0x8b44, lsl #16
  402324:	add	w6, w12, w6
  402328:	add	w6, w6, w15
  40232c:	mov	w15, #0xffff5bb1            	// #-42063
  402330:	ror	w6, w6, #20
  402334:	add	w6, w4, w6
  402338:	and	w21, w21, w6
  40233c:	eor	w21, w21, w7
  402340:	add	w16, w21, w16
  402344:	add	w21, w18, w15
  402348:	add	w16, w21, w16
  40234c:	eor	w15, w4, w6
  402350:	ror	w21, w16, #15
  402354:	add	w21, w6, w21
  402358:	ldr	w16, [x1, #44]
  40235c:	and	w15, w15, w21
  402360:	eor	w23, w6, w21
  402364:	eor	w15, w15, w4
  402368:	add	w7, w15, w7
  40236c:	mov	w15, #0xd7be                	// #55230
  402370:	movk	w15, #0x895c, lsl #16
  402374:	add	w15, w16, w15
  402378:	add	w15, w15, w7
  40237c:	ror	w15, w15, #10
  402380:	add	w15, w21, w15
  402384:	and	w23, w23, w15
  402388:	eor	w24, w21, w15
  40238c:	eor	w23, w23, w6
  402390:	add	w7, w23, w4
  402394:	ldr	w4, [x1, #48]
  402398:	mov	w23, #0x1122                	// #4386
  40239c:	movk	w23, #0x6b90, lsl #16
  4023a0:	add	w23, w4, w23
  4023a4:	add	w23, w23, w7
  4023a8:	ldr	w7, [x1, #52]
  4023ac:	ror	w23, w23, #25
  4023b0:	add	w23, w15, w23
  4023b4:	and	w24, w24, w23
  4023b8:	eor	w24, w24, w21
  4023bc:	add	w6, w24, w6
  4023c0:	mov	w24, #0x7193                	// #29075
  4023c4:	movk	w24, #0xfd98, lsl #16
  4023c8:	add	w24, w7, w24
  4023cc:	add	w24, w24, w6
  4023d0:	ldr	w6, [x1, #56]
  4023d4:	str	x25, [sp, #64]
  4023d8:	eor	w25, w15, w23
  4023dc:	ror	w24, w24, #20
  4023e0:	add	w24, w23, w24
  4023e4:	and	w25, w25, w24
  4023e8:	eor	w25, w25, w15
  4023ec:	add	w25, w25, w21
  4023f0:	mov	w21, #0x438e                	// #17294
  4023f4:	movk	w21, #0xa679, lsl #16
  4023f8:	add	w21, w6, w21
  4023fc:	add	w21, w21, w25
  402400:	eor	w25, w23, w24
  402404:	ror	w21, w21, #15
  402408:	add	w21, w24, w21
  40240c:	and	w25, w25, w21
  402410:	eor	w25, w25, w23
  402414:	add	w25, w25, w15
  402418:	ldr	w15, [x1, #60]
  40241c:	mov	w1, #0x821                 	// #2081
  402420:	movk	w1, #0x49b4, lsl #16
  402424:	add	w1, w15, w1
  402428:	add	w1, w1, w25
  40242c:	ror	w1, w1, #10
  402430:	add	w1, w21, w1
  402434:	eor	w30, w21, w1
  402438:	and	w30, w30, w24
  40243c:	eor	w30, w30, w21
  402440:	add	w23, w30, w23
  402444:	mov	w30, #0x2562                	// #9570
  402448:	movk	w30, #0xf61e, lsl #16
  40244c:	add	w30, w17, w30
  402450:	add	w30, w30, w23
  402454:	ror	w30, w30, #27
  402458:	add	w30, w1, w30
  40245c:	eor	w23, w1, w30
  402460:	and	w23, w23, w21
  402464:	eor	w23, w23, w1
  402468:	add	w24, w23, w24
  40246c:	mov	w23, #0xb340                	// #45888
  402470:	movk	w23, #0xc040, lsl #16
  402474:	add	w23, w13, w23
  402478:	add	w23, w23, w24
  40247c:	ror	w23, w23, #23
  402480:	add	w23, w30, w23
  402484:	eor	w24, w30, w23
  402488:	and	w24, w24, w1
  40248c:	eor	w24, w24, w30
  402490:	add	w24, w24, w21
  402494:	mov	w21, #0x5a51                	// #23121
  402498:	movk	w21, #0x265e, lsl #16
  40249c:	add	w21, w16, w21
  4024a0:	add	w21, w21, w24
  4024a4:	ror	w21, w21, #18
  4024a8:	add	w21, w23, w21
  4024ac:	eor	w24, w23, w21
  4024b0:	and	w24, w24, w30
  4024b4:	eor	w24, w24, w23
  4024b8:	add	w24, w24, w1
  4024bc:	mov	w1, #0xc7aa                	// #51114
  4024c0:	movk	w1, #0xe9b6, lsl #16
  4024c4:	add	w1, w20, w1
  4024c8:	add	w1, w1, w24
  4024cc:	ror	w1, w1, #12
  4024d0:	add	w1, w21, w1
  4024d4:	eor	w24, w21, w1
  4024d8:	and	w24, w24, w23
  4024dc:	eor	w24, w24, w21
  4024e0:	add	w24, w24, w30
  4024e4:	mov	w30, #0x105d                	// #4189
  4024e8:	movk	w30, #0xd62f, lsl #16
  4024ec:	add	w30, w5, w30
  4024f0:	add	w30, w30, w24
  4024f4:	ror	w30, w30, #27
  4024f8:	add	w30, w1, w30
  4024fc:	eor	w24, w1, w30
  402500:	and	w24, w24, w21
  402504:	eor	w24, w24, w1
  402508:	add	w24, w24, w23
  40250c:	mov	w23, #0x1453                	// #5203
  402510:	movk	w23, #0x244, lsl #16
  402514:	add	w23, w18, w23
  402518:	add	w23, w23, w24
  40251c:	ror	w23, w23, #23
  402520:	add	w23, w30, w23
  402524:	eor	w24, w30, w23
  402528:	and	w24, w24, w1
  40252c:	eor	w24, w24, w30
  402530:	add	w24, w24, w21
  402534:	mov	w21, #0xe681                	// #59009
  402538:	movk	w21, #0xd8a1, lsl #16
  40253c:	add	w21, w15, w21
  402540:	add	w21, w21, w24
  402544:	ror	w21, w21, #18
  402548:	add	w21, w23, w21
  40254c:	eor	w24, w23, w21
  402550:	and	w24, w24, w30
  402554:	eor	w24, w24, w23
  402558:	add	w24, w24, w1
  40255c:	mov	w1, #0xfbc8                	// #64456
  402560:	movk	w1, #0xe7d3, lsl #16
  402564:	add	w1, w2, w1
  402568:	add	w1, w1, w24
  40256c:	ror	w1, w1, #12
  402570:	add	w1, w21, w1
  402574:	eor	w24, w21, w1
  402578:	and	w24, w24, w23
  40257c:	eor	w24, w24, w21
  402580:	add	w24, w24, w30
  402584:	mov	w30, #0xcde6                	// #52710
  402588:	movk	w30, #0x21e1, lsl #16
  40258c:	add	w30, w12, w30
  402590:	add	w30, w30, w24
  402594:	ror	w30, w30, #27
  402598:	add	w30, w1, w30
  40259c:	eor	w24, w1, w30
  4025a0:	and	w24, w24, w21
  4025a4:	eor	w24, w24, w1
  4025a8:	add	w24, w24, w23
  4025ac:	mov	w23, #0x7d6                 	// #2006
  4025b0:	movk	w23, #0xc337, lsl #16
  4025b4:	add	w23, w6, w23
  4025b8:	add	w23, w23, w24
  4025bc:	ror	w23, w23, #23
  4025c0:	add	w23, w30, w23
  4025c4:	eor	w24, w30, w23
  4025c8:	and	w24, w24, w1
  4025cc:	eor	w24, w24, w30
  4025d0:	add	w24, w24, w21
  4025d4:	mov	w21, #0xd87                 	// #3463
  4025d8:	movk	w21, #0xf4d5, lsl #16
  4025dc:	add	w21, w22, w21
  4025e0:	add	w21, w21, w24
  4025e4:	ror	w21, w21, #18
  4025e8:	add	w21, w23, w21
  4025ec:	eor	w24, w23, w21
  4025f0:	and	w24, w24, w30
  4025f4:	eor	w24, w24, w23
  4025f8:	add	w24, w24, w1
  4025fc:	mov	w1, #0x14ed                	// #5357
  402600:	movk	w1, #0x455a, lsl #16
  402604:	add	w1, w3, w1
  402608:	add	w1, w1, w24
  40260c:	ror	w1, w1, #12
  402610:	add	w1, w21, w1
  402614:	eor	w24, w21, w1
  402618:	and	w24, w24, w23
  40261c:	eor	w24, w24, w21
  402620:	add	w24, w24, w30
  402624:	mov	w30, #0xe905                	// #59653
  402628:	movk	w30, #0xa9e3, lsl #16
  40262c:	add	w30, w7, w30
  402630:	add	w30, w30, w24
  402634:	ror	w30, w30, #27
  402638:	add	w30, w1, w30
  40263c:	eor	w24, w1, w30
  402640:	and	w24, w24, w21
  402644:	eor	w24, w24, w1
  402648:	add	w24, w24, w23
  40264c:	mov	w23, #0xa3f8                	// #41976
  402650:	movk	w23, #0xfcef, lsl #16
  402654:	add	w23, w14, w23
  402658:	add	w23, w23, w24
  40265c:	ror	w23, w23, #23
  402660:	add	w23, w30, w23
  402664:	eor	w24, w30, w23
  402668:	and	w24, w24, w1
  40266c:	eor	w24, w24, w30
  402670:	add	w21, w24, w21
  402674:	mov	w24, #0x2d9                 	// #729
  402678:	movk	w24, #0x676f, lsl #16
  40267c:	add	w24, w19, w24
  402680:	add	w24, w24, w21
  402684:	ror	w24, w24, #18
  402688:	add	w24, w23, w24
  40268c:	eor	w25, w23, w24
  402690:	and	w21, w25, w30
  402694:	eor	w21, w21, w23
  402698:	add	w1, w21, w1
  40269c:	mov	w21, #0x4c8a                	// #19594
  4026a0:	movk	w21, #0x8d2a, lsl #16
  4026a4:	add	w21, w4, w21
  4026a8:	add	w21, w21, w1
  4026ac:	ror	w21, w21, #12
  4026b0:	add	w21, w24, w21
  4026b4:	eor	w25, w25, w21
  4026b8:	eor	w1, w24, w21
  4026bc:	add	w30, w25, w30
  4026c0:	sub	w25, w5, #0x5c, lsl #12
  4026c4:	sub	w25, w25, #0x6be
  4026c8:	add	w30, w25, w30
  4026cc:	ror	w30, w30, #28
  4026d0:	add	w30, w21, w30
  4026d4:	eor	w1, w1, w30
  4026d8:	add	w23, w1, w23
  4026dc:	mov	w1, #0xf681                	// #63105
  4026e0:	movk	w1, #0x8771, lsl #16
  4026e4:	add	w1, w3, w1
  4026e8:	add	w1, w1, w23
  4026ec:	eor	w23, w21, w30
  4026f0:	ror	w1, w1, #21
  4026f4:	add	w1, w30, w1
  4026f8:	eor	w23, w23, w1
  4026fc:	add	w24, w23, w24
  402700:	mov	w23, #0x6122                	// #24866
  402704:	movk	w23, #0x6d9d, lsl #16
  402708:	add	w23, w16, w23
  40270c:	add	w23, w23, w24
  402710:	eor	w24, w30, w1
  402714:	ror	w23, w23, #16
  402718:	add	w23, w1, w23
  40271c:	eor	w24, w24, w23
  402720:	add	w24, w24, w21
  402724:	mov	w21, #0x380c                	// #14348
  402728:	movk	w21, #0xfde5, lsl #16
  40272c:	add	w21, w6, w21
  402730:	add	w21, w21, w24
  402734:	eor	w24, w1, w23
  402738:	ror	w21, w21, #9
  40273c:	add	w21, w23, w21
  402740:	eor	w24, w24, w21
  402744:	add	w24, w24, w30
  402748:	mov	w30, #0xea44                	// #59972
  40274c:	movk	w30, #0xa4be, lsl #16
  402750:	add	w30, w17, w30
  402754:	add	w30, w30, w24
  402758:	eor	w24, w23, w21
  40275c:	ror	w30, w30, #28
  402760:	add	w30, w21, w30
  402764:	eor	w24, w24, w30
  402768:	add	w24, w24, w1
  40276c:	mov	w1, #0xcfa9                	// #53161
  402770:	movk	w1, #0x4bde, lsl #16
  402774:	add	w1, w2, w1
  402778:	add	w1, w1, w24
  40277c:	eor	w24, w21, w30
  402780:	ror	w1, w1, #21
  402784:	add	w1, w30, w1
  402788:	eor	w24, w24, w1
  40278c:	add	w24, w24, w23
  402790:	mov	w23, #0x4b60                	// #19296
  402794:	movk	w23, #0xf6bb, lsl #16
  402798:	add	w23, w19, w23
  40279c:	add	w23, w23, w24
  4027a0:	eor	w24, w30, w1
  4027a4:	ror	w23, w23, #16
  4027a8:	add	w23, w1, w23
  4027ac:	eor	w24, w24, w23
  4027b0:	add	w24, w24, w21
  4027b4:	mov	w21, #0xbc70                	// #48240
  4027b8:	movk	w21, #0xbebf, lsl #16
  4027bc:	add	w21, w18, w21
  4027c0:	add	w21, w21, w24
  4027c4:	eor	w24, w1, w23
  4027c8:	ror	w21, w21, #9
  4027cc:	add	w21, w23, w21
  4027d0:	eor	w24, w24, w21
  4027d4:	add	w24, w24, w30
  4027d8:	mov	w30, #0x7ec6                	// #32454
  4027dc:	movk	w30, #0x289b, lsl #16
  4027e0:	add	w30, w7, w30
  4027e4:	add	w30, w30, w24
  4027e8:	eor	w24, w23, w21
  4027ec:	ror	w30, w30, #28
  4027f0:	add	w30, w21, w30
  4027f4:	eor	w24, w24, w30
  4027f8:	add	w24, w24, w1
  4027fc:	mov	w1, #0x27fa                	// #10234
  402800:	movk	w1, #0xeaa1, lsl #16
  402804:	add	w1, w20, w1
  402808:	add	w1, w1, w24
  40280c:	eor	w24, w21, w30
  402810:	ror	w1, w1, #21
  402814:	add	w1, w30, w1
  402818:	eor	w24, w24, w1
  40281c:	add	w24, w24, w23
  402820:	mov	w23, #0x3085                	// #12421
  402824:	movk	w23, #0xd4ef, lsl #16
  402828:	add	w23, w22, w23
  40282c:	add	w23, w23, w24
  402830:	eor	w24, w30, w1
  402834:	ror	w23, w23, #16
  402838:	add	w23, w1, w23
  40283c:	eor	w24, w24, w23
  402840:	add	w24, w24, w21
  402844:	mov	w21, #0x1d05                	// #7429
  402848:	movk	w21, #0x488, lsl #16
  40284c:	add	w21, w13, w21
  402850:	add	w21, w21, w24
  402854:	eor	w24, w1, w23
  402858:	ror	w21, w21, #9
  40285c:	add	w21, w23, w21
  402860:	eor	w24, w24, w21
  402864:	add	w24, w24, w30
  402868:	mov	w30, #0xd039                	// #53305
  40286c:	movk	w30, #0xd9d4, lsl #16
  402870:	add	w30, w12, w30
  402874:	add	w30, w30, w24
  402878:	eor	w24, w23, w21
  40287c:	ror	w30, w30, #28
  402880:	add	w30, w21, w30
  402884:	eor	w24, w24, w30
  402888:	add	w24, w24, w1
  40288c:	mov	w1, #0x99e5                	// #39397
  402890:	movk	w1, #0xe6db, lsl #16
  402894:	add	w1, w4, w1
  402898:	add	w1, w1, w24
  40289c:	eor	w24, w21, w30
  4028a0:	ror	w1, w1, #21
  4028a4:	add	w1, w30, w1
  4028a8:	eor	w24, w24, w1
  4028ac:	add	w24, w24, w23
  4028b0:	mov	w23, #0x7cf8                	// #31992
  4028b4:	movk	w23, #0x1fa2, lsl #16
  4028b8:	add	w23, w15, w23
  4028bc:	add	w23, w23, w24
  4028c0:	eor	w24, w30, w1
  4028c4:	ror	w23, w23, #16
  4028c8:	add	w23, w1, w23
  4028cc:	eor	w24, w24, w23
  4028d0:	add	w24, w24, w21
  4028d4:	mov	w21, #0x5665                	// #22117
  4028d8:	movk	w21, #0xc4ac, lsl #16
  4028dc:	add	w21, w14, w21
  4028e0:	add	w21, w21, w24
  4028e4:	ror	w21, w21, #9
  4028e8:	add	w21, w23, w21
  4028ec:	orn	w24, w21, w1
  4028f0:	eor	w24, w24, w23
  4028f4:	add	w24, w24, w30
  4028f8:	mov	w30, #0x2244                	// #8772
  4028fc:	movk	w30, #0xf429, lsl #16
  402900:	add	w30, w20, w30
  402904:	add	w30, w30, w24
  402908:	ror	w30, w30, #26
  40290c:	add	w30, w21, w30
  402910:	orn	w20, w30, w23
  402914:	eor	w20, w20, w21
  402918:	add	w20, w20, w1
  40291c:	mov	w1, #0xff97                	// #65431
  402920:	movk	w1, #0x432a, lsl #16
  402924:	add	w1, w19, w1
  402928:	add	w1, w1, w20
  40292c:	ror	w1, w1, #22
  402930:	add	w1, w30, w1
  402934:	orn	w20, w1, w21
  402938:	eor	w20, w20, w30
  40293c:	add	w23, w20, w23
  402940:	mov	w20, #0x23a7                	// #9127
  402944:	movk	w20, #0xab94, lsl #16
  402948:	add	w20, w6, w20
  40294c:	add	w20, w20, w23
  402950:	ror	w20, w20, #17
  402954:	add	w20, w1, w20
  402958:	orn	w19, w20, w30
  40295c:	eor	w19, w19, w1
  402960:	add	w21, w19, w21
  402964:	mov	w19, #0xa039                	// #41017
  402968:	movk	w19, #0xfc93, lsl #16
  40296c:	add	w19, w5, w19
  402970:	add	w19, w19, w21
  402974:	ror	w19, w19, #11
  402978:	add	w19, w20, w19
  40297c:	orn	w5, w19, w1
  402980:	eor	w5, w5, w20
  402984:	add	w5, w5, w30
  402988:	mov	w30, #0x59c3                	// #22979
  40298c:	movk	w30, #0x655b, lsl #16
  402990:	add	w30, w4, w30
  402994:	add	w30, w30, w5
  402998:	ror	w30, w30, #26
  40299c:	add	w30, w19, w30
  4029a0:	orn	w4, w30, w20
  4029a4:	eor	w4, w4, w19
  4029a8:	add	w4, w4, w1
  4029ac:	mov	w1, #0xcc92                	// #52370
  4029b0:	movk	w1, #0x8f0c, lsl #16
  4029b4:	add	w1, w22, w1
  4029b8:	add	w1, w1, w4
  4029bc:	ror	w1, w1, #22
  4029c0:	add	w1, w30, w1
  4029c4:	orn	w6, w1, w19
  4029c8:	eor	w6, w6, w30
  4029cc:	add	w20, w6, w20
  4029d0:	sub	w6, w18, #0x100, lsl #12
  4029d4:	sub	w6, w6, #0xb83
  4029d8:	add	w6, w6, w20
  4029dc:	ror	w6, w6, #17
  4029e0:	add	w6, w1, w6
  4029e4:	orn	w5, w6, w30
  4029e8:	eor	w5, w5, w1
  4029ec:	add	w19, w5, w19
  4029f0:	mov	w5, #0x5dd1                	// #24017
  4029f4:	movk	w5, #0x8584, lsl #16
  4029f8:	add	w5, w17, w5
  4029fc:	add	w5, w5, w19
  402a00:	ror	w5, w5, #11
  402a04:	add	w5, w6, w5
  402a08:	orn	w4, w5, w1
  402a0c:	eor	w4, w4, w6
  402a10:	add	w30, w4, w30
  402a14:	mov	w4, #0x7e4f                	// #32335
  402a18:	movk	w4, #0x6fa8, lsl #16
  402a1c:	add	w4, w3, w4
  402a20:	add	w4, w4, w30
  402a24:	ror	w4, w4, #26
  402a28:	add	w4, w5, w4
  402a2c:	orn	w3, w4, w6
  402a30:	eor	w3, w3, w5
  402a34:	add	w1, w3, w1
  402a38:	mov	w3, #0xe6e0                	// #59104
  402a3c:	movk	w3, #0xfe2c, lsl #16
  402a40:	add	w15, w15, w3
  402a44:	add	w15, w15, w1
  402a48:	ror	w15, w15, #22
  402a4c:	add	w3, w4, w15
  402a50:	orn	w1, w3, w5
  402a54:	eor	w1, w1, w4
  402a58:	add	w1, w1, w6
  402a5c:	mov	w6, #0x4314                	// #17172
  402a60:	movk	w6, #0xa301, lsl #16
  402a64:	add	w6, w13, w6
  402a68:	add	w6, w6, w1
  402a6c:	ror	w6, w6, #17
  402a70:	add	w6, w3, w6
  402a74:	orn	w1, w6, w4
  402a78:	eor	w1, w1, w3
  402a7c:	add	w1, w1, w5
  402a80:	mov	w5, #0x11a1                	// #4513
  402a84:	movk	w5, #0x4e08, lsl #16
  402a88:	add	w5, w7, w5
  402a8c:	add	w5, w5, w1
  402a90:	ror	w5, w5, #11
  402a94:	add	w5, w6, w5
  402a98:	orn	w7, w5, w3
  402a9c:	eor	w7, w7, w6
  402aa0:	add	w4, w7, w4
  402aa4:	mov	w7, #0x7e82                	// #32386
  402aa8:	movk	w7, #0xf753, lsl #16
  402aac:	add	w7, w2, w7
  402ab0:	add	w7, w7, w4
  402ab4:	ror	w7, w7, #26
  402ab8:	add	w1, w5, w7
  402abc:	orn	w2, w1, w6
  402ac0:	eor	w2, w2, w5
  402ac4:	add	w2, w2, w3
  402ac8:	mov	w3, #0xf235                	// #62005
  402acc:	movk	w3, #0xbd3a, lsl #16
  402ad0:	add	w3, w16, w3
  402ad4:	add	w3, w3, w2
  402ad8:	ror	w3, w3, #22
  402adc:	add	w3, w1, w3
  402ae0:	orn	w2, w3, w5
  402ae4:	eor	w2, w2, w1
  402ae8:	add	w6, w2, w6
  402aec:	mov	w2, #0xd2bb                	// #53947
  402af0:	movk	w2, #0x2ad7, lsl #16
  402af4:	add	w2, w14, w2
  402af8:	add	w2, w2, w6
  402afc:	ror	w2, w2, #17
  402b00:	add	w2, w3, w2
  402b04:	orn	w4, w2, w1
  402b08:	add	w1, w11, w1
  402b0c:	eor	w4, w4, w3
  402b10:	add	w10, w10, w2
  402b14:	add	w5, w4, w5
  402b18:	mov	w4, #0xd391                	// #54161
  402b1c:	movk	w4, #0xeb86, lsl #16
  402b20:	add	w4, w12, w4
  402b24:	add	w4, w4, w5
  402b28:	str	w1, [x0]
  402b2c:	add	w2, w8, w2
  402b30:	add	w3, w9, w3
  402b34:	ror	w1, w4, #11
  402b38:	add	w1, w1, w10
  402b3c:	stp	w1, w2, [x0, #4]
  402b40:	str	w3, [x0, #12]
  402b44:	ldp	x19, x20, [sp, #16]
  402b48:	ldp	x21, x22, [sp, #32]
  402b4c:	ldp	x23, x24, [sp, #48]
  402b50:	ldr	x25, [sp, #64]
  402b54:	ldp	x29, x30, [sp], #80
  402b58:	ret
  402b5c:	stp	x29, x30, [sp, #-64]!
  402b60:	mov	x29, sp
  402b64:	stp	x19, x20, [sp, #16]
  402b68:	mov	x20, x0
  402b6c:	mov	w19, w2
  402b70:	stp	x23, x24, [sp, #48]
  402b74:	ldr	w23, [x0, #16]
  402b78:	lsl	w0, w2, #3
  402b7c:	stp	x21, x22, [sp, #32]
  402b80:	adds	w0, w0, w23
  402b84:	str	w0, [x20, #16]
  402b88:	mov	x21, x1
  402b8c:	b.cc	402b9c <ferror@plt+0x12dc>  // b.lo, b.ul, b.last
  402b90:	ldr	w0, [x20, #20]
  402b94:	add	w0, w0, #0x1
  402b98:	str	w0, [x20, #20]
  402b9c:	ldr	w0, [x20, #20]
  402ba0:	ubfx	x23, x23, #3, #6
  402ba4:	add	x22, x20, #0x18
  402ba8:	add	w0, w0, w19, lsr #29
  402bac:	str	w0, [x20, #20]
  402bb0:	cbz	w23, 402c0c <ferror@plt+0x134c>
  402bb4:	mov	w0, w23
  402bb8:	mov	w24, #0x40                  	// #64
  402bbc:	sub	w24, w24, w23
  402bc0:	add	x0, x22, x0
  402bc4:	cmp	w19, w24
  402bc8:	b.cs	402be8 <ferror@plt+0x1328>  // b.hs, b.nlast
  402bcc:	mov	w2, w19
  402bd0:	mov	x1, x21
  402bd4:	ldp	x19, x20, [sp, #16]
  402bd8:	ldp	x21, x22, [sp, #32]
  402bdc:	ldp	x23, x24, [sp, #48]
  402be0:	ldp	x29, x30, [sp], #64
  402be4:	b	4014f0 <memcpy@plt>
  402be8:	sub	w19, w19, #0x40
  402bec:	mov	x1, x21
  402bf0:	mov	x2, x24
  402bf4:	add	x21, x21, x24
  402bf8:	add	w19, w19, w23
  402bfc:	bl	4014f0 <memcpy@plt>
  402c00:	mov	x1, x22
  402c04:	mov	x0, x20
  402c08:	bl	402164 <ferror@plt+0x8a4>
  402c0c:	mov	x23, x21
  402c10:	add	w24, w19, w21
  402c14:	sub	w0, w24, w23
  402c18:	cmp	w0, #0x3f
  402c1c:	b.hi	402c3c <ferror@plt+0x137c>  // b.pmore
  402c20:	lsr	w0, w19, #6
  402c24:	mov	w2, #0xffffffc0            	// #-64
  402c28:	lsl	w1, w0, #6
  402c2c:	madd	w2, w0, w2, w19
  402c30:	add	x1, x21, x1
  402c34:	mov	x0, x22
  402c38:	b	402bd4 <ferror@plt+0x1314>
  402c3c:	ldp	x0, x1, [x23]
  402c40:	stp	x0, x1, [x22]
  402c44:	add	x23, x23, #0x40
  402c48:	ldp	x0, x1, [x23, #-48]
  402c4c:	stp	x0, x1, [x22, #16]
  402c50:	ldp	x0, x1, [x23, #-32]
  402c54:	stp	x0, x1, [x22, #32]
  402c58:	ldp	x0, x1, [x23, #-16]
  402c5c:	stp	x0, x1, [x22, #48]
  402c60:	mov	x1, x22
  402c64:	mov	x0, x20
  402c68:	bl	402164 <ferror@plt+0x8a4>
  402c6c:	b	402c14 <ferror@plt+0x1354>
  402c70:	stp	x29, x30, [sp, #-48]!
  402c74:	mov	x29, sp
  402c78:	stp	x19, x20, [sp, #16]
  402c7c:	add	x20, x1, #0x18
  402c80:	mov	x19, x1
  402c84:	ldr	w1, [x1, #16]
  402c88:	str	x21, [sp, #32]
  402c8c:	mov	x21, x0
  402c90:	ubfx	x2, x1, #3, #6
  402c94:	mov	w1, #0x3f                  	// #63
  402c98:	add	x3, x20, x2
  402c9c:	sub	w1, w1, w2
  402ca0:	add	x0, x3, #0x1
  402ca4:	mov	w3, #0xffffff80            	// #-128
  402ca8:	strb	w3, [x20, x2]
  402cac:	cmp	w1, #0x7
  402cb0:	b.hi	402d20 <ferror@plt+0x1460>  // b.pmore
  402cb4:	mov	w2, w1
  402cb8:	mov	w1, #0x0                   	// #0
  402cbc:	bl	401660 <memset@plt>
  402cc0:	mov	x1, x20
  402cc4:	mov	x0, x19
  402cc8:	bl	402164 <ferror@plt+0x8a4>
  402ccc:	stp	xzr, xzr, [x19, #24]
  402cd0:	stp	xzr, xzr, [x20, #16]
  402cd4:	stp	xzr, xzr, [x20, #32]
  402cd8:	str	xzr, [x20, #48]
  402cdc:	ldr	x0, [x19, #16]
  402ce0:	str	x0, [x19, #80]
  402ce4:	mov	x1, x20
  402ce8:	mov	x0, x19
  402cec:	bl	402164 <ferror@plt+0x8a4>
  402cf0:	ldp	x0, x1, [x19]
  402cf4:	stp	x0, x1, [x21]
  402cf8:	stp	xzr, xzr, [x19]
  402cfc:	stp	xzr, xzr, [x19, #16]
  402d00:	stp	xzr, xzr, [x19, #32]
  402d04:	stp	xzr, xzr, [x19, #48]
  402d08:	stp	xzr, xzr, [x19, #64]
  402d0c:	ldr	x21, [sp, #32]
  402d10:	str	xzr, [x19, #80]
  402d14:	ldp	x19, x20, [sp, #16]
  402d18:	ldp	x29, x30, [sp], #48
  402d1c:	ret
  402d20:	mov	w1, #0x37                  	// #55
  402d24:	sub	w2, w1, w2
  402d28:	mov	w1, #0x0                   	// #0
  402d2c:	bl	401660 <memset@plt>
  402d30:	b	402cdc <ferror@plt+0x141c>
  402d34:	stp	x29, x30, [sp, #-48]!
  402d38:	mov	x1, #0x0                   	// #0
  402d3c:	mov	x29, sp
  402d40:	stp	x19, x20, [sp, #16]
  402d44:	add	x20, sp, #0x20
  402d48:	mov	x0, x20
  402d4c:	bl	401670 <gettimeofday@plt>
  402d50:	bl	4015e0 <getpid@plt>
  402d54:	mov	w19, w0
  402d58:	bl	401580 <getuid@plt>
  402d5c:	ldp	x1, x2, [sp, #32]
  402d60:	eor	w0, w0, w19, lsl #16
  402d64:	eor	w1, w1, w2
  402d68:	eor	w0, w1, w0
  402d6c:	bl	401810 <srandom@plt>
  402d70:	bl	4015e0 <getpid@plt>
  402d74:	mov	w1, w0
  402d78:	ldr	x3, [sp, #32]
  402d7c:	movz	x0, #0x0, lsl #16
  402d80:	movk	x0, #0x10
  402d84:	nop
  402d88:	nop
  402d8c:	mrs	x2, tpidr_el0
  402d90:	eor	w1, w1, w3
  402d94:	add	x19, x2, x0
  402d98:	strh	w1, [x2, x0]
  402d9c:	bl	401610 <getppid@plt>
  402da0:	ldr	x1, [sp, #40]
  402da4:	eor	w0, w0, w1
  402da8:	strh	w0, [x19, #2]
  402dac:	ldr	x0, [sp, #32]
  402db0:	eor	x1, x1, x0
  402db4:	mov	x0, x20
  402db8:	asr	x1, x1, #16
  402dbc:	strh	w1, [x19, #4]
  402dc0:	mov	x1, #0x0                   	// #0
  402dc4:	bl	401670 <gettimeofday@plt>
  402dc8:	ldp	x19, x0, [sp, #32]
  402dcc:	eor	w19, w19, w0
  402dd0:	and	w19, w19, #0x1f
  402dd4:	cbnz	w19, 402de4 <ferror@plt+0x1524>
  402dd8:	ldp	x19, x20, [sp, #16]
  402ddc:	ldp	x29, x30, [sp], #48
  402de0:	ret
  402de4:	sub	w19, w19, #0x1
  402de8:	bl	401680 <random@plt>
  402dec:	b	402dd4 <ferror@plt+0x1514>
  402df0:	stp	x29, x30, [sp, #-32]!
  402df4:	mov	x29, sp
  402df8:	stp	x19, x20, [sp, #16]
  402dfc:	mov	w20, w0
  402e00:	mov	w19, w1
  402e04:	bl	401680 <random@plt>
  402e08:	sub	w1, w19, w20
  402e0c:	add	w1, w1, #0x1
  402e10:	sxtw	x1, w1
  402e14:	sdiv	x2, x0, x1
  402e18:	msub	x0, x2, x1, x0
  402e1c:	add	w0, w20, w0
  402e20:	ldp	x19, x20, [sp, #16]
  402e24:	ldp	x29, x30, [sp], #32
  402e28:	ret
  402e2c:	stp	x29, x30, [sp, #-32]!
  402e30:	mov	w1, #0x80000               	// #524288
  402e34:	adrp	x0, 404000 <ferror@plt+0x2740>
  402e38:	mov	x29, sp
  402e3c:	add	x0, x0, #0xc50
  402e40:	str	x19, [sp, #16]
  402e44:	bl	401600 <open@plt>
  402e48:	cmn	w0, #0x1
  402e4c:	b.ne	402e64 <ferror@plt+0x15a4>  // b.any
  402e50:	mov	w1, #0x800                 	// #2048
  402e54:	adrp	x0, 404000 <ferror@plt+0x2740>
  402e58:	movk	w1, #0x8, lsl #16
  402e5c:	add	x0, x0, #0xc5d
  402e60:	bl	401600 <open@plt>
  402e64:	mov	w19, w0
  402e68:	tbnz	w0, #31, 402e88 <ferror@plt+0x15c8>
  402e6c:	mov	w1, #0x1                   	// #1
  402e70:	bl	4017a0 <fcntl@plt>
  402e74:	tbnz	w0, #31, 402e88 <ferror@plt+0x15c8>
  402e78:	orr	w2, w0, #0x1
  402e7c:	mov	w1, #0x2                   	// #2
  402e80:	mov	w0, w19
  402e84:	bl	4017a0 <fcntl@plt>
  402e88:	bl	402d34 <ferror@plt+0x1474>
  402e8c:	mov	w0, w19
  402e90:	ldr	x19, [sp, #16]
  402e94:	ldp	x29, x30, [sp], #32
  402e98:	ret
  402e9c:	stp	x29, x30, [sp, #-96]!
  402ea0:	mov	x29, sp
  402ea4:	stp	x19, x20, [sp, #16]
  402ea8:	mov	x19, x0
  402eac:	stp	x21, x22, [sp, #32]
  402eb0:	mov	x21, x1
  402eb4:	mov	x20, x21
  402eb8:	mov	x22, x19
  402ebc:	stp	x23, x24, [sp, #48]
  402ec0:	mov	w24, #0x0                   	// #0
  402ec4:	stp	x25, x26, [sp, #64]
  402ec8:	mov	x25, #0x5940                	// #22848
  402ecc:	bl	401860 <__errno_location@plt>
  402ed0:	add	x26, sp, #0x50
  402ed4:	mov	x23, x0
  402ed8:	movk	x25, #0x773, lsl #16
  402edc:	cbnz	x20, 402f84 <ferror@plt+0x16c4>
  402ee0:	ldr	w0, [x23]
  402ee4:	cmp	w0, #0x26
  402ee8:	b.ne	402ef8 <ferror@plt+0x1638>  // b.any
  402eec:	bl	402e2c <ferror@plt+0x156c>
  402ef0:	mov	w23, w0
  402ef4:	tbz	w0, #31, 403030 <ferror@plt+0x1770>
  402ef8:	add	x21, x19, x21
  402efc:	mov	x20, x19
  402f00:	bl	402d34 <ferror@plt+0x1474>
  402f04:	cmp	x20, x21
  402f08:	b.ne	403044 <ferror@plt+0x1784>  // b.any
  402f0c:	mrs	x20, tpidr_el0
  402f10:	movz	x0, #0x0, lsl #16
  402f14:	movk	x0, #0x10
  402f18:	nop
  402f1c:	nop
  402f20:	add	x22, x20, x0
  402f24:	ldr	w0, [x20, x0]
  402f28:	ldrsh	w23, [x22, #4]
  402f2c:	str	w0, [sp, #80]
  402f30:	ldrh	w0, [x22, #4]
  402f34:	strh	w0, [sp, #84]
  402f38:	mov	x0, #0xb2                  	// #178
  402f3c:	bl	401880 <syscall@plt>
  402f40:	eor	w23, w23, w0
  402f44:	strh	w23, [x22, #4]
  402f48:	add	x22, sp, #0x50
  402f4c:	cmp	x19, x21
  402f50:	b.ne	40305c <ferror@plt+0x179c>  // b.any
  402f54:	movz	x0, #0x0, lsl #16
  402f58:	movk	x0, #0x10
  402f5c:	nop
  402f60:	nop
  402f64:	ldr	w1, [sp, #80]
  402f68:	str	w1, [x20, x0]
  402f6c:	ldp	x19, x20, [sp, #16]
  402f70:	ldp	x21, x22, [sp, #32]
  402f74:	ldp	x23, x24, [sp, #48]
  402f78:	ldp	x25, x26, [sp, #64]
  402f7c:	ldp	x29, x30, [sp], #96
  402f80:	ret
  402f84:	str	wzr, [x23]
  402f88:	mov	x1, x20
  402f8c:	mov	x0, x22
  402f90:	mov	w2, #0x1                   	// #1
  402f94:	bl	401830 <getrandom@plt>
  402f98:	cmp	w0, #0x0
  402f9c:	b.le	402fb0 <ferror@plt+0x16f0>
  402fa0:	sub	x20, x20, w0, sxtw
  402fa4:	add	x22, x22, w0, sxtw
  402fa8:	mov	w24, #0x0                   	// #0
  402fac:	b	402edc <ferror@plt+0x161c>
  402fb0:	ldr	w0, [x23]
  402fb4:	cmp	w0, #0xb
  402fb8:	b.ne	402ee0 <ferror@plt+0x1620>  // b.any
  402fbc:	cmp	w24, #0x7
  402fc0:	b.gt	402ee0 <ferror@plt+0x1620>
  402fc4:	mov	x0, x26
  402fc8:	add	w24, w24, #0x1
  402fcc:	mov	x1, #0x0                   	// #0
  402fd0:	stp	xzr, x25, [sp, #80]
  402fd4:	bl	401750 <nanosleep@plt>
  402fd8:	b	402edc <ferror@plt+0x161c>
  402fdc:	add	w24, w24, #0x1
  402fe0:	mov	x0, x26
  402fe4:	mov	x1, #0x0                   	// #0
  402fe8:	stp	xzr, x25, [sp, #80]
  402fec:	bl	401750 <nanosleep@plt>
  402ff0:	cbz	x20, 403014 <ferror@plt+0x1754>
  402ff4:	mov	x2, x20
  402ff8:	mov	x1, x22
  402ffc:	mov	w0, w23
  403000:	bl	4017e0 <read@plt>
  403004:	cmp	x0, #0x0
  403008:	b.gt	403020 <ferror@plt+0x1760>
  40300c:	cmp	w24, #0x8
  403010:	b.le	402fdc <ferror@plt+0x171c>
  403014:	mov	w0, w23
  403018:	bl	4016a0 <close@plt>
  40301c:	b	402ef8 <ferror@plt+0x1638>
  403020:	sub	x20, x20, x0
  403024:	add	x22, x22, x0
  403028:	mov	w24, #0x0                   	// #0
  40302c:	b	402ff0 <ferror@plt+0x1730>
  403030:	mov	x25, #0x5940                	// #22848
  403034:	add	x26, sp, #0x50
  403038:	mov	w24, #0x0                   	// #0
  40303c:	movk	x25, #0x773, lsl #16
  403040:	b	402ff0 <ferror@plt+0x1730>
  403044:	bl	401680 <random@plt>
  403048:	asr	x1, x0, #7
  40304c:	ldrb	w0, [x20], #1
  403050:	eor	w0, w0, w1
  403054:	sturb	w0, [x20, #-1]
  403058:	b	402f04 <ferror@plt+0x1644>
  40305c:	mov	x0, x22
  403060:	bl	4017f0 <jrand48@plt>
  403064:	asr	x1, x0, #7
  403068:	ldrb	w0, [x19], #1
  40306c:	eor	w0, w0, w1
  403070:	sturb	w0, [x19, #-1]
  403074:	b	402f4c <ferror@plt+0x168c>
  403078:	mov	w2, #0x5                   	// #5
  40307c:	adrp	x1, 404000 <ferror@plt+0x2740>
  403080:	mov	x0, #0x0                   	// #0
  403084:	add	x1, x1, #0xc69
  403088:	b	401800 <dcgettext@plt>
  40308c:	str	xzr, [x1]
  403090:	cbz	x0, 4030c8 <ferror@plt+0x1808>
  403094:	ldrsb	w2, [x0]
  403098:	cmp	w2, #0x2f
  40309c:	b.ne	4030e8 <ferror@plt+0x1828>  // b.any
  4030a0:	ldrsb	w2, [x0, #1]
  4030a4:	cmp	w2, #0x2f
  4030a8:	b.eq	4030cc <ferror@plt+0x180c>  // b.none
  4030ac:	mov	x2, #0x1                   	// #1
  4030b0:	str	x2, [x1]
  4030b4:	add	x2, x0, x2
  4030b8:	ldrsb	w3, [x2]
  4030bc:	cmp	w3, #0x2f
  4030c0:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4030c4:	b.ne	4030d4 <ferror@plt+0x1814>  // b.any
  4030c8:	ret
  4030cc:	add	x0, x0, #0x1
  4030d0:	b	403090 <ferror@plt+0x17d0>
  4030d4:	ldr	x3, [x1]
  4030d8:	add	x2, x2, #0x1
  4030dc:	add	x3, x3, #0x1
  4030e0:	str	x3, [x1]
  4030e4:	b	4030b8 <ferror@plt+0x17f8>
  4030e8:	cbnz	w2, 4030ac <ferror@plt+0x17ec>
  4030ec:	mov	x0, #0x0                   	// #0
  4030f0:	b	4030c8 <ferror@plt+0x1808>
  4030f4:	stp	x29, x30, [sp, #-64]!
  4030f8:	mov	x29, sp
  4030fc:	stp	x21, x22, [sp, #32]
  403100:	mov	x22, x0
  403104:	str	x23, [sp, #48]
  403108:	mov	x23, x1
  40310c:	stp	x19, x20, [sp, #16]
  403110:	mov	x20, #0x0                   	// #0
  403114:	mov	w19, #0x0                   	// #0
  403118:	ldrsb	w1, [x22, x20]
  40311c:	mov	w21, w20
  403120:	cbz	w1, 40313c <ferror@plt+0x187c>
  403124:	cbnz	w19, 403158 <ferror@plt+0x1898>
  403128:	cmp	w1, #0x5c
  40312c:	b.eq	403164 <ferror@plt+0x18a4>  // b.none
  403130:	mov	x0, x23
  403134:	bl	401790 <strchr@plt>
  403138:	cbz	x0, 40315c <ferror@plt+0x189c>
  40313c:	sub	w0, w21, w19
  403140:	ldp	x19, x20, [sp, #16]
  403144:	sxtw	x0, w0
  403148:	ldp	x21, x22, [sp, #32]
  40314c:	ldr	x23, [sp, #48]
  403150:	ldp	x29, x30, [sp], #64
  403154:	ret
  403158:	mov	w19, #0x0                   	// #0
  40315c:	add	x20, x20, #0x1
  403160:	b	403118 <ferror@plt+0x1858>
  403164:	mov	w19, #0x1                   	// #1
  403168:	b	40315c <ferror@plt+0x189c>
  40316c:	stp	x29, x30, [sp, #-64]!
  403170:	mov	x29, sp
  403174:	stp	x19, x20, [sp, #16]
  403178:	mov	x19, x0
  40317c:	stp	x21, x22, [sp, #32]
  403180:	mov	x21, x1
  403184:	mov	w22, w2
  403188:	str	xzr, [sp, #56]
  40318c:	bl	401860 <__errno_location@plt>
  403190:	str	wzr, [x0]
  403194:	mov	x20, x0
  403198:	cbz	x19, 4031d4 <ferror@plt+0x1914>
  40319c:	ldrsb	w0, [x19]
  4031a0:	cbz	w0, 4031d4 <ferror@plt+0x1914>
  4031a4:	add	x1, sp, #0x38
  4031a8:	mov	w2, w22
  4031ac:	mov	x0, x19
  4031b0:	bl	4016c0 <strtoumax@plt>
  4031b4:	ldr	w1, [x20]
  4031b8:	cbnz	w1, 4031d4 <ferror@plt+0x1914>
  4031bc:	ldr	x1, [sp, #56]
  4031c0:	cmp	x1, x19
  4031c4:	b.eq	4031d4 <ferror@plt+0x1914>  // b.none
  4031c8:	cbz	x1, 403200 <ferror@plt+0x1940>
  4031cc:	ldrsb	w1, [x1]
  4031d0:	cbz	w1, 403200 <ferror@plt+0x1940>
  4031d4:	ldr	w1, [x20]
  4031d8:	adrp	x0, 416000 <ferror@plt+0x14740>
  4031dc:	mov	x3, x19
  4031e0:	mov	x2, x21
  4031e4:	cmp	w1, #0x22
  4031e8:	ldr	w0, [x0, #512]
  4031ec:	adrp	x1, 404000 <ferror@plt+0x2740>
  4031f0:	add	x1, x1, #0xc7e
  4031f4:	b.ne	4031fc <ferror@plt+0x193c>  // b.any
  4031f8:	bl	4018a0 <err@plt>
  4031fc:	bl	401820 <errx@plt>
  403200:	ldp	x19, x20, [sp, #16]
  403204:	ldp	x21, x22, [sp, #32]
  403208:	ldp	x29, x30, [sp], #64
  40320c:	ret
  403210:	stp	x29, x30, [sp, #-32]!
  403214:	mov	x29, sp
  403218:	stp	x19, x20, [sp, #16]
  40321c:	mov	x19, x1
  403220:	mov	x20, x0
  403224:	bl	401860 <__errno_location@plt>
  403228:	mov	w1, #0x22                  	// #34
  40322c:	str	w1, [x0]
  403230:	adrp	x0, 416000 <ferror@plt+0x14740>
  403234:	adrp	x1, 404000 <ferror@plt+0x2740>
  403238:	mov	x3, x20
  40323c:	mov	x2, x19
  403240:	ldr	w0, [x0, #512]
  403244:	add	x1, x1, #0xc7e
  403248:	bl	4018a0 <err@plt>
  40324c:	stp	x29, x30, [sp, #-32]!
  403250:	mov	x29, sp
  403254:	stp	x19, x20, [sp, #16]
  403258:	mov	x20, x1
  40325c:	mov	x19, x0
  403260:	bl	40316c <ferror@plt+0x18ac>
  403264:	mov	x1, #0xffffffff            	// #4294967295
  403268:	cmp	x0, x1
  40326c:	b.ls	40327c <ferror@plt+0x19bc>  // b.plast
  403270:	mov	x1, x20
  403274:	mov	x0, x19
  403278:	bl	403210 <ferror@plt+0x1950>
  40327c:	ldp	x19, x20, [sp, #16]
  403280:	ldp	x29, x30, [sp], #32
  403284:	ret
  403288:	adrp	x1, 416000 <ferror@plt+0x14740>
  40328c:	str	w0, [x1, #512]
  403290:	ret
  403294:	stp	x29, x30, [sp, #-128]!
  403298:	mov	x29, sp
  40329c:	stp	x19, x20, [sp, #16]
  4032a0:	stp	x21, x22, [sp, #32]
  4032a4:	stp	x23, x24, [sp, #48]
  4032a8:	stp	x25, x26, [sp, #64]
  4032ac:	stp	x27, x28, [sp, #80]
  4032b0:	str	xzr, [x1]
  4032b4:	cbnz	x0, 4032cc <ferror@plt+0x1a0c>
  4032b8:	mov	w23, #0xffffffea            	// #-22
  4032bc:	bl	401860 <__errno_location@plt>
  4032c0:	neg	w1, w23
  4032c4:	str	w1, [x0]
  4032c8:	b	4035c8 <ferror@plt+0x1d08>
  4032cc:	mov	x21, x0
  4032d0:	ldrsb	w0, [x0]
  4032d4:	cbz	w0, 4032b8 <ferror@plt+0x19f8>
  4032d8:	mov	x20, x1
  4032dc:	mov	x22, x2
  4032e0:	bl	401720 <__ctype_b_loc@plt>
  4032e4:	mov	x25, x0
  4032e8:	mov	x0, x21
  4032ec:	ldr	x3, [x25]
  4032f0:	ldrb	w2, [x0]
  4032f4:	ldrsb	w1, [x0]
  4032f8:	ldrh	w2, [x3, x2, lsl #1]
  4032fc:	tbnz	w2, #13, 403360 <ferror@plt+0x1aa0>
  403300:	cmp	w1, #0x2d
  403304:	b.eq	4032b8 <ferror@plt+0x19f8>  // b.none
  403308:	bl	401860 <__errno_location@plt>
  40330c:	mov	x24, x0
  403310:	add	x26, sp, #0x78
  403314:	mov	x0, x21
  403318:	mov	x1, x26
  40331c:	mov	w2, #0x0                   	// #0
  403320:	str	wzr, [x24]
  403324:	str	xzr, [sp, #120]
  403328:	bl	4016c0 <strtoumax@plt>
  40332c:	ldr	w23, [x24]
  403330:	ldr	x28, [sp, #120]
  403334:	mov	x19, x0
  403338:	cmp	x28, x21
  40333c:	b.eq	403350 <ferror@plt+0x1a90>  // b.none
  403340:	cbz	w23, 403368 <ferror@plt+0x1aa8>
  403344:	sub	x0, x0, #0x1
  403348:	cmn	x0, #0x3
  40334c:	b.ls	403368 <ferror@plt+0x1aa8>  // b.plast
  403350:	cbz	w23, 4032b8 <ferror@plt+0x19f8>
  403354:	neg	w23, w23
  403358:	tbnz	w23, #31, 4032bc <ferror@plt+0x19fc>
  40335c:	b	4035c8 <ferror@plt+0x1d08>
  403360:	add	x0, x0, #0x1
  403364:	b	4032f0 <ferror@plt+0x1a30>
  403368:	cbz	x28, 4035c0 <ferror@plt+0x1d00>
  40336c:	ldrsb	w0, [x28]
  403370:	cbz	w0, 4035c0 <ferror@plt+0x1d00>
  403374:	mov	w21, #0x0                   	// #0
  403378:	mov	x27, #0x0                   	// #0
  40337c:	ldrsb	w0, [x28, #1]
  403380:	cmp	w0, #0x69
  403384:	b.ne	40345c <ferror@plt+0x1b9c>  // b.any
  403388:	ldrsb	w0, [x28, #2]
  40338c:	and	w0, w0, #0xffffffdf
  403390:	cmp	w0, #0x42
  403394:	b.ne	4033a0 <ferror@plt+0x1ae0>  // b.any
  403398:	ldrsb	w0, [x28, #3]
  40339c:	cbz	w0, 403568 <ferror@plt+0x1ca8>
  4033a0:	bl	4015c0 <localeconv@plt>
  4033a4:	mov	x3, x0
  4033a8:	cbz	x0, 403544 <ferror@plt+0x1c84>
  4033ac:	ldr	x3, [x0]
  4033b0:	cbz	x3, 403544 <ferror@plt+0x1c84>
  4033b4:	mov	x0, x3
  4033b8:	str	x3, [sp, #104]
  4033bc:	bl	401520 <strlen@plt>
  4033c0:	mov	x23, x0
  4033c4:	ldr	x3, [sp, #104]
  4033c8:	cbnz	x27, 4032b8 <ferror@plt+0x19f8>
  4033cc:	ldrsb	w0, [x28]
  4033d0:	cbz	w0, 4032b8 <ferror@plt+0x19f8>
  4033d4:	cbz	x3, 4032b8 <ferror@plt+0x19f8>
  4033d8:	mov	x2, x23
  4033dc:	mov	x1, x28
  4033e0:	mov	x0, x3
  4033e4:	bl	401620 <strncmp@plt>
  4033e8:	cbnz	w0, 4032b8 <ferror@plt+0x19f8>
  4033ec:	add	x23, x28, x23
  4033f0:	sub	w1, w21, w23
  4033f4:	ldrsb	w0, [x23]
  4033f8:	add	w21, w1, w23
  4033fc:	cmp	w0, #0x30
  403400:	b.eq	40354c <ferror@plt+0x1c8c>  // b.none
  403404:	ldr	x1, [x25]
  403408:	ldrh	w0, [x1, w0, sxtw #1]
  40340c:	tbz	w0, #11, 403554 <ferror@plt+0x1c94>
  403410:	str	wzr, [x24]
  403414:	mov	x0, x23
  403418:	mov	x1, x26
  40341c:	mov	w2, #0x0                   	// #0
  403420:	str	xzr, [sp, #120]
  403424:	bl	4016c0 <strtoumax@plt>
  403428:	mov	x27, x0
  40342c:	ldr	x0, [sp, #120]
  403430:	cmp	x0, x23
  403434:	ldr	w23, [x24]
  403438:	b.eq	403350 <ferror@plt+0x1a90>  // b.none
  40343c:	cbz	w23, 403560 <ferror@plt+0x1ca0>
  403440:	sub	x1, x27, #0x1
  403444:	cmn	x1, #0x3
  403448:	b.hi	403350 <ferror@plt+0x1a90>  // b.pmore
  40344c:	cbz	x0, 4032b8 <ferror@plt+0x19f8>
  403450:	ldrsb	w0, [x0]
  403454:	cbnz	w0, 403558 <ferror@plt+0x1c98>
  403458:	b	4032b8 <ferror@plt+0x19f8>
  40345c:	and	w1, w0, #0xffffffdf
  403460:	cmp	w1, #0x42
  403464:	b.ne	40339c <ferror@plt+0x1adc>  // b.any
  403468:	ldrsb	w0, [x28, #2]
  40346c:	cbnz	w0, 4033a0 <ferror@plt+0x1ae0>
  403470:	mov	w24, #0x3e8                 	// #1000
  403474:	adrp	x3, 404000 <ferror@plt+0x2740>
  403478:	ldrsb	w25, [x28]
  40347c:	add	x23, x3, #0xc87
  403480:	mov	w1, w25
  403484:	mov	x0, x23
  403488:	bl	401790 <strchr@plt>
  40348c:	mov	x3, x0
  403490:	cbz	x0, 403570 <ferror@plt+0x1cb0>
  403494:	sub	x3, x3, x23
  403498:	sxtw	x4, w24
  40349c:	add	w3, w3, #0x1
  4034a0:	mov	w1, w3
  4034a4:	mov	w0, w3
  4034a8:	cbnz	w0, 403590 <ferror@plt+0x1cd0>
  4034ac:	mov	w23, #0x0                   	// #0
  4034b0:	cbz	x22, 4034b8 <ferror@plt+0x1bf8>
  4034b4:	str	w3, [x22]
  4034b8:	cmp	x27, #0x0
  4034bc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4034c0:	b.eq	40353c <ferror@plt+0x1c7c>  // b.none
  4034c4:	sxtw	x0, w24
  4034c8:	mov	x2, #0x1                   	// #1
  4034cc:	umulh	x3, x2, x0
  4034d0:	sub	w1, w1, #0x1
  4034d4:	cbnz	x3, 4034e0 <ferror@plt+0x1c20>
  4034d8:	mul	x2, x2, x0
  4034dc:	cbnz	w1, 4034cc <ferror@plt+0x1c0c>
  4034e0:	mov	x0, #0xa                   	// #10
  4034e4:	mov	x1, x0
  4034e8:	cmp	x27, x0
  4034ec:	b.hi	4035ac <ferror@plt+0x1cec>  // b.pmore
  4034f0:	mov	w1, #0x0                   	// #0
  4034f4:	mov	x3, #0xa                   	// #10
  4034f8:	cmp	w21, w1
  4034fc:	b.ne	4035b4 <ferror@plt+0x1cf4>  // b.any
  403500:	mov	x3, #0x1                   	// #1
  403504:	mov	x4, #0xa                   	// #10
  403508:	udiv	x1, x27, x4
  40350c:	mov	x6, x27
  403510:	msub	x5, x1, x4, x27
  403514:	mov	x27, x1
  403518:	mov	x1, x3
  40351c:	mul	x3, x3, x4
  403520:	cbz	x5, 403534 <ferror@plt+0x1c74>
  403524:	udiv	x1, x0, x1
  403528:	udiv	x1, x1, x5
  40352c:	udiv	x1, x2, x1
  403530:	add	x19, x19, x1
  403534:	cmp	x6, #0x9
  403538:	b.hi	403508 <ferror@plt+0x1c48>  // b.pmore
  40353c:	str	x19, [x20]
  403540:	b	403358 <ferror@plt+0x1a98>
  403544:	mov	x23, #0x0                   	// #0
  403548:	b	4033c8 <ferror@plt+0x1b08>
  40354c:	add	x23, x23, #0x1
  403550:	b	4033f4 <ferror@plt+0x1b34>
  403554:	str	x23, [sp, #120]
  403558:	ldr	x28, [sp, #120]
  40355c:	b	40337c <ferror@plt+0x1abc>
  403560:	cbnz	x27, 40344c <ferror@plt+0x1b8c>
  403564:	b	403558 <ferror@plt+0x1c98>
  403568:	mov	w24, #0x400                 	// #1024
  40356c:	b	403474 <ferror@plt+0x1bb4>
  403570:	adrp	x3, 404000 <ferror@plt+0x2740>
  403574:	add	x23, x3, #0xc90
  403578:	mov	w1, w25
  40357c:	mov	x0, x23
  403580:	bl	401790 <strchr@plt>
  403584:	mov	x3, x0
  403588:	cbnz	x0, 403494 <ferror@plt+0x1bd4>
  40358c:	b	4032b8 <ferror@plt+0x19f8>
  403590:	umulh	x2, x19, x4
  403594:	sub	w0, w0, #0x1
  403598:	cbnz	x2, 4035a4 <ferror@plt+0x1ce4>
  40359c:	mul	x19, x19, x4
  4035a0:	b	4034a8 <ferror@plt+0x1be8>
  4035a4:	mov	w23, #0xffffffde            	// #-34
  4035a8:	b	4034b0 <ferror@plt+0x1bf0>
  4035ac:	mul	x0, x0, x1
  4035b0:	b	4034e8 <ferror@plt+0x1c28>
  4035b4:	mul	x0, x0, x3
  4035b8:	add	w1, w1, #0x1
  4035bc:	b	4034f8 <ferror@plt+0x1c38>
  4035c0:	mov	w23, #0x0                   	// #0
  4035c4:	str	x19, [x20]
  4035c8:	mov	w0, w23
  4035cc:	ldp	x19, x20, [sp, #16]
  4035d0:	ldp	x21, x22, [sp, #32]
  4035d4:	ldp	x23, x24, [sp, #48]
  4035d8:	ldp	x25, x26, [sp, #64]
  4035dc:	ldp	x27, x28, [sp, #80]
  4035e0:	ldp	x29, x30, [sp], #128
  4035e4:	ret
  4035e8:	mov	x2, #0x0                   	// #0
  4035ec:	b	403294 <ferror@plt+0x19d4>
  4035f0:	stp	x29, x30, [sp, #-48]!
  4035f4:	mov	x29, sp
  4035f8:	stp	x19, x20, [sp, #16]
  4035fc:	mov	x20, x1
  403600:	mov	x19, x0
  403604:	stp	x21, x22, [sp, #32]
  403608:	mov	x21, x0
  40360c:	cbz	x19, 403668 <ferror@plt+0x1da8>
  403610:	ldrsb	w22, [x19]
  403614:	cbnz	w22, 403644 <ferror@plt+0x1d84>
  403618:	cbnz	x20, 40366c <ferror@plt+0x1dac>
  40361c:	cmp	x19, #0x0
  403620:	ccmp	x21, x19, #0x2, ne  // ne = any
  403624:	b.cs	403630 <ferror@plt+0x1d70>  // b.hs, b.nlast
  403628:	ldrsb	w0, [x19]
  40362c:	cbz	w0, 403660 <ferror@plt+0x1da0>
  403630:	mov	w0, #0x0                   	// #0
  403634:	ldp	x19, x20, [sp, #16]
  403638:	ldp	x21, x22, [sp, #32]
  40363c:	ldp	x29, x30, [sp], #48
  403640:	ret
  403644:	bl	401720 <__ctype_b_loc@plt>
  403648:	ubfiz	x22, x22, #1, #8
  40364c:	ldr	x0, [x0]
  403650:	ldrh	w0, [x0, x22]
  403654:	tbz	w0, #11, 403618 <ferror@plt+0x1d58>
  403658:	add	x19, x19, #0x1
  40365c:	b	40360c <ferror@plt+0x1d4c>
  403660:	mov	w0, #0x1                   	// #1
  403664:	b	403634 <ferror@plt+0x1d74>
  403668:	cbz	x20, 403630 <ferror@plt+0x1d70>
  40366c:	str	x19, [x20]
  403670:	b	40361c <ferror@plt+0x1d5c>
  403674:	stp	x29, x30, [sp, #-48]!
  403678:	mov	x29, sp
  40367c:	stp	x19, x20, [sp, #16]
  403680:	mov	x20, x1
  403684:	mov	x19, x0
  403688:	stp	x21, x22, [sp, #32]
  40368c:	mov	x21, x0
  403690:	cbz	x19, 4036ec <ferror@plt+0x1e2c>
  403694:	ldrsb	w22, [x19]
  403698:	cbnz	w22, 4036c8 <ferror@plt+0x1e08>
  40369c:	cbnz	x20, 4036f0 <ferror@plt+0x1e30>
  4036a0:	cmp	x19, #0x0
  4036a4:	ccmp	x21, x19, #0x2, ne  // ne = any
  4036a8:	b.cs	4036b4 <ferror@plt+0x1df4>  // b.hs, b.nlast
  4036ac:	ldrsb	w0, [x19]
  4036b0:	cbz	w0, 4036e4 <ferror@plt+0x1e24>
  4036b4:	mov	w0, #0x0                   	// #0
  4036b8:	ldp	x19, x20, [sp, #16]
  4036bc:	ldp	x21, x22, [sp, #32]
  4036c0:	ldp	x29, x30, [sp], #48
  4036c4:	ret
  4036c8:	bl	401720 <__ctype_b_loc@plt>
  4036cc:	ubfiz	x22, x22, #1, #8
  4036d0:	ldr	x0, [x0]
  4036d4:	ldrh	w0, [x0, x22]
  4036d8:	tbz	w0, #12, 40369c <ferror@plt+0x1ddc>
  4036dc:	add	x19, x19, #0x1
  4036e0:	b	403690 <ferror@plt+0x1dd0>
  4036e4:	mov	w0, #0x1                   	// #1
  4036e8:	b	4036b8 <ferror@plt+0x1df8>
  4036ec:	cbz	x20, 4036b4 <ferror@plt+0x1df4>
  4036f0:	str	x19, [x20]
  4036f4:	b	4036a0 <ferror@plt+0x1de0>
  4036f8:	stp	x29, x30, [sp, #-128]!
  4036fc:	mov	x29, sp
  403700:	stp	x19, x20, [sp, #16]
  403704:	mov	x19, x0
  403708:	add	x0, sp, #0x80
  40370c:	mov	x20, x1
  403710:	stp	x21, x22, [sp, #32]
  403714:	add	x21, sp, #0x80
  403718:	stp	x0, x0, [sp, #48]
  40371c:	add	x0, sp, #0x50
  403720:	str	x0, [sp, #64]
  403724:	mov	w0, #0xffffffd0            	// #-48
  403728:	str	w0, [sp, #72]
  40372c:	str	wzr, [sp, #76]
  403730:	stp	x2, x3, [sp, #80]
  403734:	stp	x4, x5, [sp, #96]
  403738:	stp	x6, x7, [sp, #112]
  40373c:	ldr	w1, [sp, #72]
  403740:	ldr	x0, [sp, #48]
  403744:	tbnz	w1, #31, 4037a8 <ferror@plt+0x1ee8>
  403748:	add	x1, x0, #0xf
  40374c:	and	x1, x1, #0xfffffffffffffff8
  403750:	str	x1, [sp, #48]
  403754:	ldr	x1, [x0]
  403758:	cbz	x1, 4037d8 <ferror@plt+0x1f18>
  40375c:	ldr	w2, [sp, #72]
  403760:	ldr	x0, [sp, #48]
  403764:	tbnz	w2, #31, 4037c0 <ferror@plt+0x1f00>
  403768:	add	x2, x0, #0xf
  40376c:	and	x2, x2, #0xfffffffffffffff8
  403770:	str	x2, [sp, #48]
  403774:	ldr	x22, [x0]
  403778:	cbz	x22, 4037d8 <ferror@plt+0x1f18>
  40377c:	mov	x0, x19
  403780:	bl	401700 <strcmp@plt>
  403784:	cbz	w0, 4037f4 <ferror@plt+0x1f34>
  403788:	mov	x1, x22
  40378c:	mov	x0, x19
  403790:	bl	401700 <strcmp@plt>
  403794:	cbnz	w0, 40373c <ferror@plt+0x1e7c>
  403798:	ldp	x19, x20, [sp, #16]
  40379c:	ldp	x21, x22, [sp, #32]
  4037a0:	ldp	x29, x30, [sp], #128
  4037a4:	ret
  4037a8:	add	w2, w1, #0x8
  4037ac:	str	w2, [sp, #72]
  4037b0:	cmp	w2, #0x0
  4037b4:	b.gt	403748 <ferror@plt+0x1e88>
  4037b8:	add	x0, x21, w1, sxtw
  4037bc:	b	403754 <ferror@plt+0x1e94>
  4037c0:	add	w3, w2, #0x8
  4037c4:	str	w3, [sp, #72]
  4037c8:	cmp	w3, #0x0
  4037cc:	b.gt	403768 <ferror@plt+0x1ea8>
  4037d0:	add	x0, x21, w2, sxtw
  4037d4:	b	403774 <ferror@plt+0x1eb4>
  4037d8:	adrp	x0, 416000 <ferror@plt+0x14740>
  4037dc:	adrp	x1, 404000 <ferror@plt+0x2740>
  4037e0:	mov	x3, x19
  4037e4:	mov	x2, x20
  4037e8:	ldr	w0, [x0, #512]
  4037ec:	add	x1, x1, #0xc7e
  4037f0:	bl	401820 <errx@plt>
  4037f4:	mov	w0, #0x1                   	// #1
  4037f8:	b	403798 <ferror@plt+0x1ed8>
  4037fc:	add	x1, x0, x1
  403800:	sxtb	w2, w2
  403804:	cmp	x0, x1
  403808:	b.eq	403814 <ferror@plt+0x1f54>  // b.none
  40380c:	ldrsb	w3, [x0]
  403810:	cbnz	w3, 40381c <ferror@plt+0x1f5c>
  403814:	mov	x0, #0x0                   	// #0
  403818:	ret
  40381c:	cmp	w2, w3
  403820:	b.eq	403818 <ferror@plt+0x1f58>  // b.none
  403824:	add	x0, x0, #0x1
  403828:	b	403804 <ferror@plt+0x1f44>
  40382c:	stp	x29, x30, [sp, #-32]!
  403830:	mov	w2, #0xa                   	// #10
  403834:	mov	x29, sp
  403838:	stp	x19, x20, [sp, #16]
  40383c:	mov	x20, x1
  403840:	mov	x19, x0
  403844:	bl	40324c <ferror@plt+0x198c>
  403848:	mov	w1, #0xffff                	// #65535
  40384c:	cmp	w0, w1
  403850:	b.ls	403860 <ferror@plt+0x1fa0>  // b.plast
  403854:	mov	x1, x20
  403858:	mov	x0, x19
  40385c:	bl	403210 <ferror@plt+0x1950>
  403860:	ldp	x19, x20, [sp, #16]
  403864:	ldp	x29, x30, [sp], #32
  403868:	ret
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	mov	w2, #0x10                  	// #16
  403874:	mov	x29, sp
  403878:	stp	x19, x20, [sp, #16]
  40387c:	mov	x20, x1
  403880:	mov	x19, x0
  403884:	bl	40324c <ferror@plt+0x198c>
  403888:	mov	w1, #0xffff                	// #65535
  40388c:	cmp	w0, w1
  403890:	b.ls	4038a0 <ferror@plt+0x1fe0>  // b.plast
  403894:	mov	x1, x20
  403898:	mov	x0, x19
  40389c:	bl	403210 <ferror@plt+0x1950>
  4038a0:	ldp	x19, x20, [sp, #16]
  4038a4:	ldp	x29, x30, [sp], #32
  4038a8:	ret
  4038ac:	mov	w2, #0xa                   	// #10
  4038b0:	b	40324c <ferror@plt+0x198c>
  4038b4:	mov	w2, #0x10                  	// #16
  4038b8:	b	40324c <ferror@plt+0x198c>
  4038bc:	stp	x29, x30, [sp, #-64]!
  4038c0:	mov	x29, sp
  4038c4:	stp	x19, x20, [sp, #16]
  4038c8:	mov	x19, x0
  4038cc:	str	x21, [sp, #32]
  4038d0:	mov	x21, x1
  4038d4:	str	xzr, [sp, #56]
  4038d8:	bl	401860 <__errno_location@plt>
  4038dc:	str	wzr, [x0]
  4038e0:	mov	x20, x0
  4038e4:	cbz	x19, 403920 <ferror@plt+0x2060>
  4038e8:	ldrsb	w0, [x19]
  4038ec:	cbz	w0, 403920 <ferror@plt+0x2060>
  4038f0:	add	x1, sp, #0x38
  4038f4:	mov	x0, x19
  4038f8:	mov	w2, #0xa                   	// #10
  4038fc:	bl	401560 <strtoimax@plt>
  403900:	ldr	w1, [x20]
  403904:	cbnz	w1, 403920 <ferror@plt+0x2060>
  403908:	ldr	x1, [sp, #56]
  40390c:	cmp	x1, x19
  403910:	b.eq	403920 <ferror@plt+0x2060>  // b.none
  403914:	cbz	x1, 40394c <ferror@plt+0x208c>
  403918:	ldrsb	w1, [x1]
  40391c:	cbz	w1, 40394c <ferror@plt+0x208c>
  403920:	ldr	w1, [x20]
  403924:	adrp	x0, 416000 <ferror@plt+0x14740>
  403928:	mov	x3, x19
  40392c:	mov	x2, x21
  403930:	cmp	w1, #0x22
  403934:	ldr	w0, [x0, #512]
  403938:	adrp	x1, 404000 <ferror@plt+0x2740>
  40393c:	add	x1, x1, #0xc7e
  403940:	b.ne	403948 <ferror@plt+0x2088>  // b.any
  403944:	bl	4018a0 <err@plt>
  403948:	bl	401820 <errx@plt>
  40394c:	ldp	x19, x20, [sp, #16]
  403950:	ldr	x21, [sp, #32]
  403954:	ldp	x29, x30, [sp], #64
  403958:	ret
  40395c:	stp	x29, x30, [sp, #-32]!
  403960:	mov	x29, sp
  403964:	stp	x19, x20, [sp, #16]
  403968:	mov	x19, x1
  40396c:	mov	x20, x0
  403970:	bl	4038bc <ferror@plt+0x1ffc>
  403974:	mov	x1, #0x80000000            	// #2147483648
  403978:	add	x1, x0, x1
  40397c:	mov	x2, #0xffffffff            	// #4294967295
  403980:	cmp	x1, x2
  403984:	b.ls	4039b0 <ferror@plt+0x20f0>  // b.plast
  403988:	bl	401860 <__errno_location@plt>
  40398c:	mov	w1, #0x22                  	// #34
  403990:	str	w1, [x0]
  403994:	adrp	x0, 416000 <ferror@plt+0x14740>
  403998:	adrp	x1, 404000 <ferror@plt+0x2740>
  40399c:	mov	x3, x20
  4039a0:	mov	x2, x19
  4039a4:	ldr	w0, [x0, #512]
  4039a8:	add	x1, x1, #0xc7e
  4039ac:	bl	4018a0 <err@plt>
  4039b0:	ldp	x19, x20, [sp, #16]
  4039b4:	ldp	x29, x30, [sp], #32
  4039b8:	ret
  4039bc:	stp	x29, x30, [sp, #-32]!
  4039c0:	mov	x29, sp
  4039c4:	stp	x19, x20, [sp, #16]
  4039c8:	mov	x19, x1
  4039cc:	mov	x20, x0
  4039d0:	bl	40395c <ferror@plt+0x209c>
  4039d4:	add	w2, w0, #0x8, lsl #12
  4039d8:	mov	w1, #0xffff                	// #65535
  4039dc:	cmp	w2, w1
  4039e0:	b.ls	403a0c <ferror@plt+0x214c>  // b.plast
  4039e4:	bl	401860 <__errno_location@plt>
  4039e8:	mov	w1, #0x22                  	// #34
  4039ec:	str	w1, [x0]
  4039f0:	adrp	x0, 416000 <ferror@plt+0x14740>
  4039f4:	adrp	x1, 404000 <ferror@plt+0x2740>
  4039f8:	mov	x3, x20
  4039fc:	mov	x2, x19
  403a00:	ldr	w0, [x0, #512]
  403a04:	add	x1, x1, #0xc7e
  403a08:	bl	4018a0 <err@plt>
  403a0c:	ldp	x19, x20, [sp, #16]
  403a10:	ldp	x29, x30, [sp], #32
  403a14:	ret
  403a18:	mov	w2, #0xa                   	// #10
  403a1c:	b	40316c <ferror@plt+0x18ac>
  403a20:	mov	w2, #0x10                  	// #16
  403a24:	b	40316c <ferror@plt+0x18ac>
  403a28:	stp	x29, x30, [sp, #-64]!
  403a2c:	mov	x29, sp
  403a30:	stp	x19, x20, [sp, #16]
  403a34:	mov	x19, x0
  403a38:	str	x21, [sp, #32]
  403a3c:	mov	x21, x1
  403a40:	str	xzr, [sp, #56]
  403a44:	bl	401860 <__errno_location@plt>
  403a48:	str	wzr, [x0]
  403a4c:	mov	x20, x0
  403a50:	cbz	x19, 403a88 <ferror@plt+0x21c8>
  403a54:	ldrsb	w0, [x19]
  403a58:	cbz	w0, 403a88 <ferror@plt+0x21c8>
  403a5c:	mov	x0, x19
  403a60:	add	x1, sp, #0x38
  403a64:	bl	401570 <strtod@plt>
  403a68:	ldr	w0, [x20]
  403a6c:	cbnz	w0, 403a88 <ferror@plt+0x21c8>
  403a70:	ldr	x0, [sp, #56]
  403a74:	cmp	x0, x19
  403a78:	b.eq	403a88 <ferror@plt+0x21c8>  // b.none
  403a7c:	cbz	x0, 403ab4 <ferror@plt+0x21f4>
  403a80:	ldrsb	w0, [x0]
  403a84:	cbz	w0, 403ab4 <ferror@plt+0x21f4>
  403a88:	ldr	w1, [x20]
  403a8c:	adrp	x0, 416000 <ferror@plt+0x14740>
  403a90:	mov	x3, x19
  403a94:	mov	x2, x21
  403a98:	cmp	w1, #0x22
  403a9c:	ldr	w0, [x0, #512]
  403aa0:	adrp	x1, 404000 <ferror@plt+0x2740>
  403aa4:	add	x1, x1, #0xc7e
  403aa8:	b.ne	403ab0 <ferror@plt+0x21f0>  // b.any
  403aac:	bl	4018a0 <err@plt>
  403ab0:	bl	401820 <errx@plt>
  403ab4:	ldp	x19, x20, [sp, #16]
  403ab8:	ldr	x21, [sp, #32]
  403abc:	ldp	x29, x30, [sp], #64
  403ac0:	ret
  403ac4:	stp	x29, x30, [sp, #-64]!
  403ac8:	mov	x29, sp
  403acc:	stp	x19, x20, [sp, #16]
  403ad0:	mov	x19, x0
  403ad4:	str	x21, [sp, #32]
  403ad8:	mov	x21, x1
  403adc:	str	xzr, [sp, #56]
  403ae0:	bl	401860 <__errno_location@plt>
  403ae4:	str	wzr, [x0]
  403ae8:	mov	x20, x0
  403aec:	cbz	x19, 403b28 <ferror@plt+0x2268>
  403af0:	ldrsb	w0, [x19]
  403af4:	cbz	w0, 403b28 <ferror@plt+0x2268>
  403af8:	add	x1, sp, #0x38
  403afc:	mov	x0, x19
  403b00:	mov	w2, #0xa                   	// #10
  403b04:	bl	401730 <strtol@plt>
  403b08:	ldr	w1, [x20]
  403b0c:	cbnz	w1, 403b28 <ferror@plt+0x2268>
  403b10:	ldr	x1, [sp, #56]
  403b14:	cmp	x1, x19
  403b18:	b.eq	403b28 <ferror@plt+0x2268>  // b.none
  403b1c:	cbz	x1, 403b54 <ferror@plt+0x2294>
  403b20:	ldrsb	w1, [x1]
  403b24:	cbz	w1, 403b54 <ferror@plt+0x2294>
  403b28:	ldr	w1, [x20]
  403b2c:	adrp	x0, 416000 <ferror@plt+0x14740>
  403b30:	mov	x3, x19
  403b34:	mov	x2, x21
  403b38:	cmp	w1, #0x22
  403b3c:	ldr	w0, [x0, #512]
  403b40:	adrp	x1, 404000 <ferror@plt+0x2740>
  403b44:	add	x1, x1, #0xc7e
  403b48:	b.ne	403b50 <ferror@plt+0x2290>  // b.any
  403b4c:	bl	4018a0 <err@plt>
  403b50:	bl	401820 <errx@plt>
  403b54:	ldp	x19, x20, [sp, #16]
  403b58:	ldr	x21, [sp, #32]
  403b5c:	ldp	x29, x30, [sp], #64
  403b60:	ret
  403b64:	stp	x29, x30, [sp, #-64]!
  403b68:	mov	x29, sp
  403b6c:	stp	x19, x20, [sp, #16]
  403b70:	mov	x19, x0
  403b74:	str	x21, [sp, #32]
  403b78:	mov	x21, x1
  403b7c:	str	xzr, [sp, #56]
  403b80:	bl	401860 <__errno_location@plt>
  403b84:	str	wzr, [x0]
  403b88:	mov	x20, x0
  403b8c:	cbz	x19, 403bc8 <ferror@plt+0x2308>
  403b90:	ldrsb	w0, [x19]
  403b94:	cbz	w0, 403bc8 <ferror@plt+0x2308>
  403b98:	add	x1, sp, #0x38
  403b9c:	mov	x0, x19
  403ba0:	mov	w2, #0xa                   	// #10
  403ba4:	bl	401510 <strtoul@plt>
  403ba8:	ldr	w1, [x20]
  403bac:	cbnz	w1, 403bc8 <ferror@plt+0x2308>
  403bb0:	ldr	x1, [sp, #56]
  403bb4:	cmp	x1, x19
  403bb8:	b.eq	403bc8 <ferror@plt+0x2308>  // b.none
  403bbc:	cbz	x1, 403bf4 <ferror@plt+0x2334>
  403bc0:	ldrsb	w1, [x1]
  403bc4:	cbz	w1, 403bf4 <ferror@plt+0x2334>
  403bc8:	ldr	w1, [x20]
  403bcc:	adrp	x0, 416000 <ferror@plt+0x14740>
  403bd0:	mov	x3, x19
  403bd4:	mov	x2, x21
  403bd8:	cmp	w1, #0x22
  403bdc:	ldr	w0, [x0, #512]
  403be0:	adrp	x1, 404000 <ferror@plt+0x2740>
  403be4:	add	x1, x1, #0xc7e
  403be8:	b.ne	403bf0 <ferror@plt+0x2330>  // b.any
  403bec:	bl	4018a0 <err@plt>
  403bf0:	bl	401820 <errx@plt>
  403bf4:	ldp	x19, x20, [sp, #16]
  403bf8:	ldr	x21, [sp, #32]
  403bfc:	ldp	x29, x30, [sp], #64
  403c00:	ret
  403c04:	stp	x29, x30, [sp, #-48]!
  403c08:	mov	x29, sp
  403c0c:	stp	x19, x20, [sp, #16]
  403c10:	mov	x19, x1
  403c14:	mov	x20, x0
  403c18:	add	x1, sp, #0x28
  403c1c:	bl	4035e8 <ferror@plt+0x1d28>
  403c20:	cbnz	w0, 403c34 <ferror@plt+0x2374>
  403c24:	ldp	x19, x20, [sp, #16]
  403c28:	ldr	x0, [sp, #40]
  403c2c:	ldp	x29, x30, [sp], #48
  403c30:	ret
  403c34:	bl	401860 <__errno_location@plt>
  403c38:	mov	x1, x0
  403c3c:	adrp	x0, 416000 <ferror@plt+0x14740>
  403c40:	mov	x3, x20
  403c44:	ldr	w2, [x1]
  403c48:	adrp	x1, 404000 <ferror@plt+0x2740>
  403c4c:	ldr	w0, [x0, #512]
  403c50:	cbz	w2, 403c60 <ferror@plt+0x23a0>
  403c54:	mov	x2, x19
  403c58:	add	x1, x1, #0xc7e
  403c5c:	bl	4018a0 <err@plt>
  403c60:	mov	x2, x19
  403c64:	add	x1, x1, #0xc7e
  403c68:	bl	401820 <errx@plt>
  403c6c:	stp	x29, x30, [sp, #-32]!
  403c70:	mov	x29, sp
  403c74:	str	x19, [sp, #16]
  403c78:	mov	x19, x1
  403c7c:	mov	x1, x2
  403c80:	bl	403a28 <ferror@plt+0x2168>
  403c84:	fcvtzs	d1, d0
  403c88:	mov	x0, #0x848000000000        	// #145685290680320
  403c8c:	movk	x0, #0x412e, lsl #48
  403c90:	str	d1, [x19]
  403c94:	scvtf	d1, d1
  403c98:	fsub	d0, d0, d1
  403c9c:	fmov	d1, x0
  403ca0:	fmul	d0, d0, d1
  403ca4:	fcvtzs	d0, d0
  403ca8:	str	d0, [x19, #8]
  403cac:	ldr	x19, [sp, #16]
  403cb0:	ldp	x29, x30, [sp], #32
  403cb4:	ret
  403cb8:	mov	w3, w0
  403cbc:	mov	x0, x1
  403cc0:	and	w1, w3, #0xf000
  403cc4:	cmp	w1, #0x4, lsl #12
  403cc8:	b.ne	403df8 <ferror@plt+0x2538>  // b.any
  403ccc:	mov	w1, #0x64                  	// #100
  403cd0:	mov	w2, #0x1                   	// #1
  403cd4:	strb	w1, [x0]
  403cd8:	and	x4, x2, #0xffff
  403cdc:	add	w5, w2, #0x1
  403ce0:	and	x5, x5, #0x3
  403ce4:	tst	x3, #0x100
  403ce8:	mov	w6, #0x2d                  	// #45
  403cec:	mov	w1, #0x72                  	// #114
  403cf0:	csel	w1, w1, w6, ne  // ne = any
  403cf4:	tst	x3, #0x80
  403cf8:	strb	w1, [x0, x4]
  403cfc:	mov	w1, #0x77                  	// #119
  403d00:	csel	w1, w1, w6, ne  // ne = any
  403d04:	strb	w1, [x0, x5]
  403d08:	add	w4, w2, #0x2
  403d0c:	and	w1, w3, #0x40
  403d10:	and	w4, w4, #0xffff
  403d14:	tbz	w3, #11, 403e60 <ferror@plt+0x25a0>
  403d18:	cmp	w1, #0x0
  403d1c:	mov	w5, #0x53                  	// #83
  403d20:	mov	w1, #0x73                  	// #115
  403d24:	csel	w1, w1, w5, ne  // ne = any
  403d28:	and	x4, x4, #0xffff
  403d2c:	add	w5, w2, #0x3
  403d30:	and	x5, x5, #0x7
  403d34:	tst	x3, #0x20
  403d38:	mov	w6, #0x2d                  	// #45
  403d3c:	strb	w1, [x0, x4]
  403d40:	add	w4, w2, #0x4
  403d44:	and	x4, x4, #0xf
  403d48:	mov	w1, #0x72                  	// #114
  403d4c:	csel	w1, w1, w6, ne  // ne = any
  403d50:	tst	x3, #0x10
  403d54:	strb	w1, [x0, x5]
  403d58:	mov	w1, #0x77                  	// #119
  403d5c:	csel	w1, w1, w6, ne  // ne = any
  403d60:	strb	w1, [x0, x4]
  403d64:	add	w5, w2, #0x5
  403d68:	and	w1, w3, #0x8
  403d6c:	and	w5, w5, #0xffff
  403d70:	tbz	w3, #10, 403e70 <ferror@plt+0x25b0>
  403d74:	cmp	w1, #0x0
  403d78:	mov	w4, #0x53                  	// #83
  403d7c:	mov	w1, #0x73                  	// #115
  403d80:	csel	w1, w1, w4, ne  // ne = any
  403d84:	and	x5, x5, #0xffff
  403d88:	add	w4, w2, #0x6
  403d8c:	and	x4, x4, #0xf
  403d90:	tst	x3, #0x4
  403d94:	mov	w6, #0x2d                  	// #45
  403d98:	strb	w1, [x0, x5]
  403d9c:	add	w5, w2, #0x7
  403da0:	and	x5, x5, #0xf
  403da4:	mov	w1, #0x72                  	// #114
  403da8:	csel	w1, w1, w6, ne  // ne = any
  403dac:	tst	x3, #0x2
  403db0:	strb	w1, [x0, x4]
  403db4:	mov	w1, #0x77                  	// #119
  403db8:	csel	w1, w1, w6, ne  // ne = any
  403dbc:	strb	w1, [x0, x5]
  403dc0:	add	w4, w2, #0x8
  403dc4:	and	w1, w3, #0x1
  403dc8:	and	w4, w4, #0xffff
  403dcc:	tbz	w3, #9, 403e80 <ferror@plt+0x25c0>
  403dd0:	cmp	w1, #0x0
  403dd4:	mov	w3, #0x54                  	// #84
  403dd8:	mov	w1, #0x74                  	// #116
  403ddc:	csel	w1, w1, w3, ne  // ne = any
  403de0:	and	x3, x4, #0xffff
  403de4:	add	w2, w2, #0x9
  403de8:	and	x2, x2, #0xffff
  403dec:	strb	w1, [x0, x3]
  403df0:	strb	wzr, [x0, x2]
  403df4:	ret
  403df8:	cmp	w1, #0xa, lsl #12
  403dfc:	b.ne	403e08 <ferror@plt+0x2548>  // b.any
  403e00:	mov	w1, #0x6c                  	// #108
  403e04:	b	403cd0 <ferror@plt+0x2410>
  403e08:	cmp	w1, #0x2, lsl #12
  403e0c:	b.ne	403e18 <ferror@plt+0x2558>  // b.any
  403e10:	mov	w1, #0x63                  	// #99
  403e14:	b	403cd0 <ferror@plt+0x2410>
  403e18:	cmp	w1, #0x6, lsl #12
  403e1c:	b.ne	403e28 <ferror@plt+0x2568>  // b.any
  403e20:	mov	w1, #0x62                  	// #98
  403e24:	b	403cd0 <ferror@plt+0x2410>
  403e28:	cmp	w1, #0xc, lsl #12
  403e2c:	b.ne	403e38 <ferror@plt+0x2578>  // b.any
  403e30:	mov	w1, #0x73                  	// #115
  403e34:	b	403cd0 <ferror@plt+0x2410>
  403e38:	cmp	w1, #0x1, lsl #12
  403e3c:	b.ne	403e48 <ferror@plt+0x2588>  // b.any
  403e40:	mov	w1, #0x70                  	// #112
  403e44:	b	403cd0 <ferror@plt+0x2410>
  403e48:	cmp	w1, #0x8, lsl #12
  403e4c:	b.ne	403e58 <ferror@plt+0x2598>  // b.any
  403e50:	mov	w1, #0x2d                  	// #45
  403e54:	b	403cd0 <ferror@plt+0x2410>
  403e58:	mov	w2, #0x0                   	// #0
  403e5c:	b	403cd8 <ferror@plt+0x2418>
  403e60:	cmp	w1, #0x0
  403e64:	mov	w1, #0x78                  	// #120
  403e68:	csel	w1, w1, w6, ne  // ne = any
  403e6c:	b	403d28 <ferror@plt+0x2468>
  403e70:	cmp	w1, #0x0
  403e74:	mov	w1, #0x78                  	// #120
  403e78:	csel	w1, w1, w6, ne  // ne = any
  403e7c:	b	403d84 <ferror@plt+0x24c4>
  403e80:	cmp	w1, #0x0
  403e84:	mov	w1, #0x78                  	// #120
  403e88:	csel	w1, w1, w6, ne  // ne = any
  403e8c:	b	403de0 <ferror@plt+0x2520>
  403e90:	stp	x29, x30, [sp, #-96]!
  403e94:	mov	x29, sp
  403e98:	stp	x19, x20, [sp, #16]
  403e9c:	stp	x21, x22, [sp, #32]
  403ea0:	add	x21, sp, #0x38
  403ea4:	tbz	w0, #1, 403fb8 <ferror@plt+0x26f8>
  403ea8:	add	x4, x21, #0x1
  403eac:	mov	w2, #0x20                  	// #32
  403eb0:	strb	w2, [sp, #56]
  403eb4:	mov	w2, #0xa                   	// #10
  403eb8:	mov	x3, #0x1                   	// #1
  403ebc:	lsl	x5, x3, x2
  403ec0:	cmp	x1, x5
  403ec4:	b.cc	403ed4 <ferror@plt+0x2614>  // b.lo, b.ul, b.last
  403ec8:	add	w2, w2, #0xa
  403ecc:	cmp	w2, #0x46
  403ed0:	b.ne	403ebc <ferror@plt+0x25fc>  // b.any
  403ed4:	subs	w5, w2, #0xa
  403ed8:	b.eq	403fc0 <ferror@plt+0x2700>  // b.none
  403edc:	mov	w3, #0xa                   	// #10
  403ee0:	udiv	w3, w5, w3
  403ee4:	sxtw	x3, w3
  403ee8:	adrp	x6, 404000 <ferror@plt+0x2740>
  403eec:	add	x6, x6, #0xc9b
  403ef0:	ldrsb	w6, [x3, x6]
  403ef4:	cbz	w5, 403fc8 <ferror@plt+0x2708>
  403ef8:	mov	x19, #0xffffffffffffffff    	// #-1
  403efc:	lsr	x20, x1, x5
  403f00:	lsl	x19, x19, x5
  403f04:	bic	x1, x1, x19
  403f08:	mov	x3, x4
  403f0c:	strb	w6, [x3], #1
  403f10:	tbz	w0, #0, 403f28 <ferror@plt+0x2668>
  403f14:	cmp	w6, #0x42
  403f18:	b.eq	403f28 <ferror@plt+0x2668>  // b.none
  403f1c:	add	x3, x4, #0x3
  403f20:	mov	w5, #0x4269                	// #17001
  403f24:	sturh	w5, [x4, #1]
  403f28:	strb	wzr, [x3]
  403f2c:	add	x22, sp, #0x40
  403f30:	cbz	x1, 403fec <ferror@plt+0x272c>
  403f34:	sub	w2, w2, #0x14
  403f38:	lsr	x1, x1, x2
  403f3c:	tbz	w0, #2, 403fd4 <ferror@plt+0x2714>
  403f40:	add	x1, x1, #0x5
  403f44:	mov	x0, #0xa                   	// #10
  403f48:	udiv	x19, x1, x0
  403f4c:	udiv	x1, x19, x0
  403f50:	msub	x0, x1, x0, x19
  403f54:	cmp	x0, #0x0
  403f58:	csel	x19, x19, x1, ne  // ne = any
  403f5c:	cbz	x19, 403fec <ferror@plt+0x272c>
  403f60:	bl	4015c0 <localeconv@plt>
  403f64:	cbz	x0, 403f78 <ferror@plt+0x26b8>
  403f68:	ldr	x4, [x0]
  403f6c:	cbz	x4, 403f78 <ferror@plt+0x26b8>
  403f70:	ldrsb	w1, [x4]
  403f74:	cbnz	w1, 403f80 <ferror@plt+0x26c0>
  403f78:	adrp	x0, 404000 <ferror@plt+0x2740>
  403f7c:	add	x4, x0, #0xc99
  403f80:	adrp	x2, 404000 <ferror@plt+0x2740>
  403f84:	mov	x6, x21
  403f88:	mov	x5, x19
  403f8c:	mov	w3, w20
  403f90:	add	x2, x2, #0xca3
  403f94:	mov	x0, x22
  403f98:	mov	x1, #0x20                  	// #32
  403f9c:	bl	4015b0 <snprintf@plt>
  403fa0:	mov	x0, x22
  403fa4:	bl	401690 <strdup@plt>
  403fa8:	ldp	x19, x20, [sp, #16]
  403fac:	ldp	x21, x22, [sp, #32]
  403fb0:	ldp	x29, x30, [sp], #96
  403fb4:	ret
  403fb8:	mov	x4, x21
  403fbc:	b	403eb4 <ferror@plt+0x25f4>
  403fc0:	mov	x3, #0x0                   	// #0
  403fc4:	b	403ee8 <ferror@plt+0x2628>
  403fc8:	mov	w20, w1
  403fcc:	mov	x1, #0x0                   	// #0
  403fd0:	b	403f08 <ferror@plt+0x2648>
  403fd4:	add	x1, x1, #0x32
  403fd8:	mov	x19, #0x64                  	// #100
  403fdc:	udiv	x19, x1, x19
  403fe0:	cmp	x19, #0xa
  403fe4:	b.ne	403f5c <ferror@plt+0x269c>  // b.any
  403fe8:	add	w20, w20, #0x1
  403fec:	mov	x4, x21
  403ff0:	mov	w3, w20
  403ff4:	mov	x0, x22
  403ff8:	adrp	x2, 404000 <ferror@plt+0x2740>
  403ffc:	mov	x1, #0x20                  	// #32
  404000:	add	x2, x2, #0xcad
  404004:	bl	4015b0 <snprintf@plt>
  404008:	b	403fa0 <ferror@plt+0x26e0>
  40400c:	cbnz	x0, 404030 <ferror@plt+0x2770>
  404010:	mov	w0, #0xffffffff            	// #-1
  404014:	ret
  404018:	mov	w0, #0xffffffff            	// #-1
  40401c:	ldp	x19, x20, [sp, #16]
  404020:	ldp	x21, x22, [sp, #32]
  404024:	ldp	x23, x24, [sp, #48]
  404028:	ldp	x29, x30, [sp], #64
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-64]!
  404034:	mov	x29, sp
  404038:	stp	x19, x20, [sp, #16]
  40403c:	mov	x19, x0
  404040:	stp	x21, x22, [sp, #32]
  404044:	stp	x23, x24, [sp, #48]
  404048:	ldrsb	w0, [x0]
  40404c:	cbz	w0, 404018 <ferror@plt+0x2758>
  404050:	cmp	x1, #0x0
  404054:	mov	x22, x1
  404058:	mov	x23, x2
  40405c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404060:	b.eq	404018 <ferror@plt+0x2758>  // b.none
  404064:	mov	x24, x3
  404068:	cbz	x3, 404018 <ferror@plt+0x2758>
  40406c:	mov	x0, #0x0                   	// #0
  404070:	mov	x20, #0x0                   	// #0
  404074:	ldrsb	w1, [x19]
  404078:	cbnz	w1, 404084 <ferror@plt+0x27c4>
  40407c:	mov	x0, x20
  404080:	b	40401c <ferror@plt+0x275c>
  404084:	cmp	x23, x20
  404088:	b.ls	4040ec <ferror@plt+0x282c>  // b.plast
  40408c:	cmp	x0, #0x0
  404090:	csel	x0, x0, x19, ne  // ne = any
  404094:	cmp	w1, #0x2c
  404098:	ldrsb	w1, [x19, #1]
  40409c:	csel	x21, x19, xzr, eq  // eq = none
  4040a0:	cbnz	w1, 4040e0 <ferror@plt+0x2820>
  4040a4:	add	x21, x19, #0x1
  4040a8:	cmp	x0, x21
  4040ac:	b.cs	404018 <ferror@plt+0x2758>  // b.hs, b.nlast
  4040b0:	sub	x1, x21, x0
  4040b4:	blr	x24
  4040b8:	mov	w1, w0
  4040bc:	cmn	w0, #0x1
  4040c0:	b.eq	404018 <ferror@plt+0x2758>  // b.none
  4040c4:	str	w1, [x22, x20, lsl #2]
  4040c8:	add	x0, x20, #0x1
  4040cc:	ldrsb	w1, [x21]
  4040d0:	cbz	w1, 40401c <ferror@plt+0x275c>
  4040d4:	mov	x20, x0
  4040d8:	mov	x0, #0x0                   	// #0
  4040dc:	b	4040e4 <ferror@plt+0x2824>
  4040e0:	cbnz	x21, 4040a8 <ferror@plt+0x27e8>
  4040e4:	add	x19, x19, #0x1
  4040e8:	b	404074 <ferror@plt+0x27b4>
  4040ec:	mov	w0, #0xfffffffe            	// #-2
  4040f0:	b	40401c <ferror@plt+0x275c>
  4040f4:	cbz	x0, 404168 <ferror@plt+0x28a8>
  4040f8:	stp	x29, x30, [sp, #-32]!
  4040fc:	mov	x29, sp
  404100:	str	x19, [sp, #16]
  404104:	mov	x19, x3
  404108:	mov	x3, x4
  40410c:	ldrsb	w4, [x0]
  404110:	cbz	w4, 404170 <ferror@plt+0x28b0>
  404114:	cbz	x19, 404170 <ferror@plt+0x28b0>
  404118:	ldr	x5, [x19]
  40411c:	cmp	x5, x2
  404120:	b.hi	404170 <ferror@plt+0x28b0>  // b.pmore
  404124:	cmp	w4, #0x2b
  404128:	b.ne	404160 <ferror@plt+0x28a0>  // b.any
  40412c:	add	x0, x0, #0x1
  404130:	ldr	x4, [x19]
  404134:	sub	x2, x2, x4
  404138:	add	x1, x1, x4, lsl #2
  40413c:	bl	40400c <ferror@plt+0x274c>
  404140:	cmp	w0, #0x0
  404144:	b.le	404154 <ferror@plt+0x2894>
  404148:	ldr	x1, [x19]
  40414c:	add	x1, x1, w0, sxtw
  404150:	str	x1, [x19]
  404154:	ldr	x19, [sp, #16]
  404158:	ldp	x29, x30, [sp], #32
  40415c:	ret
  404160:	str	xzr, [x19]
  404164:	b	404130 <ferror@plt+0x2870>
  404168:	mov	w0, #0xffffffff            	// #-1
  40416c:	ret
  404170:	mov	w0, #0xffffffff            	// #-1
  404174:	b	404154 <ferror@plt+0x2894>
  404178:	cmp	x0, #0x0
  40417c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404180:	b.eq	404238 <ferror@plt+0x2978>  // b.none
  404184:	stp	x29, x30, [sp, #-64]!
  404188:	mov	x29, sp
  40418c:	stp	x19, x20, [sp, #16]
  404190:	mov	x20, x1
  404194:	stp	x21, x22, [sp, #32]
  404198:	str	x23, [sp, #48]
  40419c:	cbz	x1, 404240 <ferror@plt+0x2980>
  4041a0:	mov	x22, x2
  4041a4:	mov	x19, x0
  4041a8:	mov	w23, #0x1                   	// #1
  4041ac:	mov	x0, #0x0                   	// #0
  4041b0:	ldrsb	w1, [x19]
  4041b4:	cbz	w1, 40420c <ferror@plt+0x294c>
  4041b8:	cmp	x0, #0x0
  4041bc:	csel	x0, x0, x19, ne  // ne = any
  4041c0:	cmp	w1, #0x2c
  4041c4:	ldrsb	w1, [x19, #1]
  4041c8:	csel	x21, x19, xzr, eq  // eq = none
  4041cc:	cbnz	w1, 404224 <ferror@plt+0x2964>
  4041d0:	add	x21, x19, #0x1
  4041d4:	cmp	x0, x21
  4041d8:	b.cs	404248 <ferror@plt+0x2988>  // b.hs, b.nlast
  4041dc:	sub	x1, x21, x0
  4041e0:	blr	x22
  4041e4:	tbnz	w0, #31, 404210 <ferror@plt+0x2950>
  4041e8:	asr	w1, w0, #3
  4041ec:	and	w3, w0, #0x7
  4041f0:	sxtw	x1, w1
  4041f4:	lsl	w3, w23, w3
  4041f8:	ldrb	w0, [x20, x1]
  4041fc:	orr	w3, w3, w0
  404200:	strb	w3, [x20, x1]
  404204:	ldrsb	w0, [x21]
  404208:	cbnz	w0, 404230 <ferror@plt+0x2970>
  40420c:	mov	w0, #0x0                   	// #0
  404210:	ldp	x19, x20, [sp, #16]
  404214:	ldp	x21, x22, [sp, #32]
  404218:	ldr	x23, [sp, #48]
  40421c:	ldp	x29, x30, [sp], #64
  404220:	ret
  404224:	cbnz	x21, 4041d4 <ferror@plt+0x2914>
  404228:	add	x19, x19, #0x1
  40422c:	b	4041b0 <ferror@plt+0x28f0>
  404230:	mov	x0, #0x0                   	// #0
  404234:	b	404228 <ferror@plt+0x2968>
  404238:	mov	w0, #0xffffffea            	// #-22
  40423c:	ret
  404240:	mov	w0, #0xffffffea            	// #-22
  404244:	b	404210 <ferror@plt+0x2950>
  404248:	mov	w0, #0xffffffff            	// #-1
  40424c:	b	404210 <ferror@plt+0x2950>
  404250:	cmp	x0, #0x0
  404254:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404258:	b.eq	4042f4 <ferror@plt+0x2a34>  // b.none
  40425c:	stp	x29, x30, [sp, #-48]!
  404260:	mov	x29, sp
  404264:	stp	x19, x20, [sp, #16]
  404268:	mov	x20, x1
  40426c:	stp	x21, x22, [sp, #32]
  404270:	cbz	x1, 4042fc <ferror@plt+0x2a3c>
  404274:	mov	x22, x2
  404278:	mov	x19, x0
  40427c:	mov	x0, #0x0                   	// #0
  404280:	ldrsb	w1, [x19]
  404284:	cbz	w1, 4042cc <ferror@plt+0x2a0c>
  404288:	cmp	x0, #0x0
  40428c:	csel	x0, x0, x19, ne  // ne = any
  404290:	cmp	w1, #0x2c
  404294:	ldrsb	w1, [x19, #1]
  404298:	csel	x21, x19, xzr, eq  // eq = none
  40429c:	cbnz	w1, 4042e0 <ferror@plt+0x2a20>
  4042a0:	add	x21, x19, #0x1
  4042a4:	cmp	x0, x21
  4042a8:	b.cs	404304 <ferror@plt+0x2a44>  // b.hs, b.nlast
  4042ac:	sub	x1, x21, x0
  4042b0:	blr	x22
  4042b4:	tbnz	x0, #63, 4042d0 <ferror@plt+0x2a10>
  4042b8:	ldr	x1, [x20]
  4042bc:	orr	x0, x1, x0
  4042c0:	str	x0, [x20]
  4042c4:	ldrsb	w0, [x21]
  4042c8:	cbnz	w0, 4042ec <ferror@plt+0x2a2c>
  4042cc:	mov	w0, #0x0                   	// #0
  4042d0:	ldp	x19, x20, [sp, #16]
  4042d4:	ldp	x21, x22, [sp, #32]
  4042d8:	ldp	x29, x30, [sp], #48
  4042dc:	ret
  4042e0:	cbnz	x21, 4042a4 <ferror@plt+0x29e4>
  4042e4:	add	x19, x19, #0x1
  4042e8:	b	404280 <ferror@plt+0x29c0>
  4042ec:	mov	x0, #0x0                   	// #0
  4042f0:	b	4042e4 <ferror@plt+0x2a24>
  4042f4:	mov	w0, #0xffffffea            	// #-22
  4042f8:	ret
  4042fc:	mov	w0, #0xffffffea            	// #-22
  404300:	b	4042d0 <ferror@plt+0x2a10>
  404304:	mov	w0, #0xffffffff            	// #-1
  404308:	b	4042d0 <ferror@plt+0x2a10>
  40430c:	stp	x29, x30, [sp, #-80]!
  404310:	mov	x29, sp
  404314:	stp	x19, x20, [sp, #16]
  404318:	stp	x21, x22, [sp, #32]
  40431c:	stp	x23, x24, [sp, #48]
  404320:	str	xzr, [sp, #72]
  404324:	cbnz	x0, 404340 <ferror@plt+0x2a80>
  404328:	mov	w0, #0x0                   	// #0
  40432c:	ldp	x19, x20, [sp, #16]
  404330:	ldp	x21, x22, [sp, #32]
  404334:	ldp	x23, x24, [sp, #48]
  404338:	ldp	x29, x30, [sp], #80
  40433c:	ret
  404340:	str	w3, [x1]
  404344:	mov	x19, x0
  404348:	str	w3, [x2]
  40434c:	mov	x23, x1
  404350:	mov	x21, x2
  404354:	mov	w22, w3
  404358:	bl	401860 <__errno_location@plt>
  40435c:	str	wzr, [x0]
  404360:	mov	x20, x0
  404364:	add	x24, sp, #0x48
  404368:	ldrsb	w0, [x19]
  40436c:	cmp	w0, #0x3a
  404370:	b.ne	4043b4 <ferror@plt+0x2af4>  // b.any
  404374:	add	x19, x19, #0x1
  404378:	mov	x1, x24
  40437c:	mov	x0, x19
  404380:	mov	w2, #0xa                   	// #10
  404384:	bl	401730 <strtol@plt>
  404388:	str	w0, [x21]
  40438c:	ldr	w0, [x20]
  404390:	cbnz	w0, 4043ac <ferror@plt+0x2aec>
  404394:	ldr	x0, [sp, #72]
  404398:	cbz	x0, 4043ac <ferror@plt+0x2aec>
  40439c:	ldrsb	w1, [x0]
  4043a0:	cbnz	w1, 4043ac <ferror@plt+0x2aec>
  4043a4:	cmp	x0, x19
  4043a8:	b.ne	404328 <ferror@plt+0x2a68>  // b.any
  4043ac:	mov	w0, #0xffffffff            	// #-1
  4043b0:	b	40432c <ferror@plt+0x2a6c>
  4043b4:	mov	x1, x24
  4043b8:	mov	x0, x19
  4043bc:	mov	w2, #0xa                   	// #10
  4043c0:	bl	401730 <strtol@plt>
  4043c4:	str	w0, [x23]
  4043c8:	str	w0, [x21]
  4043cc:	ldr	w0, [x20]
  4043d0:	cbnz	w0, 4043ac <ferror@plt+0x2aec>
  4043d4:	ldr	x4, [sp, #72]
  4043d8:	cbz	x4, 4043ac <ferror@plt+0x2aec>
  4043dc:	cmp	x4, x19
  4043e0:	b.eq	4043ac <ferror@plt+0x2aec>  // b.none
  4043e4:	ldrsb	w1, [x4]
  4043e8:	cmp	w1, #0x3a
  4043ec:	b.ne	404400 <ferror@plt+0x2b40>  // b.any
  4043f0:	ldrsb	w1, [x4, #1]
  4043f4:	cbnz	w1, 404408 <ferror@plt+0x2b48>
  4043f8:	str	w22, [x21]
  4043fc:	b	40432c <ferror@plt+0x2a6c>
  404400:	cmp	w1, #0x2d
  404404:	b.ne	404328 <ferror@plt+0x2a68>  // b.any
  404408:	add	x19, x4, #0x1
  40440c:	str	wzr, [x20]
  404410:	str	xzr, [sp, #72]
  404414:	b	404378 <ferror@plt+0x2ab8>
  404418:	stp	x29, x30, [sp, #-80]!
  40441c:	mov	x29, sp
  404420:	stp	x19, x20, [sp, #16]
  404424:	mov	x19, x1
  404428:	stp	x21, x22, [sp, #32]
  40442c:	add	x22, sp, #0x40
  404430:	str	x23, [sp, #48]
  404434:	add	x23, sp, #0x48
  404438:	cmp	x0, #0x0
  40443c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  404440:	b.ne	40444c <ferror@plt+0x2b8c>  // b.any
  404444:	mov	w0, #0x0                   	// #0
  404448:	b	4044d4 <ferror@plt+0x2c14>
  40444c:	mov	x1, x22
  404450:	bl	40308c <ferror@plt+0x17cc>
  404454:	mov	x1, x23
  404458:	mov	x20, x0
  40445c:	mov	x0, x19
  404460:	bl	40308c <ferror@plt+0x17cc>
  404464:	mov	x19, x0
  404468:	ldp	x21, x0, [sp, #64]
  40446c:	adds	x1, x21, x0
  404470:	b.eq	4044d0 <ferror@plt+0x2c10>  // b.none
  404474:	cmp	x1, #0x1
  404478:	b.ne	40449c <ferror@plt+0x2bdc>  // b.any
  40447c:	cbz	x20, 40448c <ferror@plt+0x2bcc>
  404480:	ldrsb	w1, [x20]
  404484:	cmp	w1, #0x2f
  404488:	b.eq	4044d0 <ferror@plt+0x2c10>  // b.none
  40448c:	cbz	x19, 404444 <ferror@plt+0x2b84>
  404490:	ldrsb	w1, [x19]
  404494:	cmp	w1, #0x2f
  404498:	b.eq	4044d0 <ferror@plt+0x2c10>  // b.none
  40449c:	cmp	x20, #0x0
  4044a0:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4044a4:	b.eq	404444 <ferror@plt+0x2b84>  // b.none
  4044a8:	cmp	x21, x0
  4044ac:	b.ne	404444 <ferror@plt+0x2b84>  // b.any
  4044b0:	mov	x2, x21
  4044b4:	mov	x1, x19
  4044b8:	mov	x0, x20
  4044bc:	bl	401620 <strncmp@plt>
  4044c0:	cbnz	w0, 404444 <ferror@plt+0x2b84>
  4044c4:	add	x0, x20, x21
  4044c8:	add	x19, x19, x21
  4044cc:	b	404438 <ferror@plt+0x2b78>
  4044d0:	mov	w0, #0x1                   	// #1
  4044d4:	ldp	x19, x20, [sp, #16]
  4044d8:	ldp	x21, x22, [sp, #32]
  4044dc:	ldr	x23, [sp, #48]
  4044e0:	ldp	x29, x30, [sp], #80
  4044e4:	ret
  4044e8:	stp	x29, x30, [sp, #-64]!
  4044ec:	mov	x29, sp
  4044f0:	stp	x19, x20, [sp, #16]
  4044f4:	stp	x21, x22, [sp, #32]
  4044f8:	mov	x21, x1
  4044fc:	orr	x1, x0, x1
  404500:	stp	x23, x24, [sp, #48]
  404504:	cbnz	x1, 404524 <ferror@plt+0x2c64>
  404508:	adrp	x0, 404000 <ferror@plt+0x2740>
  40450c:	add	x0, x0, #0x982
  404510:	ldp	x19, x20, [sp, #16]
  404514:	ldp	x21, x22, [sp, #32]
  404518:	ldp	x23, x24, [sp, #48]
  40451c:	ldp	x29, x30, [sp], #64
  404520:	b	401690 <strdup@plt>
  404524:	mov	x23, x0
  404528:	mov	x22, x2
  40452c:	cbnz	x0, 40454c <ferror@plt+0x2c8c>
  404530:	mov	x0, x21
  404534:	mov	x1, x2
  404538:	ldp	x19, x20, [sp, #16]
  40453c:	ldp	x21, x22, [sp, #32]
  404540:	ldp	x23, x24, [sp, #48]
  404544:	ldp	x29, x30, [sp], #64
  404548:	b	401770 <strndup@plt>
  40454c:	cbz	x21, 404510 <ferror@plt+0x2c50>
  404550:	bl	401520 <strlen@plt>
  404554:	mov	x20, x0
  404558:	mvn	x0, x0
  40455c:	cmp	x22, x0
  404560:	b.hi	4045b0 <ferror@plt+0x2cf0>  // b.pmore
  404564:	add	x24, x22, x20
  404568:	add	x0, x24, #0x1
  40456c:	bl	4015f0 <malloc@plt>
  404570:	mov	x19, x0
  404574:	cbz	x0, 404598 <ferror@plt+0x2cd8>
  404578:	mov	x2, x20
  40457c:	mov	x1, x23
  404580:	bl	4014f0 <memcpy@plt>
  404584:	mov	x2, x22
  404588:	mov	x1, x21
  40458c:	add	x0, x19, x20
  404590:	bl	4014f0 <memcpy@plt>
  404594:	strb	wzr, [x19, x24]
  404598:	mov	x0, x19
  40459c:	ldp	x19, x20, [sp, #16]
  4045a0:	ldp	x21, x22, [sp, #32]
  4045a4:	ldp	x23, x24, [sp, #48]
  4045a8:	ldp	x29, x30, [sp], #64
  4045ac:	ret
  4045b0:	mov	x19, #0x0                   	// #0
  4045b4:	b	404598 <ferror@plt+0x2cd8>
  4045b8:	stp	x29, x30, [sp, #-32]!
  4045bc:	mov	x29, sp
  4045c0:	stp	x19, x20, [sp, #16]
  4045c4:	mov	x20, x0
  4045c8:	mov	x19, x1
  4045cc:	cbz	x1, 4045f0 <ferror@plt+0x2d30>
  4045d0:	mov	x0, x1
  4045d4:	bl	401520 <strlen@plt>
  4045d8:	mov	x2, x0
  4045dc:	mov	x1, x19
  4045e0:	mov	x0, x20
  4045e4:	ldp	x19, x20, [sp, #16]
  4045e8:	ldp	x29, x30, [sp], #32
  4045ec:	b	4044e8 <ferror@plt+0x2c28>
  4045f0:	mov	x2, #0x0                   	// #0
  4045f4:	b	4045dc <ferror@plt+0x2d1c>
  4045f8:	stp	x29, x30, [sp, #-288]!
  4045fc:	mov	x29, sp
  404600:	str	x19, [sp, #16]
  404604:	mov	x19, x0
  404608:	add	x0, sp, #0x120
  40460c:	stp	x0, x0, [sp, #80]
  404610:	add	x0, sp, #0xf0
  404614:	str	x0, [sp, #96]
  404618:	mov	w0, #0xffffffd0            	// #-48
  40461c:	str	w0, [sp, #104]
  404620:	mov	w0, #0xffffff80            	// #-128
  404624:	str	w0, [sp, #108]
  404628:	add	x0, sp, #0x48
  40462c:	stp	x2, x3, [sp, #240]
  404630:	ldp	x2, x3, [sp, #80]
  404634:	stp	x2, x3, [sp, #32]
  404638:	ldp	x2, x3, [sp, #96]
  40463c:	stp	x2, x3, [sp, #48]
  404640:	add	x2, sp, #0x20
  404644:	str	q0, [sp, #112]
  404648:	str	q1, [sp, #128]
  40464c:	str	q2, [sp, #144]
  404650:	str	q3, [sp, #160]
  404654:	str	q4, [sp, #176]
  404658:	str	q5, [sp, #192]
  40465c:	str	q6, [sp, #208]
  404660:	str	q7, [sp, #224]
  404664:	stp	x4, x5, [sp, #256]
  404668:	stp	x6, x7, [sp, #272]
  40466c:	bl	401760 <vasprintf@plt>
  404670:	tbnz	w0, #31, 4046a0 <ferror@plt+0x2de0>
  404674:	ldr	x1, [sp, #72]
  404678:	sxtw	x2, w0
  40467c:	mov	x0, x19
  404680:	bl	4044e8 <ferror@plt+0x2c28>
  404684:	mov	x19, x0
  404688:	ldr	x0, [sp, #72]
  40468c:	bl	401740 <free@plt>
  404690:	mov	x0, x19
  404694:	ldr	x19, [sp, #16]
  404698:	ldp	x29, x30, [sp], #288
  40469c:	ret
  4046a0:	mov	x19, #0x0                   	// #0
  4046a4:	b	404690 <ferror@plt+0x2dd0>
  4046a8:	stp	x29, x30, [sp, #-80]!
  4046ac:	mov	x29, sp
  4046b0:	stp	x23, x24, [sp, #48]
  4046b4:	ldr	x23, [x0]
  4046b8:	stp	x19, x20, [sp, #16]
  4046bc:	mov	x20, x0
  4046c0:	stp	x21, x22, [sp, #32]
  4046c4:	ldrsb	w0, [x23]
  4046c8:	cbz	w0, 4046f4 <ferror@plt+0x2e34>
  4046cc:	mov	x0, x23
  4046d0:	mov	x22, x1
  4046d4:	mov	x21, x2
  4046d8:	mov	w24, w3
  4046dc:	mov	x1, x2
  4046e0:	bl	401780 <strspn@plt>
  4046e4:	add	x19, x23, x0
  4046e8:	ldrsb	w23, [x23, x0]
  4046ec:	cbnz	w23, 4046fc <ferror@plt+0x2e3c>
  4046f0:	str	x19, [x20]
  4046f4:	mov	x19, #0x0                   	// #0
  4046f8:	b	404768 <ferror@plt+0x2ea8>
  4046fc:	cbz	w24, 4047b0 <ferror@plt+0x2ef0>
  404700:	adrp	x0, 404000 <ferror@plt+0x2740>
  404704:	mov	w1, w23
  404708:	add	x0, x0, #0xcb2
  40470c:	bl	401790 <strchr@plt>
  404710:	cbz	x0, 404780 <ferror@plt+0x2ec0>
  404714:	add	x1, sp, #0x48
  404718:	add	x24, x19, #0x1
  40471c:	mov	x0, x24
  404720:	strb	w23, [sp, #72]
  404724:	strb	wzr, [sp, #73]
  404728:	bl	4030f4 <ferror@plt+0x1834>
  40472c:	add	x1, x19, x0
  404730:	str	x0, [x22]
  404734:	ldrsb	w1, [x1, #1]
  404738:	cbz	w1, 4046f0 <ferror@plt+0x2e30>
  40473c:	cmp	w23, w1
  404740:	b.ne	4046f0 <ferror@plt+0x2e30>  // b.any
  404744:	add	x0, x0, #0x2
  404748:	add	x22, x19, x0
  40474c:	ldrsb	w1, [x19, x0]
  404750:	cbz	w1, 404760 <ferror@plt+0x2ea0>
  404754:	mov	x0, x21
  404758:	bl	401790 <strchr@plt>
  40475c:	cbz	x0, 4046f0 <ferror@plt+0x2e30>
  404760:	mov	x19, x24
  404764:	str	x22, [x20]
  404768:	mov	x0, x19
  40476c:	ldp	x19, x20, [sp, #16]
  404770:	ldp	x21, x22, [sp, #32]
  404774:	ldp	x23, x24, [sp, #48]
  404778:	ldp	x29, x30, [sp], #80
  40477c:	ret
  404780:	mov	x1, x21
  404784:	mov	x0, x19
  404788:	bl	4030f4 <ferror@plt+0x1834>
  40478c:	str	x0, [x22]
  404790:	add	x22, x19, x0
  404794:	ldrsb	w1, [x19, x0]
  404798:	cbz	w1, 4047a8 <ferror@plt+0x2ee8>
  40479c:	mov	x0, x21
  4047a0:	bl	401790 <strchr@plt>
  4047a4:	cbz	x0, 4046f0 <ferror@plt+0x2e30>
  4047a8:	str	x22, [x20]
  4047ac:	b	404768 <ferror@plt+0x2ea8>
  4047b0:	mov	x1, x21
  4047b4:	mov	x0, x19
  4047b8:	bl	401840 <strcspn@plt>
  4047bc:	str	x0, [x22]
  4047c0:	add	x0, x19, x0
  4047c4:	str	x0, [x20]
  4047c8:	b	404768 <ferror@plt+0x2ea8>
  4047cc:	stp	x29, x30, [sp, #-32]!
  4047d0:	mov	x29, sp
  4047d4:	str	x19, [sp, #16]
  4047d8:	mov	x19, x0
  4047dc:	mov	x0, x19
  4047e0:	bl	401650 <fgetc@plt>
  4047e4:	cmn	w0, #0x1
  4047e8:	b.eq	404804 <ferror@plt+0x2f44>  // b.none
  4047ec:	cmp	w0, #0xa
  4047f0:	b.ne	4047dc <ferror@plt+0x2f1c>  // b.any
  4047f4:	mov	w0, #0x0                   	// #0
  4047f8:	ldr	x19, [sp, #16]
  4047fc:	ldp	x29, x30, [sp], #32
  404800:	ret
  404804:	mov	w0, #0x1                   	// #1
  404808:	b	4047f8 <ferror@plt+0x2f38>
  40480c:	nop
  404810:	stp	x29, x30, [sp, #-64]!
  404814:	mov	x29, sp
  404818:	stp	x19, x20, [sp, #16]
  40481c:	adrp	x20, 415000 <ferror@plt+0x13740>
  404820:	add	x20, x20, #0xdf0
  404824:	stp	x21, x22, [sp, #32]
  404828:	adrp	x21, 415000 <ferror@plt+0x13740>
  40482c:	add	x21, x21, #0xde8
  404830:	sub	x20, x20, x21
  404834:	mov	w22, w0
  404838:	stp	x23, x24, [sp, #48]
  40483c:	mov	x23, x1
  404840:	mov	x24, x2
  404844:	bl	4014b0 <memcpy@plt-0x40>
  404848:	cmp	xzr, x20, asr #3
  40484c:	b.eq	404878 <ferror@plt+0x2fb8>  // b.none
  404850:	asr	x20, x20, #3
  404854:	mov	x19, #0x0                   	// #0
  404858:	ldr	x3, [x21, x19, lsl #3]
  40485c:	mov	x2, x24
  404860:	add	x19, x19, #0x1
  404864:	mov	x1, x23
  404868:	mov	w0, w22
  40486c:	blr	x3
  404870:	cmp	x20, x19
  404874:	b.ne	404858 <ferror@plt+0x2f98>  // b.any
  404878:	ldp	x19, x20, [sp, #16]
  40487c:	ldp	x21, x22, [sp, #32]
  404880:	ldp	x23, x24, [sp, #48]
  404884:	ldp	x29, x30, [sp], #64
  404888:	ret
  40488c:	nop
  404890:	ret
  404894:	nop
  404898:	adrp	x2, 416000 <ferror@plt+0x14740>
  40489c:	mov	x1, #0x0                   	// #0
  4048a0:	ldr	x2, [x2, #504]
  4048a4:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004048a8 <.fini>:
  4048a8:	stp	x29, x30, [sp, #-16]!
  4048ac:	mov	x29, sp
  4048b0:	ldp	x29, x30, [sp], #16
  4048b4:	ret
