// Seed: 420648864
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2
);
  logic id_3;
  assign id_3 = 1'b0;
  logic id_4 = 1;
  assign id_3 = 1;
endmodule
