Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-PNMJ1CD
Date:        Tue Oct  5 13:44:54 2021
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch lab48_ar_impl1_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srr to C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srf

hdl_info_gen completed
# Tue Oct  5 13:44:55 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Tue Oct  5 13:44:56 2021

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Tue Oct  5 13:44:56 2021

Running: compiler (Compile Input) on proj_1|impl1
# Tue Oct  5 13:44:56 2021

compiler completed
# Tue Oct  5 13:44:56 2021

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Tue Oct  5 13:44:56 2021

multi_srs_gen completed
# Tue Oct  5 13:44:56 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srr to C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Tue Oct  5 13:44:56 2021

premap completed with warnings
# Tue Oct  5 13:44:57 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Tue Oct  5 13:44:57 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Tue Oct  5 13:44:57 2021
Copied C:\Users\boris\lab48_ar\impl1\synwork\lab48_ar_impl1_m.srm to C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srm

fpga_mapper completed with warnings
# Tue Oct  5 13:44:59 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|impl1
Copied C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srr to C:\Users\boris\lab48_ar\impl1\lab48_ar_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "lab48_ar_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\boris\lab48_ar\impl1\proj_1.prj
batch mode default:no
