// Seed: 85998447
module module_0 ();
  assign id_1 = 1;
  always #1 @(id_1 + 1) #1 id_1 <= id_1;
  tri0 id_2;
  tri1 id_3;
  assign id_3 = 1;
  uwire id_4;
  wire id_5;
  supply1 id_6 = 1'b0 | id_2;
  assign id_4 = 1;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1 : 1] = {id_3{id_3}};
  module_0 modCall_1 ();
  if (1'b0) assign id_3 = "";
endmodule : SymbolIdentifier
