

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 564 clock pin(s) of sequential element(s)
0 instances converted, 564 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 104        timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       CLK_1MHZ_0.Core                     PLL                    36         clock_div_1MHZ_100KHZ_0.counter[16]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       memory_controller_0.next_read       DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       memory_controller_0.next_write      DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       clock_div_1MHZ_100KHZ_0.clk_out     DFN1P0                 17         geig_data_handling_0.geig_counts[15]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       reset_pulse_0.CLK_OUT_48MHZ         NOR2B                  369        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

