- 👋 Hi, I’m @jbdavid-inno
- 👀 I’m interested in using Verilog (SystemVerilog &  VerilogAMS and eventually SystemVerilog-AMS) , UPF, UVM and other simulation technologies  to do Functional verification of Semiconductors before "Tape-out"  
- 🌱 I’m currently learning Python and Jinja
- 💞️ I’m looking to collaborate on Modeling tools
- 📫 How to reach me  jbdavid on Linked in, jdavid@innophaseinc.com by email..  Im also on other messageing platforms. but my blog has not been spun back up.  

<!---
jbdavid-inno/jbdavid-inno is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
