// Seed: 1492932126
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    output supply1 id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    output wand id_9,
    output wand id_10,
    input supply0 id_11
    , id_24,
    output tri1 id_12,
    input wor id_13,
    input supply0 id_14,
    output supply1 id_15,
    output wire module_0,
    input supply1 id_17
    , id_25,
    output wire id_18,
    output tri id_19,
    input wor id_20,
    input wor id_21,
    output tri1 id_22
);
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4
);
  wire id_6;
  module_0(
      id_4,
      id_0,
      id_4,
      id_1,
      id_4,
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_4,
      id_1,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
