# nasscom-vsd-soc-design-program
# RISC-V based core Picorv32 implementation and characterization

## Physical Design RTL2GDS implementation 
### Step 1 : Installed Oracle VM VirtualBox version 7.0.8 using VM name and OS Version Ubuntu 18.04 LTS (Bionic Beaver ) 64-bit successfully by following the provided lab document
### Later, found the following issues while starting the Virtual Machine:
![VM_Aborted](https://github.com/user-attachments/assets/64cf09ea-8edb-4f70-aad4-8de1a18f39f6)
### Solved by uninstalling the present Virtual Machine, cleared everything from related folders and reinstalled using lab document

# Day 1 Lab RISC-V core synthesis
## D1_SK3 SKY_L1 :Studied and performed OpenLane Directory Structure in detail
1.
![VirtualBox_vsdworkshop_18_12_2024_00_30_16_1](https://github.com/user-attachments/assets/79f575ff-f907-41c3-bfd0-9888755c69d4) 
2.
![VirtualBox_vsdworkshop_18_12_2024_00_34_05_2](https://github.com/user-attachments/assets/eae4ab0b-1c88-4991-9825-1bb3b0a94866)
3.
![VirtualBox_vsdworkshop_18_12_2024_00_35_17_3](https://github.com/user-attachments/assets/98127662-457b-4e72-acfe-dd456e48dc4d)
4.
![VirtualBox_vsdworkshop_18_12_2024_00_36_13_4](https://github.com/user-attachments/assets/9691ae81-50a3-4c09-baf5-b905d32d563b)
5.
![VirtualBox_vsdworkshop_18_12_2024_00_37_13_5](https://github.com/user-attachments/assets/87bdb362-7daa-434b-80bb-874d08e3bcf3)
6.
![Screenshot 2024-12-18 003814_6](https://github.com/user-attachments/assets/f8d3dd32-6e5a-4766-b0af-75ba3a23df18)

## D1_SK3 SKY_L2 :Studied and performed Design Preparation Step
1.
![VirtualBox_vsdworkshop_19_12_2024_15_30_56_1](https://github.com/user-attachments/assets/4a149e92-ea37-47f1-9a75-007efdae8f9b)
2.
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_2](https://github.com/user-attachments/assets/9aa03f4a-4c07-4806-ae55-7699803cf9c3)
3.  
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_3](https://github.com/user-attachments/assets/6329ceec-ccfe-4b1c-b32b-bbf5aabb3372)
4.   
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_4](https://github.com/user-attachments/assets/c2d60cd8-be90-422f-a582-157a8c1d5fa2)
5.
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_5](https://github.com/user-attachments/assets/e6219273-0edf-48b9-ad3a-16e2e2d109e5)
6.
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_6](https://github.com/user-attachments/assets/326d3718-1c08-41bd-a805-8a33aceb8f90)
7.
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_7](https://github.com/user-attachments/assets/5d83b756-f5ac-444c-88d0-2c9e806876a7)
8.
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_8](https://github.com/user-attachments/assets/365aa4dc-fa9c-4736-a679-8d7e6cd8cba8)
9.
![VirtualBox_vsdworkshop_19_12_2024_15_43_37_9](https://github.com/user-attachments/assets/af934c56-9e1f-4c14-ac5e-dbd124ae8da0)

## D1_SK3 SKY_L3 :Studied and performed Review files after design prep and run synthesis
1. 
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_1](https://github.com/user-attachments/assets/633105df-b54c-44b4-a522-332f9a68731c)
2. 
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_2](https://github.com/user-attachments/assets/edce4137-5460-4a11-9576-4addbb546a34)
3. 
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_3](https://github.com/user-attachments/assets/d6852be4-e8a3-4c87-af14-ccae33d083cb)
4.
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_4](https://github.com/user-attachments/assets/839da203-bced-4734-9e27-12ee8848c9d1)
5. 
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_5](https://github.com/user-attachments/assets/ed9dce61-3852-4e99-82f8-48a703aca93b)
6. 
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_6](https://github.com/user-attachments/assets/538d8500-43e0-4ee7-bbf5-5efc43eca0cb)
7. 
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_7](https://github.com/user-attachments/assets/b34402e1-c85f-44b5-baaf-9399d72d3e81)
8.
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_8](https://github.com/user-attachments/assets/d93321c7-fd1b-42ff-b56f-67e2a85db777)
9.
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_9](https://github.com/user-attachments/assets/aaeb9b39-640a-4260-94a7-4fa1bddbd80a)
10.
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_10](https://github.com/user-attachments/assets/8eda45a1-029c-4816-b297-f84ba354b06c)
11.
![VirtualBox_vsdworkshop_19_12_2024_17_23_00_11](https://github.com/user-attachments/assets/e65b41b4-8133-4bd4-8b04-9aff8cce0eda)
 
## D1_SK3 SKY_L4 :Studied and performed OpenLANE Project Git Link Description
1.
![VirtualBox_vsdworkshop_19_12_2024_18_35_38_1](https://github.com/user-attachments/assets/1f1cb923-58a8-44bf-8441-9229d7dae9b6)
2. Synthesis Results
![VirtualBox_vsdworkshop_19_12_2024_18_38_57_synth1](https://github.com/user-attachments/assets/ae82c127-88e1-4ad5-8f8c-1aff891c8a19)
3.
![VirtualBox_vsdworkshop_19_12_2024_18_38_57_synth2](https://github.com/user-attachments/assets/f430b6cb-04fb-4964-954f-c0917754618a)
4.
![VirtualBox_vsdworkshop_19_12_2024_18_38_57_synth3](https://github.com/user-attachments/assets/f771fe9f-9c14-4a51-9f5c-1e0b5804cad6)

## D1_SK3 SKY_L5 :Studied and performed Steps to characterize synthesis results
1.
![VirtualBox_vsdworkshop_19_12_2024_22_03_01_PICORV32A SYNTHESIS V](https://github.com/user-attachments/assets/13c41868-7c59-4044-b3ec-0cdf509b0c83)
2.
![VirtualBox_vsdworkshop_19_12_2024_19_53_13_ABCRUN](https://github.com/user-attachments/assets/fa4af776-a295-4a8d-9a88-06cf781dda0e)
3.
![VirtualBox_vsdworkshop_19_12_2024_19_53_13_STA](https://github.com/user-attachments/assets/26d10246-c8a4-49bd-a734-bdef8bcdcd76)
4.
![VirtualBox_vsdworkshop_19_12_2024_19_53_13_AREA](https://github.com/user-attachments/assets/de65cc8e-2809-4290-bdbb-8f0a6b1112c5)
5.
![VirtualBox_vsdworkshop_19_12_2024_19_53_13_FLOP_RATIO](https://github.com/user-attachments/assets/b5cae5cc-1a78-4729-85c0-475c549f86bc)
## 6.  Chip area for module '\picorv32a': 147712.918400 um^2

## 7. Main task: To calculate the flop ratio

## Flop Ratio = Number of DFFs / total number of cells = Number of sky130_fd_sc_hd__dfxtp_2 / Number of cells = 1613 / 14876 = 0.1088 = 10.8869

## Hence, Flop Ratio = 10.8869

8.
![VirtualBox_vsdworkshop_19_12_2024_19_53_13_1](https://github.com/user-attachments/assets/a931941d-f5d1-4375-8adf-6bda0940f907)
9.
![VirtualBox_vsdworkshop_19_12_2024_21_58_18_2](https://github.com/user-attachments/assets/f2ed4ea6-e58c-4328-95f7-d38ee0dadbc8)
10.
![VirtualBox_vsdworkshop_19_12_2024_21_58_18_3](https://github.com/user-attachments/assets/aa675c35-0fa2-4df0-a1d5-bf2827b5c3ce)
11. 
![VirtualBox_vsdworkshop_19_12_2024_21_58_18_4](https://github.com/user-attachments/assets/1f41357b-d167-41e3-978c-cac452cc5e38)


# Day 2 Lab ASIC design flow
## D2_SK1 SKY_L6 :Studied and performed Steps to run floorplan using OpenLANE
1.
![VirtualBox_vsdworkshop_21_12_2024_13_43_30_1](https://github.com/user-attachments/assets/e33321b7-83fe-4d21-b79b-df979899f336)
2. 
![VirtualBox_vsdworkshop_21_12_2024_13_43_30_2](https://github.com/user-attachments/assets/35c5330b-7459-4dbb-bd1f-92ed540e8519)
3.
![VirtualBox_vsdworkshop_21_12_2024_13_43_30_3](https://github.com/user-attachments/assets/5991d623-a262-486f-99a6-df2530e22f4f)
4.
![VirtualBox_vsdworkshop_21_12_2024_13_43_30_4](https://github.com/user-attachments/assets/aba11e7d-3548-430a-91ba-07c584325795)
5.
![VirtualBox_vsdworkshop_21_12_2024_13_43_30_5](https://github.com/user-attachments/assets/91f6eebc-681e-4a1e-aa07-a57cd43f3d37)
6.
![VirtualBox_vsdworkshop_21_12_2024_13_43_30_6](https://github.com/user-attachments/assets/60366d71-c265-4b21-b303-f1cb20dab2a9)
7.
![VirtualBox_vsdworkshop_21_12_2024_13_43_30_7](https://github.com/user-attachments/assets/a8952c33-28b8-443b-85f1-f72b3e5ce8b9)

## D2_SK1 SKY_L7 :Studied and performed Review floorplan files and steps to review floorplan
1.

2.

3.

4.

5.

6.












