<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='644' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildCopy(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp' l='132' u='c' c='_ZN4llvm13CSEMIRBuilder24generateCopiesIfRequiredENS_8ArrayRefINS_5DstOpEEERNS_19MachineInstrBuilderE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='637'>/// Build and insert \p Res = COPY Op
  ///
  /// Register-to-register COPY sets \p Res to \p Op.
  ///
  /// \pre setBasicBlock or setMI must have been called.
  ///
  /// \return a MachineInstrBuilder for the newly created instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='175' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_16MachineIRBuilderENS_8ArrayRefINS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='32' u='c' c='_ZNK4llvm14CombinerHelper14replaceRegWithERNS_19MachineRegisterInfoEjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='334' u='c' c='_ZN4llvm12IRTranslator16translateCompareERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='337' u='c' c='_ZN4llvm12IRTranslator16translateCompareERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='484' u='c' c='_ZN4llvm12IRTranslator13translateLoadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='526' u='c' c='_ZN4llvm12IRTranslator14translateStoreERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='634' u='c' c='_ZN4llvm12IRTranslator16translateBitCastERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='724' u='c' c='_ZN4llvm12IRTranslator22translateGetElementPtrERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1213' u='c' c='_ZN4llvm12IRTranslator13translateCallERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1311' u='c' c='_ZN4llvm12IRTranslator15translateInvokeERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1392' u='c' c='_ZN4llvm12IRTranslator19translateLandingPadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1400' u='c' c='_ZN4llvm12IRTranslator19translateLandingPadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1449' u='c' c='_ZN4llvm12IRTranslator15translateAllocaERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1469' u='c' c='_ZN4llvm12IRTranslator15translateAllocaERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1470' u='c' c='_ZN4llvm12IRTranslator15translateAllocaERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1500' u='c' c='_ZN4llvm12IRTranslator22translateInsertElementERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1524' u='c' c='_ZN4llvm12IRTranslator23translateExtractElementERKNS_4UserERNS_16MachineIRBuilderE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='248' ll='251' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildCopy(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='458' u='c' c='_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='76' u='c' c='_ZN12_GLOBAL__N_118IncomingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='81' u='c' c='_ZN12_GLOBAL__N_118IncomingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='157' u='c' c='_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallLowering.cpp' l='385' u='c' c='_ZNK4llvm19AArch64CallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='511' u='c' c='_ZL21selectSubregisterCopyRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfoEjPKNS_19TargetRegisterClassES9_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1263' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2294' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3407' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='3425' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='53' u='c' c='_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='241' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='354' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='122' u='c' c='_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='359' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='368' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjRKN4llvm11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='169' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjRKN4llvm11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='278' u='c' c='_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjRKN4llvm11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='109' u='c' c='_ZN12_GLOBAL__N_120OutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='143' u='c' c='_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='270' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='275' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='281' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
