INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/DL2137_Yiting/Lab05/Lab05/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/DL2137_Yiting/Lab05/Lab05/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/DL2137_Yiting/Lab05/Lab05/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/DL2137_Yiting/Lab05/Lab05/addsub_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_test
