5407
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5408
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_yolo_upsamp_top_top glbl -Oenable_linking_all_libraries -prj yolo_upsamp_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s yolo_upsamp_top 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_yolo_upsamp_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_regslice_both
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.yolo_upsamp_top_line_buff_group_...
Compiling module xil_defaultlib.yolo_upsamp_top_CTRL_BUS_s_axi
Compiling module xil_defaultlib.yolo_upsamp_top_mac_muladd_4ns_4...
Compiling module xil_defaultlib.yolo_upsamp_top_mac_muladd_4ns_4...
Compiling module xil_defaultlib.yolo_upsamp_top_flow_control_loo...
Compiling module xil_defaultlib.yolo_upsamp_top_regslice_both(Da...
Compiling module xil_defaultlib.yolo_upsamp_top_regslice_both(Da...
Compiling module xil_defaultlib.yolo_upsamp_top_regslice_both(Da...
Compiling module xil_defaultlib.yolo_upsamp_top_regslice_both(Da...
Compiling module xil_defaultlib.yolo_upsamp_top_regslice_both(Da...
Compiling module xil_defaultlib.yolo_upsamp_top_regslice_both(Da...
Compiling module xil_defaultlib.yolo_upsamp_top
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=1352)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.fifo(DEPTH=5408,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=5408)
Compiling module xil_defaultlib.fifo(DEPTH=5408,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=5408,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=5408,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=5408,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_yolo_upsamp_top_top
Compiling module work.glbl
Built simulation snapshot yolo_upsamp_top

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/yolo_upsamp_top/xsim_script.tcl
# xsim {yolo_upsamp_top} -autoloadwcfg -tclbatch {yolo_upsamp_top.tcl}
Time resolution is 1 ps
source yolo_upsamp_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "54425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 54485 ns : File "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top.autotb.v" Line 446
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 19 23:18:04 2024...
5407
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5408
