#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 15 23:26:22 2021
# Process ID: 9512
# Current directory: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9452 C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.xpr
# Log file: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/vivado.log
# Journal file: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/micha/DLIC_2020_hw5' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/micha/Documents/Vivado_ws/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'; using path 'C:/Users/micha/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' instead.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/micha/Documents/Vivado_ws/conv3x3_ip/conv3x3_ip.srcs/sources_1/ip_dir', nor could it be found using path 'C:/Users/micha/conv3x3_ip/conv3x3_ip.srcs/sources_1/ip_dir'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/micha/Documents/Vivado_ws/conv3x3_ip/conv3x3_ip.srcs/sources_1/ip_dir'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_conv_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 895.426 ; gain = 211.477
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:conv:1.0 - conv_0
Successfully read diagram <design_1> from BD file <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1031.918 ; gain = 71.750
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  c:/users/micha/documents/vivado_ws/conv_3x3/conv_3x3.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/micha/documents/vivado_ws/conv_3x3/conv_3x3.srcs'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:conv:1.0 [get_ips  design_1_conv_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_conv_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'start'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_conv_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_conv_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_conv_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jul 15 23:29:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1421.098 ; gain = 53.871
launch_runs impl_1 -jobs 12
[Thu Jul 15 23:39:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jul 15 23:43:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.928 . Memory (MB): peak = 2268.754 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.928 . Memory (MB): peak = 2268.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2268.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.988 ; gain = 996.891
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:conv:1.0'. The one found in IP location 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs' will take precedence over the same IP in location c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sources_1/imports/conv_3x3.srcs
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets conv_0_M0_R_req] [get_bd_nets conv_0_M1_R_req] [get_bd_nets conv_0_M1_W_req] [get_bd_nets blk_mem_gen_1_doutb] [get_bd_nets conv_0_M0_addr] [get_bd_nets conv_0_M1_addr] [get_bd_nets conv_0_M0_W_req] [get_bd_nets conv_0_M0_W_data] [get_bd_nets conv_0_M1_W_data] [get_bd_cells conv_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:conv:1.0 conv_0
endgroup
connect_bd_net [get_bd_pins conv_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins conv_0/rst]
connect_bd_net [get_bd_pins conv_0/M0_R_data] [get_bd_pins conv_0/start]
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins conv_0/M0_R_data] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /conv_0/M0_R_data(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins conv_0/M0_R_data] [get_bd_pins processing_system7_0/FCLK_CLK0]'
connect_bd_net [get_bd_pins conv_0/M0_R_data] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins conv_0/M1_R_data] [get_bd_pins blk_mem_gen_1/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins conv_0/start]
startgroup
connect_bd_net [get_bd_pins conv_0/M0_addr] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
endgroup
connect_bd_net [get_bd_pins conv_0/M1_addr] [get_bd_pins blk_mem_gen_1/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins conv_0/M0_R_req] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins conv_0/M1_R_req] [get_bd_pins blk_mem_gen_1/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins conv_0/M1_R_req] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins conv_0/M1_R_req] [get_bd_pins blk_mem_gen_0/web]'
connect_bd_net [get_bd_pins conv_0/M0_W_req] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins conv_0/M1_W_req] [get_bd_pins blk_mem_gen_1/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins conv_0/M0_W_data] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins conv_0/M1_W_data] [get_bd_pins blk_mem_gen_1/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins axi_cdma_0/cdma_introut]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_1/gpio_io_i(undef) and /axi_cdma_0/cdma_introut(intr)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins axi_cdma_0/cdma_introut]'
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins conv_0/finish]
save_bd_design
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /conv_0/rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jul 16 00:06:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3080.566 ; gain = 0.000
reset_run synth_1
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins conv_0/rst]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins blk_mem_gen_0/rstb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins blk_mem_gen_1/rstb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
save_bd_design
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 12
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jul 16 00:08:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3080.566 ; gain = 0.000
reset_run synth_1
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins blk_mem_gen_1/rstb] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins blk_mem_gen_0/rstb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins conv_0/rst]
connect_bd_net [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_cdma_0/s_axi_lite_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 12
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_interconnect_0/ARESETN
/axi_interconnect_0/S00_ARESETN
/axi_interconnect_0/M00_ARESETN
/axi_interconnect_0/M01_ARESETN
/axi_interconnect_0/M02_ARESETN
/axi_interconnect_1/ARESETN
/axi_interconnect_1/S00_ARESETN
/axi_interconnect_1/M00_ARESETN
/axi_interconnect_1/M01_ARESETN
/axi_interconnect_1/M02_ARESETN

Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jul 16 00:12:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3090.316 ; gain = 0.000
reset_run synth_1
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_0/M02_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_0/M01_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_1/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_1/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_1/M01_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_interconnect_1/M02_ARESETN]
save_bd_design
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 12
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jul 16 00:14:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3090.316 ; gain = 0.000
launch_runs impl_1 -jobs 12
[Fri Jul 16 00:23:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/runme.log
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:605]
INFO: [Common 17-344] 'set_property' was cancelled [c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:605]
INFO: [Common 17-344] 'set_property' was cancelled [c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:605]
Finished Parsing XDC File [c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'design_1_axi_cdma_0_0' for instance 'design_1_i/axi_cdma_0'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'design_1_axi_gpio_0_0' for instance 'design_1_i/axi_gpio_0'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'design_1_axi_gpio_0_0' for instance 'design_1_i/axi_gpio_0'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'design_1_rst_ps7_0_100M_0' for instance 'design_1_i/rst_ps7_0_100M'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'design_1_rst_ps7_0_100M_0' for instance 'design_1_i/rst_ps7_0_100M'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'design_1_axi_gpio_0_1' for instance 'design_1_i/axi_gpio_1'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'design_1_axi_gpio_0_1' for instance 'design_1_i/axi_gpio_1'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc will not be read for this cell.
Parsing XDC File [C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'design_1_auto_us_0' for instance 'design_1_i/axi_interconnect_1/s00_couplers/auto_us'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'design_1_auto_ds_0' for instance 'design_1_i/axi_interconnect_1/m01_couplers/auto_ds'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'design_1_auto_ds_1' for instance 'design_1_i/axi_interconnect_1/m02_couplers/auto_ds'. The XDC file c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc will not be read for this cell.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3256.609 ; gain = 135.852
INFO: [Common 17-344] 'open_run' was cancelled
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:conv:1.0'. The one found in IP location 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs' will take precedence over the same IP in location c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sources_1/imports/conv_3x3.srcs
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:conv:1.0 [get_ips  design_1_conv_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_conv_0_1 to use current project options
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_conv_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3256.609 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.ip_user_files -ipstatic_source_dir C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/modelsim} {questa=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/questa} {riviera=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/riviera} {activehdl=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
[Fri Jul 16 00:50:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 12
[Fri Jul 16 00:59:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 3256.609 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 3256.609 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3256.609 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:conv:1.0'. The one found in IP location 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs' will take precedence over the same IP in location c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sources_1/imports/conv_3x3.srcs
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:conv:1.0 [get_ips  design_1_conv_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_conv_0_1 to use current project options
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_conv_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3256.609 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.ip_user_files -ipstatic_source_dir C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/modelsim} {questa=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/questa} {riviera=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/riviera} {activehdl=C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 12
[Fri Jul 16 01:07:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
[Fri Jul 16 01:07:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/runme.log
report_ip_status -name ip_status 
refresh_design
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.866 . Memory (MB): peak = 3256.609 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 3256.609 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3256.609 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:conv:1.0'. The one found in IP location 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs' will take precedence over the same IP in location c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sources_1/imports/conv_3x3.srcs
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:conv:1.0 [get_ips  design_1_conv_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_conv_0_1 to use current project options
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_conv_0_1] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 12
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_1> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\micha\Documents\Vivado_ws\DLIC_2020_hw5\DLIC_2020_hw5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(14) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m02_couplers/auto_ds .
Exporting to file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Jul 16 01:27:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/synth_1/runme.log
[Fri Jul 16 01:27:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3256.609 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.875 . Memory (MB): peak = 3256.609 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 3256.609 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3256.609 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jul 16 01:38:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/runme.log
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.srcs/sources_1/bd/design_1/design_1.bd}
write_bd_tcl -force C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/hw5.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/hw5.tcl>.

file copy -force C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/DLIC_2020_hw5.runs/impl_1/design_1_wrapper.bit C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5/hw5.bit
