###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       402270   # Number of WRITE/WRITEP commands
num_reads_done                 =       745723   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       590079   # Number of read row buffer hits
num_read_cmds                  =       745724   # Number of READ/READP commands
num_writes_done                =       402291   # Number of read requests issued
num_write_row_hits             =       302122   # Number of write row buffer hits
num_act_cmds                   =       256988   # Number of ACT commands
num_pre_cmds                   =       256964   # Number of PRE commands
num_ondemand_pres              =       233364   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9532367   # Cyles of rank active rank.0
rank_active_cycles.1           =      9347225   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       467633   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       652775   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1083525   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10243   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3255   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2660   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4023   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5449   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8832   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7291   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          855   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          518   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21420   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          104   # Write cmd latency (cycles)
write_latency[20-39]           =         1344   # Write cmd latency (cycles)
write_latency[40-59]           =         2096   # Write cmd latency (cycles)
write_latency[60-79]           =         4822   # Write cmd latency (cycles)
write_latency[80-99]           =         9560   # Write cmd latency (cycles)
write_latency[100-119]         =        13061   # Write cmd latency (cycles)
write_latency[120-139]         =        18162   # Write cmd latency (cycles)
write_latency[140-159]         =        21751   # Write cmd latency (cycles)
write_latency[160-179]         =        24480   # Write cmd latency (cycles)
write_latency[180-199]         =        26182   # Write cmd latency (cycles)
write_latency[200-]            =       280708   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       270173   # Read request latency (cycles)
read_latency[40-59]            =        95293   # Read request latency (cycles)
read_latency[60-79]            =       101804   # Read request latency (cycles)
read_latency[80-99]            =        38119   # Read request latency (cycles)
read_latency[100-119]          =        27773   # Read request latency (cycles)
read_latency[120-139]          =        23466   # Read request latency (cycles)
read_latency[140-159]          =        17941   # Read request latency (cycles)
read_latency[160-179]          =        14697   # Read request latency (cycles)
read_latency[180-199]          =        12464   # Read request latency (cycles)
read_latency[200-]             =       143988   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.00813e+09   # Write energy
read_energy                    =  3.00676e+09   # Read energy
act_energy                     =  7.03119e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.24464e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.13332e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9482e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83267e+09   # Active standby energy rank.1
average_read_latency           =      143.535   # Average read request latency (cycles)
average_interarrival           =      8.71026   # Average request interarrival latency (cycles)
total_energy                   =  1.87413e+10   # Total energy (pJ)
average_power                  =      1874.13   # Average power (mW)
average_bandwidth              =      9.79639   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       377335   # Number of WRITE/WRITEP commands
num_reads_done                 =       712538   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       582065   # Number of read row buffer hits
num_read_cmds                  =       712543   # Number of READ/READP commands
num_writes_done                =       377355   # Number of read requests issued
num_write_row_hits             =       300879   # Number of write row buffer hits
num_act_cmds                   =       207792   # Number of ACT commands
num_pre_cmds                   =       207763   # Number of PRE commands
num_ondemand_pres              =       184105   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9423928   # Cyles of rank active rank.0
rank_active_cycles.1           =      9432025   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       576072   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       567975   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1022997   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12588   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3269   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2608   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3979   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5413   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8589   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7569   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          943   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          546   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21406   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           84   # Write cmd latency (cycles)
write_latency[20-39]           =         1455   # Write cmd latency (cycles)
write_latency[40-59]           =         2748   # Write cmd latency (cycles)
write_latency[60-79]           =         6086   # Write cmd latency (cycles)
write_latency[80-99]           =        11868   # Write cmd latency (cycles)
write_latency[100-119]         =        15634   # Write cmd latency (cycles)
write_latency[120-139]         =        19475   # Write cmd latency (cycles)
write_latency[140-159]         =        21854   # Write cmd latency (cycles)
write_latency[160-179]         =        23877   # Write cmd latency (cycles)
write_latency[180-199]         =        25048   # Write cmd latency (cycles)
write_latency[200-]            =       249206   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       289006   # Read request latency (cycles)
read_latency[40-59]            =        96067   # Read request latency (cycles)
read_latency[60-79]            =        95939   # Read request latency (cycles)
read_latency[80-99]            =        36622   # Read request latency (cycles)
read_latency[100-119]          =        26759   # Read request latency (cycles)
read_latency[120-139]          =        22345   # Read request latency (cycles)
read_latency[140-159]          =        15572   # Read request latency (cycles)
read_latency[160-179]          =        12569   # Read request latency (cycles)
read_latency[180-199]          =        10379   # Read request latency (cycles)
read_latency[200-]             =       107279   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.88366e+09   # Write energy
read_energy                    =  2.87297e+09   # Read energy
act_energy                     =  5.68519e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.76515e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.72628e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88053e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88558e+09   # Active standby energy rank.1
average_read_latency           =      116.795   # Average read request latency (cycles)
average_interarrival           =      9.17509   # Average request interarrival latency (cycles)
total_energy                   =  1.83451e+10   # Total energy (pJ)
average_power                  =      1834.51   # Average power (mW)
average_bandwidth              =      9.30042   # Average bandwidth
