<?xml version="1.0"?>
<!-- Copyright (C) 2007-2013 Free Software Foundation, Inc.
     Copyright 2013 Synopsys Inc.

     Contributor Jeremy Bennett <jeremy.bennett@embecosm.com> on behalf of
     Synopsys Inc.

     Copying and distribution of this file, with or without modification,
     are permitted in any medium without royalty provided the copyright
     notice and this notice are preserved.  -->

<!DOCTYPE feature SYSTEM "gdb-target.dtd">
<feature name="org.gnu.gdb.arc.aux-baseline.v1">
  <!-- ARC baseline auxiliary register set for V1 architecture -->
  <reg name="identity" bitsize="32" regnum="64"/>
  <reg name="pc" bitsize="32" type="code_ptr" regnum="65"/>
  <reg name="status32" bitsize="32" regnum="66"/>
  <reg name="bta" type="code_ptr" bitsize="32"/>
  <reg name="ecr" bitsize="32"/>
  <reg name="icause1" bitsize="32"/>
  <reg name="icause2" bitsize="32"/>
  <reg name="int_vector_base" bitsize="32"/>
  <reg name="aux_irq_lv12" bitsize="32"/>
  <reg name="status32_l1" bitsize="32"/>
  <reg name="status32_l2" bitsize="32"/>
  <reg name="eret" type="code_ptr" bitsize="32"/>
  <reg name="erbta" type="code_ptr" bitsize="32"/>
  <reg name="erstatus" bitsize="32"/>
  <reg name="bcr_ver" bitsize="32"/>
  <reg name="bta_link_build" bitsize="32"/>
  <reg name="vecbase_ac_build" bitsize="32"/>
  <reg name="rf_build" bitsize="32"/>
  <reg name="dccm_build" bitsize="32"/>
  <reg name="aux_irq_lev" bitsize="32"/>
  <reg name="aux_irq_hint" bitsize="32"/>
  <reg name="aux_ienable" bitsize="32"/>
  <reg name="aux_itrigger" bitsize="32"/>
  <reg name="aux_irq_pulse_cancel" bitsize="32"/>
  <reg name="aux_irq_pending" bitsize="32"/>
</feature>
