0.6
2019.2
Nov  6 2019
21:57:16
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sim_1/new/alu_sim.vhd,1616024972,vhdl,,,,alu_sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sim_1/new/bcd8bit_sim.vhd,1616010933,vhdl,,,,bcd8bit_sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sim_1/new/div_sim.vhd,1616024317,vhdl,,,,div_sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sim_1/new/top_sim.vhd,1616025964,vhdl,,,,top_sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/ALU.vhd,1616024576,vhdl,,,,alu,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/BCD_8bit.vhd,1616010841,vhdl,,,,bcd_8bit,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/FA.vhd,1616018815,vhdl,,,,fa,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/MUL.vhd,1616013321,vhdl,,,,mul,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/Seven_Seg.vhd,1616025638,vhdl,,,,seven_seg,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/divide.vhd,1616023874,vhdl,,,,divide,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/mul_sim.vhd,1615877167,vhdl,,,,mul_sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE4304_SPRING_2021_GROUP_E/Lab5_17_Mar_2021/BCD_ALU/BCD_ALU.srcs/sources_1/new/top.vhd,1616018461,vhdl,,,,top,,,,,,,,
