/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [10:0] _01_;
  reg [11:0] _02_;
  reg [32:0] _03_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire [27:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_44z;
  wire [12:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_68z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [23:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire [23:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [43:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 10'h000;
    else _00_ <= celloutsig_0_1z;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 11'h000;
    else _01_ <= { in_data[125:120], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 12'h000;
    else _02_ <= { in_data[164:162], celloutsig_1_9z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 33'h000000000;
    else _03_ <= { celloutsig_0_6z[3:2], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_6z = celloutsig_0_4z / { 1'h1, in_data[36:27], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_4z[1:0], celloutsig_1_4z } / { 1'h1, celloutsig_1_10z[1], celloutsig_1_10z };
  assign celloutsig_1_14z = { in_data[163:162], celloutsig_1_4z } / { 1'h1, _01_[8:6], celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_0_13z = celloutsig_0_12z[3:0] / { 1'h1, celloutsig_0_4z[10:8] };
  assign celloutsig_0_15z = celloutsig_0_14z[8:0] / { 1'h1, celloutsig_0_14z[9:2] };
  assign celloutsig_0_16z = { in_data[19:7], celloutsig_0_11z } / { 1'h1, in_data[60:55], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_1z[5], celloutsig_0_13z } / { 1'h1, celloutsig_0_12z[3:0] };
  assign celloutsig_0_19z = { celloutsig_0_16z[2], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z } / { 1'h1, in_data[15:0] };
  assign celloutsig_0_2z = { in_data[54:52], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[51:48] };
  assign celloutsig_0_31z = celloutsig_0_25z[16:5] / { 1'h1, celloutsig_0_14z[8:2], celloutsig_0_13z };
  assign celloutsig_0_36z = - { celloutsig_0_31z[8:6], celloutsig_0_5z };
  assign celloutsig_0_51z = - { celloutsig_0_11z, celloutsig_0_44z };
  assign celloutsig_0_68z = - { celloutsig_0_54z, celloutsig_0_51z, celloutsig_0_11z };
  assign celloutsig_1_1z = - in_data[104:102];
  assign celloutsig_1_4z = - { celloutsig_1_3z[5:3], celloutsig_1_0z };
  assign celloutsig_1_6z = - { _01_[5:1], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_9z = - in_data[106:98];
  assign celloutsig_0_24z = - { in_data[94:90], celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[27] & in_data[28];
  assign celloutsig_0_3z = celloutsig_0_1z[9] & celloutsig_0_1z[3];
  assign celloutsig_0_33z = celloutsig_0_5z & celloutsig_0_1z[1];
  assign celloutsig_0_35z = celloutsig_0_6z[0] & _00_[7];
  assign celloutsig_0_5z = celloutsig_0_2z[3] & celloutsig_0_4z[7];
  assign celloutsig_0_54z = celloutsig_0_2z[2] & celloutsig_0_35z;
  assign celloutsig_0_82z = celloutsig_0_28z[6] & celloutsig_0_68z[8];
  assign celloutsig_0_83z = celloutsig_0_82z & celloutsig_0_51z[2];
  assign celloutsig_1_0z = in_data[152] & in_data[155];
  assign celloutsig_0_8z = celloutsig_0_6z[12] & celloutsig_0_6z[6];
  assign celloutsig_1_7z = celloutsig_1_5z[3] & _01_[9];
  assign celloutsig_1_12z = in_data[167] & celloutsig_1_6z[5];
  assign celloutsig_0_9z = _00_[4] & _00_[5];
  assign celloutsig_0_17z = celloutsig_0_12z[4] & celloutsig_0_0z;
  assign celloutsig_0_39z = celloutsig_0_10z[5:1] << { _03_[29:26], celloutsig_0_17z };
  assign celloutsig_0_44z = { celloutsig_0_39z[4:2], celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_17z } << { celloutsig_0_24z[3:0], celloutsig_0_18z };
  assign celloutsig_1_5z = { _01_[10:7], celloutsig_1_1z } << { _01_[5:0], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_3z[3:0] << in_data[178:175];
  assign celloutsig_1_13z = { celloutsig_1_4z[1:0], _01_, _01_ } << { _01_[10:1], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_16z = _01_[6:4] << { celloutsig_1_13z[21:20], celloutsig_1_12z };
  assign celloutsig_1_17z = { celloutsig_1_6z[3:0], celloutsig_1_16z, _02_, celloutsig_1_0z, celloutsig_1_10z } << { celloutsig_1_13z[22:0], celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_0z } << { celloutsig_1_17z[6:3], celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_3z[5:3], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_14z } << { in_data[148:108], celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_1z[8:3] << celloutsig_0_4z[11:6];
  assign celloutsig_0_12z = celloutsig_0_4z[4:0] << celloutsig_0_10z[4:0];
  assign celloutsig_0_14z = { celloutsig_0_6z[5:1], celloutsig_0_12z, celloutsig_0_5z } << { _00_[8:4], celloutsig_0_10z };
  assign celloutsig_0_22z = celloutsig_0_2z[2:0] << celloutsig_0_18z[4:2];
  assign celloutsig_0_4z = { in_data[52:41], celloutsig_0_0z } - { celloutsig_0_1z[9:2], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[163:160], celloutsig_1_0z, celloutsig_1_1z } - _01_[8:1];
  assign celloutsig_0_11z = celloutsig_0_4z[11:8] - { celloutsig_0_4z[3:1], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[86:77] - in_data[14:5];
  assign celloutsig_0_25z = in_data[76:49] - { celloutsig_0_24z[4:2], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_28z = celloutsig_0_19z[15:2] - { celloutsig_0_16z[13:4], celloutsig_0_22z, celloutsig_0_9z };
  assign { out_data[132:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[38:7], celloutsig_0_82z, celloutsig_0_83z };
endmodule
