INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/tem1/tem1.srcs/sources_1/new/fd_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fd_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CS/ZJU_CO/tem1/tem1.srcs/sim_1/new/fp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_tb
