// Seed: 1906074829
`default_nettype wire
module module_0 (
    input id_0,
    input reg id_1
    , id_5,
    input id_2,
    output id_3,
    input id_4
);
  always @(posedge 1)
    if (1) id_3 = 1 & id_0;
    else begin
      id_3 <= id_1;
    end
  logic id_6;
  type_10(
      id_5, 1
  );
  type_11 id_7 (
      .id_0(1),
      .id_1(id_4[1]),
      .id_2(1'h0),
      .id_3(1)
  );
endmodule
