module module_0 (
    input logic [id_1 : id_1] id_2,
    input logic id_3,
    input [1 'b0 : id_2] id_4,
    output logic id_5,
    output id_6,
    id_7,
    input logic [1 : id_5] id_8,
    output id_9,
    input id_10,
    input logic id_11,
    input id_12,
    input id_13,
    output [~  id_9 : id_12] id_14,
    input [id_11 : id_4] id_15,
    output logic id_16,
    input id_17,
    output [id_3 : id_6] id_18
);
  id_19 id_20 (
      .id_12(id_18),
      .id_10(id_18),
      .id_9 (id_18),
      .id_9 (id_12),
      .id_2 (id_14),
      .id_10(id_9),
      .id_4 (id_11)
  );
  assign id_7 = id_12 != 1;
endmodule
