

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n11_1_L_n11_2'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.670 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       69|       69|  0.828 us|  0.828 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n11_1_L_n11_2  |       67|       67|         5|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     125|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     125|    179|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_4s_7s_12_4_1_U97  |mac_muladd_8s_4s_7s_12_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln234_fu_136_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln235_fu_164_p2    |         +|   0|  0|  13|           4|           1|
    |m27_10_fu_190_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln234_fu_130_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln235_fu_145_p2   |      icmp|   0|  0|  13|           4|           5|
    |select_ln22_fu_151_p3  |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  84|          40|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n11_1_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten116_load  |   9|          2|    7|         14|
    |i_n11_1_fu_58                            |   9|          2|    4|          8|
    |indvar_flatten116_fu_62                  |   9|          2|    7|         14|
    |m27_fu_54                                |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  63|         14|   40|         80|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |i_n11_1_fu_58                         |   4|   0|    4|          0|
    |icmp_ln234_reg_244                    |   1|   0|    1|          0|
    |in_scalar_load_6_cast34_cast_reg_239  |  12|   0|   12|          0|
    |indvar_flatten116_fu_62               |   7|   0|    7|          0|
    |m27_fu_54                             |  16|   0|   16|          0|
    |sext_ln22_3_cast_reg_234              |  12|   0|   12|          0|
    |icmp_ln234_reg_244                    |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 125|  32|   62|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|m27_17_reload            |   in|   16|     ap_none|                    m27_17_reload|        scalar|
|in_data_8_address0       |  out|    4|   ap_memory|                        in_data_8|         array|
|in_data_8_ce0            |  out|    1|   ap_memory|                        in_data_8|         array|
|in_data_8_q0             |   in|    8|   ap_memory|                        in_data_8|         array|
|in_scalar_load_6_cast34  |   in|    4|     ap_none|          in_scalar_load_6_cast34|        scalar|
|sext_ln22_3              |   in|    7|     ap_none|                      sext_ln22_3|        scalar|
|m27_19_out               |  out|   16|      ap_vld|                       m27_19_out|       pointer|
|m27_19_out_ap_vld        |  out|    1|      ap_vld|                       m27_19_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 8 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_n11_1 = alloca i32 1" [case_3.cc:235]   --->   Operation 9 'alloca' 'i_n11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten116 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln22_3_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln22_3"   --->   Operation 11 'read' 'sext_ln22_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast34_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_scalar_load_6_cast34"   --->   Operation 12 'read' 'in_scalar_load_6_cast34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m27_17_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_17_reload"   --->   Operation 13 'read' 'm27_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln22_3_cast = sext i7 %sext_ln22_3_read"   --->   Operation 14 'sext' 'sext_ln22_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast34_cast = sext i4 %in_scalar_load_6_cast34_read"   --->   Operation 15 'sext' 'in_scalar_load_6_cast34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten116"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln235 = store i4 0, i4 %i_n11_1" [case_3.cc:235]   --->   Operation 18 'store' 'store_ln235' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_17_reload_read, i16 %m27" [case_3.cc:22]   --->   Operation 19 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc771"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten116_load = load i7 %indvar_flatten116" [case_3.cc:234]   --->   Operation 21 'load' 'indvar_flatten116_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.87ns)   --->   "%icmp_ln234 = icmp_eq  i7 %indvar_flatten116_load, i7 64" [case_3.cc:234]   --->   Operation 22 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.87ns)   --->   "%add_ln234 = add i7 %indvar_flatten116_load, i7 1" [case_3.cc:234]   --->   Operation 23 'add' 'add_ln234' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %for.inc774, void %L_n12_1.exitStub" [case_3.cc:234]   --->   Operation 24 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_n11_1_load = load i4 %i_n11_1" [case_3.cc:235]   --->   Operation 25 'load' 'i_n11_1_load' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln235 = icmp_eq  i4 %i_n11_1_load, i4 8" [case_3.cc:235]   --->   Operation 26 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %icmp_ln235, i4 0, i4 %i_n11_1_load" [case_3.cc:22]   --->   Operation 27 'select' 'select_ln22' <Predicate = (!icmp_ln234)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %select_ln22" [case_3.cc:235]   --->   Operation 28 'zext' 'zext_ln235' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i8 %in_data_8, i64 0, i64 %zext_ln235" [case_3.cc:237]   --->   Operation 29 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:237]   --->   Operation 30 'load' 'in_data_8_load' <Predicate = (!icmp_ln234)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln235 = add i4 %select_ln22, i4 1" [case_3.cc:235]   --->   Operation 31 'add' 'add_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln234 = store i7 %add_ln234, i7 %indvar_flatten116" [case_3.cc:234]   --->   Operation 32 'store' 'store_ln234' <Predicate = (!icmp_ln234)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln235 = store i4 %add_ln235, i4 %i_n11_1" [case_3.cc:235]   --->   Operation 33 'store' 'store_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 34 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:237]   --->   Operation 34 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln237 = sext i8 %in_data_8_load" [case_3.cc:237]   --->   Operation 35 'sext' 'sext_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (1.05ns) (grouped into DSP with root node add_ln238)   --->   "%m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast" [case_3.cc:237]   --->   Operation 36 'mul' 'm115' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 37 [2/3] (1.05ns) (grouped into DSP with root node add_ln238)   --->   "%m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast" [case_3.cc:237]   --->   Operation 37 'mul' 'm115' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln238)   --->   "%m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast" [case_3.cc:237]   --->   Operation 38 'mul' 'm115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln238 = add i12 %sext_ln22_3_cast, i12 %m115" [case_3.cc:238]   --->   Operation 39 'add' 'add_ln238' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 49 'load' 'm27_load' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_19_out, i16 %m27_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln234)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.76>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%m27_load_6 = load i16 %m27" [case_3.cc:238]   --->   Operation 40 'load' 'm27_load_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n11_1_L_n11_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:76]   --->   Operation 43 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln238 = add i12 %sext_ln22_3_cast, i12 %m115" [case_3.cc:238]   --->   Operation 44 'add' 'add_ln238' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i12 %add_ln238" [case_3.cc:238]   --->   Operation 45 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.07ns)   --->   "%m27_10 = add i16 %m27_load_6, i16 %sext_ln238" [case_3.cc:238]   --->   Operation 46 'add' 'm27_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_10, i16 %m27" [case_3.cc:22]   --->   Operation 47 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln235 = br void %for.inc771" [case_3.cc:235]   --->   Operation 48 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m27_17_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_scalar_load_6_cast34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln22_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m27_19_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m27                          (alloca           ) [ 011111]
i_n11_1                      (alloca           ) [ 010000]
indvar_flatten116            (alloca           ) [ 010000]
sext_ln22_3_read             (read             ) [ 000000]
in_scalar_load_6_cast34_read (read             ) [ 000000]
m27_17_reload_read           (read             ) [ 000000]
sext_ln22_3_cast             (sext             ) [ 011111]
in_scalar_load_6_cast34_cast (sext             ) [ 011110]
specinterface_ln0            (specinterface    ) [ 000000]
store_ln0                    (store            ) [ 000000]
store_ln235                  (store            ) [ 000000]
store_ln22                   (store            ) [ 000000]
br_ln0                       (br               ) [ 000000]
indvar_flatten116_load       (load             ) [ 000000]
icmp_ln234                   (icmp             ) [ 011110]
add_ln234                    (add              ) [ 000000]
br_ln234                     (br               ) [ 000000]
i_n11_1_load                 (load             ) [ 000000]
icmp_ln235                   (icmp             ) [ 000000]
select_ln22                  (select           ) [ 000000]
zext_ln235                   (zext             ) [ 000000]
in_data_8_addr               (getelementptr    ) [ 011000]
add_ln235                    (add              ) [ 000000]
store_ln234                  (store            ) [ 000000]
store_ln235                  (store            ) [ 000000]
in_data_8_load               (load             ) [ 000000]
sext_ln237                   (sext             ) [ 010110]
m115                         (mul              ) [ 010001]
m27_load_6                   (load             ) [ 000000]
specloopname_ln0             (specloopname     ) [ 000000]
speclooptripcount_ln0        (speclooptripcount) [ 000000]
specpipeline_ln76            (specpipeline     ) [ 000000]
add_ln238                    (add              ) [ 000000]
sext_ln238                   (sext             ) [ 000000]
m27_10                       (add              ) [ 000000]
store_ln22                   (store            ) [ 000000]
br_ln235                     (br               ) [ 000000]
m27_load                     (load             ) [ 000000]
write_ln0                    (write            ) [ 000000]
ret_ln0                      (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m27_17_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_17_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_scalar_load_6_cast34">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_scalar_load_6_cast34"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln22_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m27_19_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_19_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_n11_1_L_n11_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="m27_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_n11_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_n11_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten116_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten116/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln22_3_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="0" index="1" bw="7" slack="0"/>
<pin id="69" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_3_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="in_scalar_load_6_cast34_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_scalar_load_6_cast34_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="m27_17_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m27_17_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="in_data_8_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_8_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_8_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln22_3_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_scalar_load_6_cast34_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in_scalar_load_6_cast34_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln235_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln22_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten116_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten116_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln234_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln234_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_n11_1_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_n11_1_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln235_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln22_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="4" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln235_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln235_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln234_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln235_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln237_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln237/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="m27_load_6_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="4"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_load_6/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln238_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln238/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="m27_10_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m27_10/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln22_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="4"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="m27_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="3"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_load/4 "/>
</bind>
</comp>

<comp id="205" class="1007" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="1"/>
<pin id="208" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="m115/2 add_ln238/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="m27_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m27 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_n11_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_n11_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="indvar_flatten116_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten116 "/>
</bind>
</comp>

<comp id="234" class="1005" name="sext_ln22_3_cast_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="3"/>
<pin id="236" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln22_3_cast "/>
</bind>
</comp>

<comp id="239" class="1005" name="in_scalar_load_6_cast34_cast_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="1"/>
<pin id="241" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="in_scalar_load_6_cast34_cast "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln234_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="3"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln234 "/>
</bind>
</comp>

<comp id="248" class="1005" name="in_data_8_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_data_8_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="sext_ln237_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="1"/>
<pin id="255" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln237 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="66" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="72" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="142" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="168"><net_src comp="151" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="136" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="164" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="98" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="210"><net_src comp="180" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="205" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="215"><net_src comp="54" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="223"><net_src comp="58" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="230"><net_src comp="62" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="237"><net_src comp="104" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="242"><net_src comp="108" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="247"><net_src comp="130" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="91" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="256"><net_src comp="180" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="205" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_data_8 | {}
	Port: m27_19_out | {4 }
 - Input state : 
	Port: case_3_Pipeline_L_n11_1_L_n11_2 : m27_17_reload | {1 }
	Port: case_3_Pipeline_L_n11_1_L_n11_2 : in_data_8 | {1 2 }
	Port: case_3_Pipeline_L_n11_1_L_n11_2 : in_scalar_load_6_cast34 | {1 }
	Port: case_3_Pipeline_L_n11_1_L_n11_2 : sext_ln22_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln235 : 1
		indvar_flatten116_load : 1
		icmp_ln234 : 2
		add_ln234 : 2
		br_ln234 : 3
		i_n11_1_load : 1
		icmp_ln235 : 2
		select_ln22 : 3
		zext_ln235 : 4
		in_data_8_addr : 5
		in_data_8_load : 6
		add_ln235 : 4
		store_ln234 : 3
		store_ln235 : 5
	State 2
		sext_ln237 : 1
		m115 : 2
	State 3
	State 4
		add_ln238 : 1
		write_ln0 : 1
	State 5
		sext_ln238 : 1
		m27_10 : 2
		store_ln22 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln234_fu_136            |    0    |    0    |    14   |
|    add   |             add_ln235_fu_164            |    0    |    0    |    13   |
|          |              m27_10_fu_190              |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln234_fu_130            |    0    |    0    |    14   |
|          |            icmp_ln235_fu_145            |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|  select  |            select_ln22_fu_151           |    0    |    0    |    4    |
|----------|-----------------------------------------|---------|---------|---------|
|  muladd  |                grp_fu_205               |    1    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |       sext_ln22_3_read_read_fu_66       |    0    |    0    |    0    |
|   read   | in_scalar_load_6_cast34_read_read_fu_72 |    0    |    0    |    0    |
|          |      m27_17_reload_read_read_fu_78      |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   write  |          write_ln0_write_fu_84          |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         sext_ln22_3_cast_fu_104         |    0    |    0    |    0    |
|   sext   |   in_scalar_load_6_cast34_cast_fu_108   |    0    |    0    |    0    |
|          |            sext_ln237_fu_180            |    0    |    0    |    0    |
|          |            sext_ln238_fu_187            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |            zext_ln235_fu_159            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    1    |    0    |    81   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|           i_n11_1_reg_220          |    4   |
|         icmp_ln234_reg_244         |    1   |
|       in_data_8_addr_reg_248       |    4   |
|in_scalar_load_6_cast34_cast_reg_239|   12   |
|      indvar_flatten116_reg_227     |    7   |
|             m27_reg_212            |   16   |
|      sext_ln22_3_cast_reg_234      |   12   |
|         sext_ln237_reg_253         |   12   |
+------------------------------------+--------+
|                Total               |   68   |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_98 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|    grp_fu_205    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   32   ||  3.2953 ||    0    ||    23   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   23   |
|  Register |    -   |    -   |   68   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   68   |   104  |
+-----------+--------+--------+--------+--------+
