INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Desktop/School/graduate/540/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project/runnable_project.srcs/sources_1/new/mhp_axdl362.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mhp_axdl362
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Desktop/School/graduate/540/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project/runnable_project.srcs/sim_1/new/adxl362test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adxl362test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jonathan/Desktop/School/graduate/540/ECE540FinalProject-master/ECE540FinalProject-master/Vivado/runnable_project/runnable_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
