
Esclava.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b00  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  08005c10  08005c10  00015c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006068  08006068  000202ec  2**0
                  CONTENTS
  4 .ARM          00000000  08006068  08006068  000202ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006068  08006068  000202ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006068  08006068  00016068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800606c  0800606c  0001606c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ec  20000000  08006070  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  200002ec  0800635c  000202ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  0800635c  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017236  00000000  00000000  00020315  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000038af  00000000  00000000  0003754b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00008c58  00000000  00000000  0003adfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000ab8  00000000  00000000  00043a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001050  00000000  00000000  00044510  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00015ec9  00000000  00000000  00045560  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000ed5a  00000000  00000000  0005b429  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00070d06  00000000  00000000  0006a183  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000dae89  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002708  00000000  00000000  000daf04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002ec 	.word	0x200002ec
 800012c:	00000000 	.word	0x00000000
 8000130:	08005bf8 	.word	0x08005bf8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002f0 	.word	0x200002f0
 800014c:	08005bf8 	.word	0x08005bf8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__gedf2>:
 80004d8:	f04f 3cff 	mov.w	ip, #4294967295
 80004dc:	e006      	b.n	80004ec <__cmpdf2+0x4>
 80004de:	bf00      	nop

080004e0 <__ledf2>:
 80004e0:	f04f 0c01 	mov.w	ip, #1
 80004e4:	e002      	b.n	80004ec <__cmpdf2+0x4>
 80004e6:	bf00      	nop

080004e8 <__cmpdf2>:
 80004e8:	f04f 0c01 	mov.w	ip, #1
 80004ec:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004fc:	bf18      	it	ne
 80004fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000502:	d01b      	beq.n	800053c <__cmpdf2+0x54>
 8000504:	b001      	add	sp, #4
 8000506:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800050a:	bf0c      	ite	eq
 800050c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000510:	ea91 0f03 	teqne	r1, r3
 8000514:	bf02      	ittt	eq
 8000516:	ea90 0f02 	teqeq	r0, r2
 800051a:	2000      	moveq	r0, #0
 800051c:	4770      	bxeq	lr
 800051e:	f110 0f00 	cmn.w	r0, #0
 8000522:	ea91 0f03 	teq	r1, r3
 8000526:	bf58      	it	pl
 8000528:	4299      	cmppl	r1, r3
 800052a:	bf08      	it	eq
 800052c:	4290      	cmpeq	r0, r2
 800052e:	bf2c      	ite	cs
 8000530:	17d8      	asrcs	r0, r3, #31
 8000532:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000536:	f040 0001 	orr.w	r0, r0, #1
 800053a:	4770      	bx	lr
 800053c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d102      	bne.n	800054c <__cmpdf2+0x64>
 8000546:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800054a:	d107      	bne.n	800055c <__cmpdf2+0x74>
 800054c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000554:	d1d6      	bne.n	8000504 <__cmpdf2+0x1c>
 8000556:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800055a:	d0d3      	beq.n	8000504 <__cmpdf2+0x1c>
 800055c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <__aeabi_cdrcmple>:
 8000564:	4684      	mov	ip, r0
 8000566:	4610      	mov	r0, r2
 8000568:	4662      	mov	r2, ip
 800056a:	468c      	mov	ip, r1
 800056c:	4619      	mov	r1, r3
 800056e:	4663      	mov	r3, ip
 8000570:	e000      	b.n	8000574 <__aeabi_cdcmpeq>
 8000572:	bf00      	nop

08000574 <__aeabi_cdcmpeq>:
 8000574:	b501      	push	{r0, lr}
 8000576:	f7ff ffb7 	bl	80004e8 <__cmpdf2>
 800057a:	2800      	cmp	r0, #0
 800057c:	bf48      	it	mi
 800057e:	f110 0f00 	cmnmi.w	r0, #0
 8000582:	bd01      	pop	{r0, pc}

08000584 <__aeabi_dcmpeq>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff fff4 	bl	8000574 <__aeabi_cdcmpeq>
 800058c:	bf0c      	ite	eq
 800058e:	2001      	moveq	r0, #1
 8000590:	2000      	movne	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_dcmplt>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffea 	bl	8000574 <__aeabi_cdcmpeq>
 80005a0:	bf34      	ite	cc
 80005a2:	2001      	movcc	r0, #1
 80005a4:	2000      	movcs	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_dcmple>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffe0 	bl	8000574 <__aeabi_cdcmpeq>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmpge>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffce 	bl	8000564 <__aeabi_cdrcmple>
 80005c8:	bf94      	ite	ls
 80005ca:	2001      	movls	r0, #1
 80005cc:	2000      	movhi	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmpgt>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffc4 	bl	8000564 <__aeabi_cdrcmple>
 80005dc:	bf34      	ite	cc
 80005de:	2001      	movcc	r0, #1
 80005e0:	2000      	movcs	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <MX_ADC1_Init>:
{
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80005e8:	4811      	ldr	r0, [pc, #68]	; (8000630 <MX_ADC1_Init+0x48>)
 80005ea:	4b12      	ldr	r3, [pc, #72]	; (8000634 <MX_ADC1_Init+0x4c>)
{
 80005ec:	b530      	push	{r4, r5, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ee:	2400      	movs	r4, #0
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005f0:	2501      	movs	r5, #1
  hadc1.Instance = ADC1;
 80005f2:	6003      	str	r3, [r0, #0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005f4:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
{
 80005f8:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fa:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80005fe:	9403      	str	r4, [sp, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000600:	6084      	str	r4, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000602:	7305      	strb	r5, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000604:	7504      	strb	r4, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000606:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000608:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 800060a:	6105      	str	r5, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800060c:	f001 fef0 	bl	80023f0 <HAL_ADC_Init>
 8000610:	b108      	cbz	r0, 8000616 <MX_ADC1_Init+0x2e>
  {
    Error_Handler();
 8000612:	f000 ffa9 	bl	8001568 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000616:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000618:	a901      	add	r1, sp, #4
 800061a:	4805      	ldr	r0, [pc, #20]	; (8000630 <MX_ADC1_Init+0x48>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800061c:	e9cd 4501 	strd	r4, r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000620:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000622:	f001 fd55 	bl	80020d0 <HAL_ADC_ConfigChannel>
 8000626:	b108      	cbz	r0, 800062c <MX_ADC1_Init+0x44>
  {
    Error_Handler();
 8000628:	f000 ff9e 	bl	8001568 <Error_Handler>
  }

}
 800062c:	b005      	add	sp, #20
 800062e:	bd30      	pop	{r4, r5, pc}
 8000630:	20000314 	.word	0x20000314
 8000634:	40012400 	.word	0x40012400

08000638 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000638:	b530      	push	{r4, r5, lr}
 800063a:	4605      	mov	r5, r0
 800063c:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063e:	2210      	movs	r2, #16
 8000640:	2100      	movs	r1, #0
 8000642:	a802      	add	r0, sp, #8
 8000644:	f004 fcee 	bl	8005024 <memset>
  if(adcHandle->Instance==ADC1)
 8000648:	682a      	ldr	r2, [r5, #0]
 800064a:	4b21      	ldr	r3, [pc, #132]	; (80006d0 <HAL_ADC_MspInit+0x98>)
 800064c:	429a      	cmp	r2, r3
 800064e:	d13d      	bne.n	80006cc <HAL_ADC_MspInit+0x94>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000650:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8000654:	699a      	ldr	r2, [r3, #24]
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = FASE1_SENSOR_Pin|FASE2_SENSOR_Pin|FASE3_SENSOR_Pin|FASE4_SENSOR_Pin 
                          |FASE5_SENSOR_Pin|FASE6_SENSOR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000656:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000658:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800065c:	619a      	str	r2, [r3, #24]
 800065e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000660:	481c      	ldr	r0, [pc, #112]	; (80006d4 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000662:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8000666:	9200      	str	r2, [sp, #0]
 8000668:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800066a:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800066c:	4c1a      	ldr	r4, [pc, #104]	; (80006d8 <HAL_ADC_MspInit+0xa0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	f042 0204 	orr.w	r2, r2, #4
 8000672:	619a      	str	r2, [r3, #24]
 8000674:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000676:	223f      	movs	r2, #63	; 0x3f
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000678:	f003 0304 	and.w	r3, r3, #4
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000680:	2303      	movs	r3, #3
 8000682:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000686:	f002 fa43 	bl	8002b10 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800068a:	2080      	movs	r0, #128	; 0x80
 800068c:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000690:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000692:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000696:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800069a:	4910      	ldr	r1, [pc, #64]	; (80006dc <HAL_ADC_MspInit+0xa4>)
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800069c:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800069e:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80006a2:	e9c4 2305 	strd	r2, r3, [r4, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80006a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006aa:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80006ac:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006ae:	f002 f823 	bl	80026f8 <HAL_DMA_Init>
 80006b2:	b108      	cbz	r0, 80006b8 <HAL_ADC_MspInit+0x80>
    {
      Error_Handler();
 80006b4:	f000 ff58 	bl	8001568 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80006b8:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006ba:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80006bc:	2012      	movs	r0, #18
 80006be:	4611      	mov	r1, r2
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006c0:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80006c2:	f001 ff91 	bl	80025e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80006c6:	2012      	movs	r0, #18
 80006c8:	f001 ffd2 	bl	8002670 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006cc:	b007      	add	sp, #28
 80006ce:	bd30      	pop	{r4, r5, pc}
 80006d0:	40012400 	.word	0x40012400
 80006d4:	40010800 	.word	0x40010800
 80006d8:	20000344 	.word	0x20000344
 80006dc:	40020008 	.word	0x40020008

080006e0 <MX_DMA_Init>:
  */
void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006e0:	4b0e      	ldr	r3, [pc, #56]	; (800071c <MX_DMA_Init+0x3c>)
{
 80006e2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006e4:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006e6:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006e8:	f042 0201 	orr.w	r2, r2, #1
 80006ec:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006ee:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006f0:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006f2:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006f4:	f003 0301 	and.w	r3, r3, #1
 80006f8:	9301      	str	r3, [sp, #4]
 80006fa:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006fc:	f001 ff74 	bl	80025e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000700:	200b      	movs	r0, #11
 8000702:	f001 ffb5 	bl	8002670 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2011      	movs	r0, #17
 800070a:	4611      	mov	r1, r2
 800070c:	f001 ff6c 	bl	80025e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000710:	2011      	movs	r0, #17

}
 8000712:	b003      	add	sp, #12
 8000714:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000718:	f001 bfaa 	b.w	8002670 <HAL_NVIC_EnableIRQ>
 800071c:	40021000 	.word	0x40021000

08000720 <Fases_Sec>:
*
* @param vector: puntero *encend
* @retval None */

void Fases_Sec(void)
{
 8000720:	2300      	movs	r3, #0
 8000722:	b510      	push	{r4, lr}

	for(uint8_t contP = 0; contP < 18; contP++)
	{
		tramaSalida[contP] = (char) manualTiempo[contP];
 8000724:	4a3d      	ldr	r2, [pc, #244]	; (800081c <Fases_Sec+0xfc>)
 8000726:	4c3e      	ldr	r4, [pc, #248]	; (8000820 <Fases_Sec+0x100>)
 8000728:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800072c:	5499      	strb	r1, [r3, r2]
 800072e:	3301      	adds	r3, #1
	for(uint8_t contP = 0; contP < 18; contP++)
 8000730:	2b12      	cmp	r3, #18
 8000732:	d1f9      	bne.n	8000728 <Fases_Sec+0x8>
	}
/********************************* FASE 1*************************************/
	HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,manualTiempo[0]);
 8000734:	7822      	ldrb	r2, [r4, #0]
 8000736:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800073a:	483a      	ldr	r0, [pc, #232]	; (8000824 <Fases_Sec+0x104>)
 800073c:	f002 fbd4 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,manualTiempo[1]);
 8000740:	7922      	ldrb	r2, [r4, #4]
 8000742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000746:	4838      	ldr	r0, [pc, #224]	; (8000828 <Fases_Sec+0x108>)
 8000748:	f002 fbce 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,manualTiempo[2]);
 800074c:	7a22      	ldrb	r2, [r4, #8]
 800074e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000752:	4835      	ldr	r0, [pc, #212]	; (8000828 <Fases_Sec+0x108>)
 8000754:	f002 fbc8 	bl	8002ee8 <HAL_GPIO_WritePin>

/********************************* FASE 2*************************************/
	HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,manualTiempo[3]);
 8000758:	7b22      	ldrb	r2, [r4, #12]
 800075a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800075e:	4832      	ldr	r0, [pc, #200]	; (8000828 <Fases_Sec+0x108>)
 8000760:	f002 fbc2 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,manualTiempo[4]);
 8000764:	7c22      	ldrb	r2, [r4, #16]
 8000766:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800076a:	482f      	ldr	r0, [pc, #188]	; (8000828 <Fases_Sec+0x108>)
 800076c:	f002 fbbc 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_12,manualTiempo[5]);
 8000770:	7d22      	ldrb	r2, [r4, #20]
 8000772:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000776:	482c      	ldr	r0, [pc, #176]	; (8000828 <Fases_Sec+0x108>)
 8000778:	f002 fbb6 	bl	8002ee8 <HAL_GPIO_WritePin>

/********************************* FASE 3*************************************/
	HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,manualTiempo[6]);
 800077c:	7e22      	ldrb	r2, [r4, #24]
 800077e:	2104      	movs	r1, #4
 8000780:	4828      	ldr	r0, [pc, #160]	; (8000824 <Fases_Sec+0x104>)
 8000782:	f002 fbb1 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,manualTiempo[7]);
 8000786:	7f22      	ldrb	r2, [r4, #28]
 8000788:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800078c:	4825      	ldr	r0, [pc, #148]	; (8000824 <Fases_Sec+0x104>)
 800078e:	f002 fbab 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,manualTiempo[8]);
 8000792:	f894 2020 	ldrb.w	r2, [r4, #32]
 8000796:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800079a:	4823      	ldr	r0, [pc, #140]	; (8000828 <Fases_Sec+0x108>)
 800079c:	f002 fba4 	bl	8002ee8 <HAL_GPIO_WritePin>

/********************************* FASE 4*************************************/
	HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,manualTiempo[9]);
 80007a0:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 80007a4:	2108      	movs	r1, #8
 80007a6:	481f      	ldr	r0, [pc, #124]	; (8000824 <Fases_Sec+0x104>)
 80007a8:	f002 fb9e 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,manualTiempo[10]);
 80007ac:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80007b0:	2110      	movs	r1, #16
 80007b2:	481c      	ldr	r0, [pc, #112]	; (8000824 <Fases_Sec+0x104>)
 80007b4:	f002 fb98 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,manualTiempo[11]);
 80007b8:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 80007bc:	2120      	movs	r1, #32
 80007be:	4819      	ldr	r0, [pc, #100]	; (8000824 <Fases_Sec+0x104>)
 80007c0:	f002 fb92 	bl	8002ee8 <HAL_GPIO_WritePin>

/********************************* FASE 5*************************************/
	HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,manualTiempo[12]);
 80007c4:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80007c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007cc:	4815      	ldr	r0, [pc, #84]	; (8000824 <Fases_Sec+0x104>)
 80007ce:	f002 fb8b 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,manualTiempo[13]);
 80007d2:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 80007d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007da:	4812      	ldr	r0, [pc, #72]	; (8000824 <Fases_Sec+0x104>)
 80007dc:	f002 fb84 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,manualTiempo[14]);
 80007e0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007e8:	480e      	ldr	r0, [pc, #56]	; (8000824 <Fases_Sec+0x104>)
 80007ea:	f002 fb7d 	bl	8002ee8 <HAL_GPIO_WritePin>

/********************************* FASE 6*************************************/
	HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,manualTiempo[15]);
 80007ee:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 80007f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f6:	480b      	ldr	r0, [pc, #44]	; (8000824 <Fases_Sec+0x104>)
 80007f8:	f002 fb76 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,manualTiempo[16]);
 80007fc:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8000800:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000804:	4807      	ldr	r0, [pc, #28]	; (8000824 <Fases_Sec+0x104>)
 8000806:	f002 fb6f 	bl	8002ee8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,manualTiempo[17]);
 800080a:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 800080e:	2180      	movs	r1, #128	; 0x80

}
 8000810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,manualTiempo[17]);
 8000814:	4804      	ldr	r0, [pc, #16]	; (8000828 <Fases_Sec+0x108>)
 8000816:	f002 bb67 	b.w	8002ee8 <HAL_GPIO_WritePin>
 800081a:	bf00      	nop
 800081c:	20000388 	.word	0x20000388
 8000820:	20000020 	.word	0x20000020
 8000824:	40010c00 	.word	0x40010c00
 8000828:	40010800 	.word	0x40010800

0800082c <Corrige_Med16>:
* manera con la variable "tamano".
* @param vector: puntero *arreglo, variable tamano.
* @retval None */

void Corrige_Med16(uint32_t *arreglo, uint32_t tamano)/* Función para        */
 {									/* eliminar los 16 bits altos de la      */
 800082c:	1f03      	subs	r3, r0, #4
 800082e:	3030      	adds	r0, #48	; 0x30
	for(uint8_t indice = 0; indice < BUFFER_ADC; indice++)/* medición del    */
	{								/* ADC. 								 */
		arreglo[indice] &= 0x0000ffff;/* Borra los 16 bits más altos del
 8000830:	f853 2f04 	ldr.w	r2, [r3, #4]!
 8000834:	b292      	uxth	r2, r2
	for(uint8_t indice = 0; indice < BUFFER_ADC; indice++)/* medición del    */
 8000836:	4283      	cmp	r3, r0
		arreglo[indice] &= 0x0000ffff;/* Borra los 16 bits más altos del
 8000838:	601a      	str	r2, [r3, #0]
	for(uint8_t indice = 0; indice < BUFFER_ADC; indice++)/* medición del    */
 800083a:	d1f9      	bne.n	8000830 <Corrige_Med16+0x4>
									 * registro ya que tienen el dato
									 * repetido.							 */
	}
 }
 800083c:	4770      	bx	lr

0800083e <Valor_Max>:
* @retval: max */

uint16_t Valor_Max(uint32_t *arreglo, uint8_t tamano)/* Función para calcular el valor máximo*/
{									 /* de cualquier arreglo.                */
	uint16_t max = 0;
	for(uint8_t cont = 0; cont < tamano; cont++)
 800083e:	2300      	movs	r3, #0
	uint16_t max = 0;
 8000840:	461a      	mov	r2, r3
{									 /* de cualquier arreglo.                */
 8000842:	b510      	push	{r4, lr}
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000844:	b2dc      	uxtb	r4, r3
 8000846:	42a1      	cmp	r1, r4
 8000848:	d801      	bhi.n	800084e <Valor_Max+0x10>
		{
			max = arreglo[cont];
		}
	}
	return max;
}
 800084a:	4610      	mov	r0, r2
 800084c:	bd10      	pop	{r4, pc}
		if(max < arreglo[cont])
 800084e:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8000852:	3301      	adds	r3, #1
 8000854:	42a2      	cmp	r2, r4
			max = arreglo[cont];
 8000856:	bf38      	it	cc
 8000858:	b2a2      	uxthcc	r2, r4
 800085a:	e7f3      	b.n	8000844 <Valor_Max+0x6>

0800085c <Valor_Min>:
* @retval: min */

uint32_t Valor_Min(uint32_t *arreglo, uint8_t tamano)/* Función para calcular*/
{									 /* el valor mínimo de cualquier arreglo.*/
	uint32_t min = arreglo[0];
	for(uint8_t cont = 0; cont < tamano; cont++)
 800085c:	2300      	movs	r3, #0
{									 /* el valor mínimo de cualquier arreglo.*/
 800085e:	b510      	push	{r4, lr}
	uint32_t min = arreglo[0];
 8000860:	6802      	ldr	r2, [r0, #0]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000862:	b2dc      	uxtb	r4, r3
 8000864:	42a1      	cmp	r1, r4
 8000866:	d801      	bhi.n	800086c <Valor_Min+0x10>
		{
			min = arreglo[cont];
		}
	}
	return min;
}
 8000868:	4610      	mov	r0, r2
 800086a:	bd10      	pop	{r4, pc}
 800086c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8000870:	3301      	adds	r3, #1
 8000872:	42a2      	cmp	r2, r4
 8000874:	bf28      	it	cs
 8000876:	4622      	movcs	r2, r4
 8000878:	e7f3      	b.n	8000862 <Valor_Min+0x6>

0800087a <Valor_Prom>:
* @retval: promedio/tamano */

uint32_t Valor_Prom(uint32_t *arreglo, uint8_t tamano)/* Función para		 */
{									/* calcular el valor promedio de cualquier arreglo.		 */
	uint32_t promedio = 0;
	for(uint8_t cont = 1; cont < tamano; cont++)
 800087a:	2300      	movs	r3, #0
	uint32_t promedio = 0;
 800087c:	461a      	mov	r2, r3
{									/* calcular el valor promedio de cualquier arreglo.		 */
 800087e:	b510      	push	{r4, lr}
 8000880:	3301      	adds	r3, #1
	for(uint8_t cont = 1; cont < tamano; cont++)
 8000882:	b2dc      	uxtb	r4, r3
 8000884:	42a1      	cmp	r1, r4
 8000886:	d802      	bhi.n	800088e <Valor_Prom+0x14>
	{
		promedio += arreglo[cont];
	}
	return promedio/tamano;
}
 8000888:	fbb2 f0f1 	udiv	r0, r2, r1
 800088c:	bd10      	pop	{r4, pc}
		promedio += arreglo[cont];
 800088e:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8000892:	4422      	add	r2, r4
 8000894:	e7f4      	b.n	8000880 <Valor_Prom+0x6>
	...

08000898 <Verif_Ten>:
* @retval HAL_ERROR o HAL_OK según sea el caso. */

uint32_t Verif_Ten(uint32_t *arreglo, uint8_t tamano, _Bool medic)/* Función  */
{   								/* para verificar si la señal medida está*/
									/* dentro de los parámetros correctos.   */
	switch(medic)
 8000898:	2a01      	cmp	r2, #1
{   								/* para verificar si la señal medida está*/
 800089a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800089c:	4605      	mov	r5, r0
 800089e:	4614      	mov	r4, r2
	switch(medic)
 80008a0:	d017      	beq.n	80008d2 <Verif_Ten+0x3a>
	{
	case 0:							/* En caso de que la fase esté apagada,  */
	{								/* se debe verificar que la corriente sea*/
		if (((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||/* cero.         */
 80008a2:	f7ff ffea 	bl	800087a <Valor_Prom>
 80008a6:	f7ff fd9d 	bl	80003e4 <__aeabi_ui2d>
 80008aa:	a31f      	add	r3, pc, #124	; (adr r3, 8000928 <Verif_Ten+0x90>)
 80008ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008b0:	4604      	mov	r4, r0
 80008b2:	460d      	mov	r5, r1
 80008b4:	f7ff fe8e 	bl	80005d4 <__aeabi_dcmpgt>
 80008b8:	bb88      	cbnz	r0, 800091e <Verif_Ten+0x86>
 80008ba:	a31d      	add	r3, pc, #116	; (adr r3, 8000930 <Verif_Ten+0x98>)
 80008bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008c0:	4620      	mov	r0, r4
 80008c2:	4629      	mov	r1, r5
 80008c4:	f7ff fe68 	bl	8000598 <__aeabi_dcmplt>
 80008c8:	1c04      	adds	r4, r0, #0
 80008ca:	bf18      	it	ne
 80008cc:	2401      	movne	r4, #1
			return HAL_OK;
		}
	}
	break;
	}
}
 80008ce:	4620      	mov	r0, r4
 80008d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if ((Valor_Max(arreglo, tamano)) > VIMAX ||/* esté entre los valores */
 80008d2:	f7ff ffb4 	bl	800083e <Valor_Max>
 80008d6:	f640 03b6 	movw	r3, #2230	; 0x8b6
 80008da:	4298      	cmp	r0, r3
 80008dc:	d8f7      	bhi.n	80008ce <Verif_Ten+0x36>
			((Valor_Min(arreglo, tamano)) < VIMIN) ||/* permitidos.			 */
 80008de:	4628      	mov	r0, r5
 80008e0:	f7ff ffbc 	bl	800085c <Valor_Min>
		if ((Valor_Max(arreglo, tamano)) > VIMAX ||/* esté entre los valores */
 80008e4:	f240 7343 	movw	r3, #1859	; 0x743
 80008e8:	4298      	cmp	r0, r3
 80008ea:	d9f0      	bls.n	80008ce <Verif_Ten+0x36>
			((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||
 80008ec:	4628      	mov	r0, r5
 80008ee:	f7ff ffc4 	bl	800087a <Valor_Prom>
 80008f2:	f7ff fd77 	bl	80003e4 <__aeabi_ui2d>
			((Valor_Min(arreglo, tamano)) < VIMIN) ||/* permitidos.			 */
 80008f6:	a30c      	add	r3, pc, #48	; (adr r3, 8000928 <Verif_Ten+0x90>)
 80008f8:	e9d3 2300 	ldrd	r2, r3, [r3]
			((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||
 80008fc:	4606      	mov	r6, r0
 80008fe:	460f      	mov	r7, r1
			((Valor_Min(arreglo, tamano)) < VIMIN) ||/* permitidos.			 */
 8000900:	f7ff fe68 	bl	80005d4 <__aeabi_dcmpgt>
 8000904:	2800      	cmp	r0, #0
 8000906:	d1e2      	bne.n	80008ce <Verif_Ten+0x36>
			((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||
 8000908:	a309      	add	r3, pc, #36	; (adr r3, 8000930 <Verif_Ten+0x98>)
 800090a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800090e:	4630      	mov	r0, r6
 8000910:	4639      	mov	r1, r7
 8000912:	f7ff fe41 	bl	8000598 <__aeabi_dcmplt>
 8000916:	2800      	cmp	r0, #0
 8000918:	bf08      	it	eq
 800091a:	2400      	moveq	r4, #0
 800091c:	e7d7      	b.n	80008ce <Verif_Ten+0x36>
			return HAL_ERROR;
 800091e:	2401      	movs	r4, #1
 8000920:	e7d5      	b.n	80008ce <Verif_Ten+0x36>
 8000922:	bf00      	nop
 8000924:	f3af 8000 	nop.w
 8000928:	9999999a 	.word	0x9999999a
 800092c:	40a19999 	.word	0x40a19999
 8000930:	cccccccd 	.word	0xcccccccd
 8000934:	409ccccc 	.word	0x409ccccc

08000938 <Verif_Temp>:
* @retval: HAL_ERROR o HAL_OK según sea el caso */

uint32_t Verif_Temp(uint32_t *arreglo, uint8_t tamano)/* Función para		 */
{									/* verificar si la temperatura medida	 */
	uint32_t promTemp = 0;			/* está entre los parámetros correctos.  */
	for(uint8_t cTemp = 1; cTemp <= tamano; cTemp++)
 8000938:	2201      	movs	r2, #1
	uint32_t promTemp = 0;			/* está entre los parámetros correctos.  */
 800093a:	2300      	movs	r3, #0
{									/* verificar si la temperatura medida	 */
 800093c:	b510      	push	{r4, lr}
	for(uint8_t cTemp = 1; cTemp <= tamano; cTemp++)
 800093e:	428a      	cmp	r2, r1
 8000940:	d907      	bls.n	8000952 <Verif_Temp+0x1a>
	{
		promTemp += arreglo[cTemp];
	}
	promTemp /= tamano;
 8000942:	fbb3 f0f1 	udiv	r0, r3, r1
	return(((promTemp > TMIN) && (promTemp < TMAX)) ?	HAL_OK: HAL_ERROR);
 8000946:	3801      	subs	r0, #1
}
 8000948:	2844      	cmp	r0, #68	; 0x44
 800094a:	bf94      	ite	ls
 800094c:	2000      	movls	r0, #0
 800094e:	2001      	movhi	r0, #1
 8000950:	bd10      	pop	{r4, pc}
		promTemp += arreglo[cTemp];
 8000952:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
	for(uint8_t cTemp = 1; cTemp <= tamano; cTemp++)
 8000956:	3201      	adds	r2, #1
		promTemp += arreglo[cTemp];
 8000958:	4423      	add	r3, r4
	for(uint8_t cTemp = 1; cTemp <= tamano; cTemp++)
 800095a:	b2d2      	uxtb	r2, r2
 800095c:	e7ef      	b.n	800093e <Verif_Temp+0x6>

0800095e <Verif_Tiempo>:
*
* @param vector: puntero *hActual, variable *hInicio.
* @retval: HAL_OK, HAL_TIMEOUT o HAL_BUSY según sea el caso */

uint32_t Verif_Tiempo(RTC_TimeTypeDef *hActual, RTC_TimeTypeDef *hInicio)
{
 800095e:	b510      	push	{r4, lr}
	if((hActual->Hours == hInicio->Hours) && (hActual->Minutes == hInicio->Minutes)
 8000960:	780b      	ldrb	r3, [r1, #0]
 8000962:	7802      	ldrb	r2, [r0, #0]
 8000964:	429a      	cmp	r2, r3
 8000966:	d107      	bne.n	8000978 <Verif_Tiempo+0x1a>
 8000968:	7844      	ldrb	r4, [r0, #1]
 800096a:	784a      	ldrb	r2, [r1, #1]
 800096c:	4294      	cmp	r4, r2
 800096e:	d103      	bne.n	8000978 <Verif_Tiempo+0x1a>
			&& (hActual->Seconds == hInicio->Seconds))
 8000970:	7880      	ldrb	r0, [r0, #2]
 8000972:	788a      	ldrb	r2, [r1, #2]
 8000974:	4290      	cmp	r0, r2
 8000976:	d00a      	beq.n	800098e <Verif_Tiempo+0x30>
	{								/* Con este comando inicia el conteo para*/
		return HAL_OK;				/* el programa específico de fase.	     */
	}
	else if((hInicio->Hours == 0x24) && (hInicio->Minutes == 0x60) &&
 8000978:	2b24      	cmp	r3, #36	; 0x24
 800097a:	d10a      	bne.n	8000992 <Verif_Tiempo+0x34>
 800097c:	784b      	ldrb	r3, [r1, #1]
 800097e:	2b60      	cmp	r3, #96	; 0x60
 8000980:	d107      	bne.n	8000992 <Verif_Tiempo+0x34>
 8000982:	788b      	ldrb	r3, [r1, #2]
 8000984:	2b60      	cmp	r3, #96	; 0x60
			(hInicio->Seconds == 0x60))/* Si se envía este comando entonces se */
	{								/* debe apagar la fase respectiva.		 */
		return HAL_TIMEOUT;
 8000986:	bf14      	ite	ne
 8000988:	2002      	movne	r0, #2
 800098a:	2003      	moveq	r0, #3
	}
	else							/* A implementar el uso externo con este */
	{								/* comando.								 */
		return HAL_BUSY;
	}
}
 800098c:	bd10      	pop	{r4, pc}
		return HAL_OK;				/* el programa específico de fase.	     */
 800098e:	2000      	movs	r0, #0
 8000990:	e7fc      	b.n	800098c <Verif_Tiempo+0x2e>
		return HAL_BUSY;
 8000992:	2002      	movs	r0, #2
 8000994:	e7fa      	b.n	800098c <Verif_Tiempo+0x2e>
	...

08000998 <Fases_Auto>:
{
 8000998:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800099c:	460f      	mov	r7, r1
 800099e:	4604      	mov	r4, r0
	if(Verif_Tiempo(aHora, &iHora->tFase1) == HAL_OK)
 80009a0:	1cd1      	adds	r1, r2, #3
 80009a2:	4638      	mov	r0, r7
{
 80009a4:	4690      	mov	r8, r2
	if(Verif_Tiempo(aHora, &iHora->tFase1) == HAL_OK)
 80009a6:	f7ff ffda 	bl	800095e <Verif_Tiempo>
 80009aa:	4dd3      	ldr	r5, [pc, #844]	; (8000cf8 <Fases_Auto+0x360>)
 80009ac:	2800      	cmp	r0, #0
 80009ae:	f040 8180 	bne.w	8000cb2 <Fases_Auto+0x31a>
		c1Fase = 0;
 80009b2:	4bd2      	ldr	r3, [pc, #840]	; (8000cfc <Fases_Auto+0x364>)
 80009b4:	7018      	strb	r0, [r3, #0]
		bFases[0] = 1;
 80009b6:	2301      	movs	r3, #1
 80009b8:	702b      	strb	r3, [r5, #0]
	if(bFases[0] == 1)
 80009ba:	f895 b000 	ldrb.w	fp, [r5]
 80009be:	f1bb 0f01 	cmp.w	fp, #1
 80009c2:	d131      	bne.n	8000a28 <Fases_Auto+0x90>
		switch(f1Actual)
 80009c4:	f8df a358 	ldr.w	sl, [pc, #856]	; 8000d20 <Fases_Auto+0x388>
 80009c8:	4ecc      	ldr	r6, [pc, #816]	; (8000cfc <Fases_Auto+0x364>)
 80009ca:	f89a 9000 	ldrb.w	r9, [sl]
 80009ce:	fa5f f989 	uxtb.w	r9, r9
 80009d2:	f1b9 0f02 	cmp.w	r9, #2
 80009d6:	f000 8175 	beq.w	8000cc4 <Fases_Auto+0x32c>
 80009da:	f1b9 0f03 	cmp.w	r9, #3
 80009de:	f000 81a9 	beq.w	8000d34 <Fases_Auto+0x39c>
 80009e2:	f1b9 0f01 	cmp.w	r9, #1
 80009e6:	f040 81bf 	bne.w	8000d68 <Fases_Auto+0x3d0>
			HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009f0:	48c3      	ldr	r0, [pc, #780]	; (8000d00 <Fases_Auto+0x368>)
 80009f2:	f002 fa79 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c1Fase == tiempos[0])
 80009f6:	7833      	ldrb	r3, [r6, #0]
 80009f8:	7822      	ldrb	r2, [r4, #0]
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d110      	bne.n	8000a20 <Fases_Auto+0x88>
				HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,GPIO_PIN_SET);
 80009fe:	464a      	mov	r2, r9
 8000a00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a04:	48be      	ldr	r0, [pc, #760]	; (8000d00 <Fases_Auto+0x368>)
 8000a06:	f002 fa6f 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a10:	48bc      	ldr	r0, [pc, #752]	; (8000d04 <Fases_Auto+0x36c>)
 8000a12:	f002 fa69 	bl	8002ee8 <HAL_GPIO_WritePin>
				f1Actual = 2;
 8000a16:	2302      	movs	r3, #2
				f1Actual = 3;
 8000a18:	f88a 3000 	strb.w	r3, [sl]
				c1Fase = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	7033      	strb	r3, [r6, #0]
		c1Fase++;
 8000a20:	7833      	ldrb	r3, [r6, #0]
 8000a22:	3301      	adds	r3, #1
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	7033      	strb	r3, [r6, #0]
	if(Verif_Tiempo(aHora, &iHora->tFase2) == HAL_OK)
 8000a28:	f108 0106 	add.w	r1, r8, #6
 8000a2c:	4638      	mov	r0, r7
 8000a2e:	f7ff ff96 	bl	800095e <Verif_Tiempo>
 8000a32:	2800      	cmp	r0, #0
 8000a34:	f040 819b 	bne.w	8000d6e <Fases_Auto+0x3d6>
		c2Fase = 0;
 8000a38:	4bb3      	ldr	r3, [pc, #716]	; (8000d08 <Fases_Auto+0x370>)
 8000a3a:	7018      	strb	r0, [r3, #0]
		bFases[1] = 1;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	706b      	strb	r3, [r5, #1]
	if(bFases[1] == 1)
 8000a40:	f895 b001 	ldrb.w	fp, [r5, #1]
 8000a44:	f1bb 0f01 	cmp.w	fp, #1
 8000a48:	d131      	bne.n	8000aae <Fases_Auto+0x116>
		switch(f2Actual)
 8000a4a:	f8df a2d8 	ldr.w	sl, [pc, #728]	; 8000d24 <Fases_Auto+0x38c>
 8000a4e:	4eae      	ldr	r6, [pc, #696]	; (8000d08 <Fases_Auto+0x370>)
 8000a50:	f89a 9000 	ldrb.w	r9, [sl]
 8000a54:	fa5f f989 	uxtb.w	r9, r9
 8000a58:	f1b9 0f02 	cmp.w	r9, #2
 8000a5c:	f000 8190 	beq.w	8000d80 <Fases_Auto+0x3e8>
 8000a60:	f1b9 0f03 	cmp.w	r9, #3
 8000a64:	f000 81a5 	beq.w	8000db2 <Fases_Auto+0x41a>
 8000a68:	f1b9 0f01 	cmp.w	r9, #1
 8000a6c:	f040 81bb 	bne.w	8000de6 <Fases_Auto+0x44e>
			HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,GPIO_PIN_RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a76:	48a3      	ldr	r0, [pc, #652]	; (8000d04 <Fases_Auto+0x36c>)
 8000a78:	f002 fa36 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c2Fase == tiempos[3])
 8000a7c:	7833      	ldrb	r3, [r6, #0]
 8000a7e:	78e2      	ldrb	r2, [r4, #3]
 8000a80:	429a      	cmp	r2, r3
 8000a82:	d110      	bne.n	8000aa6 <Fases_Auto+0x10e>
				HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,GPIO_PIN_SET);
 8000a84:	464a      	mov	r2, r9
 8000a86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a8a:	489e      	ldr	r0, [pc, #632]	; (8000d04 <Fases_Auto+0x36c>)
 8000a8c:	f002 fa2c 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,GPIO_PIN_RESET);
 8000a90:	2200      	movs	r2, #0
 8000a92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a96:	489b      	ldr	r0, [pc, #620]	; (8000d04 <Fases_Auto+0x36c>)
 8000a98:	f002 fa26 	bl	8002ee8 <HAL_GPIO_WritePin>
				f2Actual = 2;
 8000a9c:	2302      	movs	r3, #2
				f2Actual = 3;
 8000a9e:	f88a 3000 	strb.w	r3, [sl]
				c2Fase = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	7033      	strb	r3, [r6, #0]
		c2Fase++;
 8000aa6:	7833      	ldrb	r3, [r6, #0]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	7033      	strb	r3, [r6, #0]
	if(Verif_Tiempo(aHora, &iHora->tFase3) == HAL_OK)
 8000aae:	f108 0109 	add.w	r1, r8, #9
 8000ab2:	4638      	mov	r0, r7
 8000ab4:	f7ff ff53 	bl	800095e <Verif_Tiempo>
 8000ab8:	2800      	cmp	r0, #0
 8000aba:	f040 8197 	bne.w	8000dec <Fases_Auto+0x454>
		bFases[2] = 1;
 8000abe:	2301      	movs	r3, #1
		c3Fase = 0;
 8000ac0:	4a92      	ldr	r2, [pc, #584]	; (8000d0c <Fases_Auto+0x374>)
		bFases[2] = 1;
 8000ac2:	70ab      	strb	r3, [r5, #2]
		c3Fase = 0;
 8000ac4:	7010      	strb	r0, [r2, #0]
	if(bFases[2] == 1)
 8000ac6:	f895 b002 	ldrb.w	fp, [r5, #2]
 8000aca:	f1bb 0f01 	cmp.w	fp, #1
 8000ace:	d12f      	bne.n	8000b30 <Fases_Auto+0x198>
		switch(f3Actual)
 8000ad0:	f8df a254 	ldr.w	sl, [pc, #596]	; 8000d28 <Fases_Auto+0x390>
 8000ad4:	4e8d      	ldr	r6, [pc, #564]	; (8000d0c <Fases_Auto+0x374>)
 8000ad6:	f89a 9000 	ldrb.w	r9, [sl]
 8000ada:	fa5f f989 	uxtb.w	r9, r9
 8000ade:	f1b9 0f02 	cmp.w	r9, #2
 8000ae2:	f000 818b 	beq.w	8000dfc <Fases_Auto+0x464>
 8000ae6:	f1b9 0f03 	cmp.w	r9, #3
 8000aea:	f000 81a0 	beq.w	8000e2e <Fases_Auto+0x496>
 8000aee:	f1b9 0f01 	cmp.w	r9, #1
 8000af2:	f040 81b5 	bne.w	8000e60 <Fases_Auto+0x4c8>
			HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,GPIO_PIN_RESET);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2104      	movs	r1, #4
 8000afa:	4881      	ldr	r0, [pc, #516]	; (8000d00 <Fases_Auto+0x368>)
 8000afc:	f002 f9f4 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c3Fase == tiempos[6])
 8000b00:	7833      	ldrb	r3, [r6, #0]
 8000b02:	79a2      	ldrb	r2, [r4, #6]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d10f      	bne.n	8000b28 <Fases_Auto+0x190>
				HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,GPIO_PIN_SET);
 8000b08:	464a      	mov	r2, r9
 8000b0a:	2104      	movs	r1, #4
 8000b0c:	487c      	ldr	r0, [pc, #496]	; (8000d00 <Fases_Auto+0x368>)
 8000b0e:	f002 f9eb 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,GPIO_PIN_RESET);
 8000b12:	2200      	movs	r2, #0
 8000b14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b18:	4879      	ldr	r0, [pc, #484]	; (8000d00 <Fases_Auto+0x368>)
 8000b1a:	f002 f9e5 	bl	8002ee8 <HAL_GPIO_WritePin>
				f3Actual = 2;
 8000b1e:	2302      	movs	r3, #2
				f3Actual = 3;
 8000b20:	f88a 3000 	strb.w	r3, [sl]
				c3Fase = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	7033      	strb	r3, [r6, #0]
		c3Fase++;
 8000b28:	7833      	ldrb	r3, [r6, #0]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	7033      	strb	r3, [r6, #0]
	if(Verif_Tiempo(aHora, &iHora->tFase4) == HAL_OK)
 8000b30:	f108 010c 	add.w	r1, r8, #12
 8000b34:	4638      	mov	r0, r7
 8000b36:	f7ff ff12 	bl	800095e <Verif_Tiempo>
 8000b3a:	2800      	cmp	r0, #0
 8000b3c:	f040 8193 	bne.w	8000e66 <Fases_Auto+0x4ce>
		c4Fase = 0;
 8000b40:	4b73      	ldr	r3, [pc, #460]	; (8000d10 <Fases_Auto+0x378>)
 8000b42:	7018      	strb	r0, [r3, #0]
		bFases[3] = 1;
 8000b44:	2301      	movs	r3, #1
 8000b46:	70eb      	strb	r3, [r5, #3]
	if(bFases[3] == 1)
 8000b48:	f895 b003 	ldrb.w	fp, [r5, #3]
 8000b4c:	f1bb 0f01 	cmp.w	fp, #1
 8000b50:	d12e      	bne.n	8000bb0 <Fases_Auto+0x218>
		switch(f4Actual)
 8000b52:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 8000d2c <Fases_Auto+0x394>
 8000b56:	4e6e      	ldr	r6, [pc, #440]	; (8000d10 <Fases_Auto+0x378>)
 8000b58:	f89a 9000 	ldrb.w	r9, [sl]
 8000b5c:	fa5f f989 	uxtb.w	r9, r9
 8000b60:	f1b9 0f02 	cmp.w	r9, #2
 8000b64:	f000 8188 	beq.w	8000e78 <Fases_Auto+0x4e0>
 8000b68:	f1b9 0f03 	cmp.w	r9, #3
 8000b6c:	f000 819a 	beq.w	8000ea4 <Fases_Auto+0x50c>
 8000b70:	f1b9 0f01 	cmp.w	r9, #1
 8000b74:	f040 81ad 	bne.w	8000ed2 <Fases_Auto+0x53a>
			HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2108      	movs	r1, #8
 8000b7c:	4860      	ldr	r0, [pc, #384]	; (8000d00 <Fases_Auto+0x368>)
 8000b7e:	f002 f9b3 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c4Fase == tiempos[9])
 8000b82:	7833      	ldrb	r3, [r6, #0]
 8000b84:	7a62      	ldrb	r2, [r4, #9]
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d10e      	bne.n	8000ba8 <Fases_Auto+0x210>
				HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,GPIO_PIN_SET);
 8000b8a:	464a      	mov	r2, r9
 8000b8c:	2108      	movs	r1, #8
 8000b8e:	485c      	ldr	r0, [pc, #368]	; (8000d00 <Fases_Auto+0x368>)
 8000b90:	f002 f9aa 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2110      	movs	r1, #16
 8000b98:	4859      	ldr	r0, [pc, #356]	; (8000d00 <Fases_Auto+0x368>)
 8000b9a:	f002 f9a5 	bl	8002ee8 <HAL_GPIO_WritePin>
				f4Actual = 2;
 8000b9e:	2302      	movs	r3, #2
				f4Actual = 3;
 8000ba0:	f88a 3000 	strb.w	r3, [sl]
				c4Fase = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	7033      	strb	r3, [r6, #0]
		c4Fase++;
 8000ba8:	7833      	ldrb	r3, [r6, #0]
 8000baa:	3301      	adds	r3, #1
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	7033      	strb	r3, [r6, #0]
	if(Verif_Tiempo(aHora, &iHora->tFase5) == HAL_OK)
 8000bb0:	f108 010f 	add.w	r1, r8, #15
 8000bb4:	4638      	mov	r0, r7
 8000bb6:	f7ff fed2 	bl	800095e <Verif_Tiempo>
 8000bba:	2800      	cmp	r0, #0
 8000bbc:	f040 818c 	bne.w	8000ed8 <Fases_Auto+0x540>
		c5Fase = 0;
 8000bc0:	4b54      	ldr	r3, [pc, #336]	; (8000d14 <Fases_Auto+0x37c>)
 8000bc2:	7018      	strb	r0, [r3, #0]
		bFases[4] = 1;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	712b      	strb	r3, [r5, #4]
	if(bFases[4] == 1)
 8000bc8:	f895 b004 	ldrb.w	fp, [r5, #4]
 8000bcc:	f1bb 0f01 	cmp.w	fp, #1
 8000bd0:	d131      	bne.n	8000c36 <Fases_Auto+0x29e>
		switch(f5Actual)
 8000bd2:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8000d30 <Fases_Auto+0x398>
 8000bd6:	4e4f      	ldr	r6, [pc, #316]	; (8000d14 <Fases_Auto+0x37c>)
 8000bd8:	f89a 9000 	ldrb.w	r9, [sl]
 8000bdc:	fa5f f989 	uxtb.w	r9, r9
 8000be0:	f1b9 0f02 	cmp.w	r9, #2
 8000be4:	f000 8181 	beq.w	8000eea <Fases_Auto+0x552>
 8000be8:	f1b9 0f03 	cmp.w	r9, #3
 8000bec:	f000 8196 	beq.w	8000f1c <Fases_Auto+0x584>
 8000bf0:	f1b9 0f01 	cmp.w	r9, #1
 8000bf4:	f040 81ac 	bne.w	8000f50 <Fases_Auto+0x5b8>
			HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,GPIO_PIN_RESET);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bfe:	4840      	ldr	r0, [pc, #256]	; (8000d00 <Fases_Auto+0x368>)
 8000c00:	f002 f972 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c5Fase == tiempos[12])
 8000c04:	7833      	ldrb	r3, [r6, #0]
 8000c06:	7b22      	ldrb	r2, [r4, #12]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d110      	bne.n	8000c2e <Fases_Auto+0x296>
				HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,GPIO_PIN_SET);
 8000c0c:	464a      	mov	r2, r9
 8000c0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c12:	483b      	ldr	r0, [pc, #236]	; (8000d00 <Fases_Auto+0x368>)
 8000c14:	f002 f968 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,GPIO_PIN_RESET);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c1e:	4838      	ldr	r0, [pc, #224]	; (8000d00 <Fases_Auto+0x368>)
 8000c20:	f002 f962 	bl	8002ee8 <HAL_GPIO_WritePin>
				f5Actual = 2;
 8000c24:	2302      	movs	r3, #2
				f5Actual = 3;
 8000c26:	f88a 3000 	strb.w	r3, [sl]
				c5Fase = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	7033      	strb	r3, [r6, #0]
		c5Fase++;
 8000c2e:	7833      	ldrb	r3, [r6, #0]
 8000c30:	3301      	adds	r3, #1
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	7033      	strb	r3, [r6, #0]
	if(Verif_Tiempo(aHora, &iHora->tFase6) == HAL_OK)
 8000c36:	f108 0112 	add.w	r1, r8, #18
 8000c3a:	4638      	mov	r0, r7
 8000c3c:	f7ff fe8f 	bl	800095e <Verif_Tiempo>
 8000c40:	2800      	cmp	r0, #0
 8000c42:	f040 8188 	bne.w	8000f56 <Fases_Auto+0x5be>
		c6Fase = 0;
 8000c46:	4b34      	ldr	r3, [pc, #208]	; (8000d18 <Fases_Auto+0x380>)
 8000c48:	7018      	strb	r0, [r3, #0]
		bFases[5] = 1;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	716b      	strb	r3, [r5, #5]
	if(bFases[5] == 1)
 8000c4e:	f895 8005 	ldrb.w	r8, [r5, #5]
 8000c52:	f1b8 0f01 	cmp.w	r8, #1
 8000c56:	d12a      	bne.n	8000cae <Fases_Auto+0x316>
		switch(f6Actual)
 8000c58:	4f30      	ldr	r7, [pc, #192]	; (8000d1c <Fases_Auto+0x384>)
 8000c5a:	4d2f      	ldr	r5, [pc, #188]	; (8000d18 <Fases_Auto+0x380>)
 8000c5c:	783e      	ldrb	r6, [r7, #0]
 8000c5e:	b2f6      	uxtb	r6, r6
 8000c60:	2e02      	cmp	r6, #2
 8000c62:	f000 8181 	beq.w	8000f68 <Fases_Auto+0x5d0>
 8000c66:	2e03      	cmp	r6, #3
 8000c68:	f000 8196 	beq.w	8000f98 <Fases_Auto+0x600>
 8000c6c:	2e01      	cmp	r6, #1
 8000c6e:	f040 81ab 	bne.w	8000fc8 <Fases_Auto+0x630>
			HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c78:	4821      	ldr	r0, [pc, #132]	; (8000d00 <Fases_Auto+0x368>)
 8000c7a:	f002 f935 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c6Fase == tiempos[15])
 8000c7e:	782b      	ldrb	r3, [r5, #0]
 8000c80:	7be2      	ldrb	r2, [r4, #15]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d10f      	bne.n	8000ca6 <Fases_Auto+0x30e>
				HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,GPIO_PIN_SET);
 8000c86:	4632      	mov	r2, r6
 8000c88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c8c:	481c      	ldr	r0, [pc, #112]	; (8000d00 <Fases_Auto+0x368>)
 8000c8e:	f002 f92b 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c98:	4819      	ldr	r0, [pc, #100]	; (8000d00 <Fases_Auto+0x368>)
 8000c9a:	f002 f925 	bl	8002ee8 <HAL_GPIO_WritePin>
				f6Actual = 2;
 8000c9e:	2302      	movs	r3, #2
				f6Actual = 3;
 8000ca0:	703b      	strb	r3, [r7, #0]
				c6Fase = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	702b      	strb	r3, [r5, #0]
		c6Fase++;
 8000ca6:	782b      	ldrb	r3, [r5, #0]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	702b      	strb	r3, [r5, #0]
}
 8000cae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	else if(Verif_Tiempo(aHora, &iHora->tFase1) == HAL_TIMEOUT)
 8000cb2:	2803      	cmp	r0, #3
 8000cb4:	f47f ae81 	bne.w	80009ba <Fases_Auto+0x22>
		bFases[0] = 0;
 8000cb8:	2300      	movs	r3, #0
		Apaga_Fase(1);
 8000cba:	2001      	movs	r0, #1
		bFases[0] = 0;
 8000cbc:	702b      	strb	r3, [r5, #0]
		Apaga_Fase(1);
 8000cbe:	f000 fa15 	bl	80010ec <Apaga_Fase>
 8000cc2:	e67a      	b.n	80009ba <Fases_Auto+0x22>
			HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cca:	480e      	ldr	r0, [pc, #56]	; (8000d04 <Fases_Auto+0x36c>)
 8000ccc:	f002 f90c 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c1Fase == tiempos[1])
 8000cd0:	7833      	ldrb	r3, [r6, #0]
 8000cd2:	7862      	ldrb	r2, [r4, #1]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	f47f aea3 	bne.w	8000a20 <Fases_Auto+0x88>
				HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,GPIO_PIN_SET);
 8000cda:	465a      	mov	r2, fp
 8000cdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce0:	4808      	ldr	r0, [pc, #32]	; (8000d04 <Fases_Auto+0x36c>)
 8000ce2:	f002 f901 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,GPIO_PIN_RESET);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cec:	4805      	ldr	r0, [pc, #20]	; (8000d04 <Fases_Auto+0x36c>)
 8000cee:	f002 f8fb 	bl	8002ee8 <HAL_GPIO_WritePin>
				f1Actual = 3;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e690      	b.n	8000a18 <Fases_Auto+0x80>
 8000cf6:	bf00      	nop
 8000cf8:	2000039a 	.word	0x2000039a
 8000cfc:	20000000 	.word	0x20000000
 8000d00:	40010c00 	.word	0x40010c00
 8000d04:	40010800 	.word	0x40010800
 8000d08:	20000001 	.word	0x20000001
 8000d0c:	20000002 	.word	0x20000002
 8000d10:	20000003 	.word	0x20000003
 8000d14:	20000004 	.word	0x20000004
 8000d18:	20000005 	.word	0x20000005
 8000d1c:	2000000b 	.word	0x2000000b
 8000d20:	20000006 	.word	0x20000006
 8000d24:	20000007 	.word	0x20000007
 8000d28:	20000008 	.word	0x20000008
 8000d2c:	20000009 	.word	0x20000009
 8000d30:	2000000a 	.word	0x2000000a
			HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,GPIO_PIN_RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d3a:	48a5      	ldr	r0, [pc, #660]	; (8000fd0 <Fases_Auto+0x638>)
 8000d3c:	f002 f8d4 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c1Fase == tiempos[2])
 8000d40:	7833      	ldrb	r3, [r6, #0]
 8000d42:	78a2      	ldrb	r2, [r4, #2]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	f47f ae6b 	bne.w	8000a20 <Fases_Auto+0x88>
				HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,GPIO_PIN_SET);
 8000d4a:	465a      	mov	r2, fp
 8000d4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d50:	489f      	ldr	r0, [pc, #636]	; (8000fd0 <Fases_Auto+0x638>)
 8000d52:	f002 f8c9 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5c:	489d      	ldr	r0, [pc, #628]	; (8000fd4 <Fases_Auto+0x63c>)
 8000d5e:	f002 f8c3 	bl	8002ee8 <HAL_GPIO_WritePin>
				f1Actual = 1;
 8000d62:	f88a b000 	strb.w	fp, [sl]
 8000d66:	e659      	b.n	8000a1c <Fases_Auto+0x84>
			Error_Handler();
 8000d68:	f000 fbfe 	bl	8001568 <Error_Handler>
		break;
 8000d6c:	e658      	b.n	8000a20 <Fases_Auto+0x88>
	else if(Verif_Tiempo(aHora, &iHora->tFase2) == HAL_TIMEOUT)
 8000d6e:	2803      	cmp	r0, #3
 8000d70:	f47f ae66 	bne.w	8000a40 <Fases_Auto+0xa8>
		bFases[1] = 0;
 8000d74:	2300      	movs	r3, #0
		Apaga_Fase(2);
 8000d76:	2002      	movs	r0, #2
		bFases[1] = 0;
 8000d78:	706b      	strb	r3, [r5, #1]
		Apaga_Fase(2);
 8000d7a:	f000 f9b7 	bl	80010ec <Apaga_Fase>
 8000d7e:	e65f      	b.n	8000a40 <Fases_Auto+0xa8>
			HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,GPIO_PIN_RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d86:	4892      	ldr	r0, [pc, #584]	; (8000fd0 <Fases_Auto+0x638>)
 8000d88:	f002 f8ae 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c2Fase == tiempos[4])
 8000d8c:	7833      	ldrb	r3, [r6, #0]
 8000d8e:	7922      	ldrb	r2, [r4, #4]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	f47f ae88 	bne.w	8000aa6 <Fases_Auto+0x10e>
				HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,GPIO_PIN_SET);
 8000d96:	465a      	mov	r2, fp
 8000d98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d9c:	488c      	ldr	r0, [pc, #560]	; (8000fd0 <Fases_Auto+0x638>)
 8000d9e:	f002 f8a3 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA,GPIO_PIN_12,GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000da8:	4889      	ldr	r0, [pc, #548]	; (8000fd0 <Fases_Auto+0x638>)
 8000daa:	f002 f89d 	bl	8002ee8 <HAL_GPIO_WritePin>
				f2Actual = 3;
 8000dae:	2303      	movs	r3, #3
 8000db0:	e675      	b.n	8000a9e <Fases_Auto+0x106>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_12,GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db8:	4885      	ldr	r0, [pc, #532]	; (8000fd0 <Fases_Auto+0x638>)
 8000dba:	f002 f895 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c2Fase == tiempos[5])
 8000dbe:	7833      	ldrb	r3, [r6, #0]
 8000dc0:	7962      	ldrb	r2, [r4, #5]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	f47f ae6f 	bne.w	8000aa6 <Fases_Auto+0x10e>
				HAL_GPIO_WritePin(GPIOA,FASE2_ROJO_Pin,GPIO_PIN_SET);
 8000dc8:	465a      	mov	r2, fp
 8000dca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dce:	4880      	ldr	r0, [pc, #512]	; (8000fd0 <Fases_Auto+0x638>)
 8000dd0:	f002 f88a 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dda:	487d      	ldr	r0, [pc, #500]	; (8000fd0 <Fases_Auto+0x638>)
 8000ddc:	f002 f884 	bl	8002ee8 <HAL_GPIO_WritePin>
				f2Actual = 1;
 8000de0:	f88a b000 	strb.w	fp, [sl]
 8000de4:	e65d      	b.n	8000aa2 <Fases_Auto+0x10a>
			Error_Handler();
 8000de6:	f000 fbbf 	bl	8001568 <Error_Handler>
		break;
 8000dea:	e65c      	b.n	8000aa6 <Fases_Auto+0x10e>
	else if(Verif_Tiempo(aHora, &iHora->tFase3) == HAL_TIMEOUT)
 8000dec:	2803      	cmp	r0, #3
 8000dee:	f47f ae6a 	bne.w	8000ac6 <Fases_Auto+0x12e>
		bFases[2] = 0;
 8000df2:	2300      	movs	r3, #0
 8000df4:	70ab      	strb	r3, [r5, #2]
		Apaga_Fase(3);
 8000df6:	f000 f979 	bl	80010ec <Apaga_Fase>
 8000dfa:	e664      	b.n	8000ac6 <Fases_Auto+0x12e>
			HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e02:	4874      	ldr	r0, [pc, #464]	; (8000fd4 <Fases_Auto+0x63c>)
 8000e04:	f002 f870 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c3Fase == tiempos[7])
 8000e08:	7833      	ldrb	r3, [r6, #0]
 8000e0a:	79e2      	ldrb	r2, [r4, #7]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	f47f ae8b 	bne.w	8000b28 <Fases_Auto+0x190>
				HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,GPIO_PIN_SET);
 8000e12:	465a      	mov	r2, fp
 8000e14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e18:	486e      	ldr	r0, [pc, #440]	; (8000fd4 <Fases_Auto+0x63c>)
 8000e1a:	f002 f865 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,GPIO_PIN_RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e24:	486a      	ldr	r0, [pc, #424]	; (8000fd0 <Fases_Auto+0x638>)
 8000e26:	f002 f85f 	bl	8002ee8 <HAL_GPIO_WritePin>
				f3Actual = 3;
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	e678      	b.n	8000b20 <Fases_Auto+0x188>
			HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e34:	4866      	ldr	r0, [pc, #408]	; (8000fd0 <Fases_Auto+0x638>)
 8000e36:	f002 f857 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c3Fase == tiempos[8])
 8000e3a:	7833      	ldrb	r3, [r6, #0]
 8000e3c:	7a22      	ldrb	r2, [r4, #8]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	f47f ae72 	bne.w	8000b28 <Fases_Auto+0x190>
				HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,GPIO_PIN_SET);
 8000e44:	465a      	mov	r2, fp
 8000e46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e4a:	4861      	ldr	r0, [pc, #388]	; (8000fd0 <Fases_Auto+0x638>)
 8000e4c:	f002 f84c 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,GPIO_PIN_RESET);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2104      	movs	r1, #4
 8000e54:	485f      	ldr	r0, [pc, #380]	; (8000fd4 <Fases_Auto+0x63c>)
 8000e56:	f002 f847 	bl	8002ee8 <HAL_GPIO_WritePin>
				f3Actual = 1;
 8000e5a:	f88a b000 	strb.w	fp, [sl]
 8000e5e:	e661      	b.n	8000b24 <Fases_Auto+0x18c>
			Error_Handler();
 8000e60:	f000 fb82 	bl	8001568 <Error_Handler>
		break;
 8000e64:	e660      	b.n	8000b28 <Fases_Auto+0x190>
	else if(Verif_Tiempo(aHora, &iHora->tFase4) == HAL_TIMEOUT)
 8000e66:	2803      	cmp	r0, #3
 8000e68:	f47f ae6e 	bne.w	8000b48 <Fases_Auto+0x1b0>
		bFases[3] = 0;
 8000e6c:	2300      	movs	r3, #0
		Apaga_Fase(4);
 8000e6e:	2004      	movs	r0, #4
		bFases[3] = 0;
 8000e70:	70eb      	strb	r3, [r5, #3]
		Apaga_Fase(4);
 8000e72:	f000 f93b 	bl	80010ec <Apaga_Fase>
 8000e76:	e667      	b.n	8000b48 <Fases_Auto+0x1b0>
			HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,GPIO_PIN_RESET);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2110      	movs	r1, #16
 8000e7c:	4855      	ldr	r0, [pc, #340]	; (8000fd4 <Fases_Auto+0x63c>)
 8000e7e:	f002 f833 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c4Fase == tiempos[10])
 8000e82:	7833      	ldrb	r3, [r6, #0]
 8000e84:	7aa2      	ldrb	r2, [r4, #10]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	f47f ae8e 	bne.w	8000ba8 <Fases_Auto+0x210>
				HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,GPIO_PIN_SET);
 8000e8c:	465a      	mov	r2, fp
 8000e8e:	2110      	movs	r1, #16
 8000e90:	4850      	ldr	r0, [pc, #320]	; (8000fd4 <Fases_Auto+0x63c>)
 8000e92:	f002 f829 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2120      	movs	r1, #32
 8000e9a:	484e      	ldr	r0, [pc, #312]	; (8000fd4 <Fases_Auto+0x63c>)
 8000e9c:	f002 f824 	bl	8002ee8 <HAL_GPIO_WritePin>
				f4Actual = 3;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	e67d      	b.n	8000ba0 <Fases_Auto+0x208>
			HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,GPIO_PIN_RESET);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2120      	movs	r1, #32
 8000ea8:	484a      	ldr	r0, [pc, #296]	; (8000fd4 <Fases_Auto+0x63c>)
 8000eaa:	f002 f81d 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c4Fase == tiempos[11])
 8000eae:	7833      	ldrb	r3, [r6, #0]
 8000eb0:	7ae2      	ldrb	r2, [r4, #11]
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	f47f ae78 	bne.w	8000ba8 <Fases_Auto+0x210>
				HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,GPIO_PIN_SET);
 8000eb8:	465a      	mov	r2, fp
 8000eba:	2120      	movs	r1, #32
 8000ebc:	4845      	ldr	r0, [pc, #276]	; (8000fd4 <Fases_Auto+0x63c>)
 8000ebe:	f002 f813 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2108      	movs	r1, #8
 8000ec6:	4843      	ldr	r0, [pc, #268]	; (8000fd4 <Fases_Auto+0x63c>)
 8000ec8:	f002 f80e 	bl	8002ee8 <HAL_GPIO_WritePin>
				f4Actual = 1;
 8000ecc:	f88a b000 	strb.w	fp, [sl]
 8000ed0:	e668      	b.n	8000ba4 <Fases_Auto+0x20c>
			Error_Handler();
 8000ed2:	f000 fb49 	bl	8001568 <Error_Handler>
		break;
 8000ed6:	e667      	b.n	8000ba8 <Fases_Auto+0x210>
	else if(Verif_Tiempo(aHora, &iHora->tFase5) == HAL_TIMEOUT)
 8000ed8:	2803      	cmp	r0, #3
 8000eda:	f47f ae75 	bne.w	8000bc8 <Fases_Auto+0x230>
		bFases[4] = 0;
 8000ede:	2300      	movs	r3, #0
		Apaga_Fase(5);
 8000ee0:	2005      	movs	r0, #5
		bFases[4] = 0;
 8000ee2:	712b      	strb	r3, [r5, #4]
		Apaga_Fase(5);
 8000ee4:	f000 f902 	bl	80010ec <Apaga_Fase>
 8000ee8:	e66e      	b.n	8000bc8 <Fases_Auto+0x230>
			HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,GPIO_PIN_RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ef0:	4838      	ldr	r0, [pc, #224]	; (8000fd4 <Fases_Auto+0x63c>)
 8000ef2:	f001 fff9 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c5Fase == tiempos[13])
 8000ef6:	7833      	ldrb	r3, [r6, #0]
 8000ef8:	7b62      	ldrb	r2, [r4, #13]
 8000efa:	429a      	cmp	r2, r3
 8000efc:	f47f ae97 	bne.w	8000c2e <Fases_Auto+0x296>
				HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,GPIO_PIN_SET);
 8000f00:	465a      	mov	r2, fp
 8000f02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f06:	4833      	ldr	r0, [pc, #204]	; (8000fd4 <Fases_Auto+0x63c>)
 8000f08:	f001 ffee 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f12:	4830      	ldr	r0, [pc, #192]	; (8000fd4 <Fases_Auto+0x63c>)
 8000f14:	f001 ffe8 	bl	8002ee8 <HAL_GPIO_WritePin>
				f5Actual = 3;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e684      	b.n	8000c26 <Fases_Auto+0x28e>
			HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,GPIO_PIN_RESET);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f22:	482c      	ldr	r0, [pc, #176]	; (8000fd4 <Fases_Auto+0x63c>)
 8000f24:	f001 ffe0 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c5Fase == tiempos[14])
 8000f28:	7833      	ldrb	r3, [r6, #0]
 8000f2a:	7ba2      	ldrb	r2, [r4, #14]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	f47f ae7e 	bne.w	8000c2e <Fases_Auto+0x296>
				HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,GPIO_PIN_SET);
 8000f32:	465a      	mov	r2, fp
 8000f34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f38:	4826      	ldr	r0, [pc, #152]	; (8000fd4 <Fases_Auto+0x63c>)
 8000f3a:	f001 ffd5 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,GPIO_PIN_RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f44:	4823      	ldr	r0, [pc, #140]	; (8000fd4 <Fases_Auto+0x63c>)
 8000f46:	f001 ffcf 	bl	8002ee8 <HAL_GPIO_WritePin>
				f5Actual = 1;
 8000f4a:	f88a b000 	strb.w	fp, [sl]
 8000f4e:	e66c      	b.n	8000c2a <Fases_Auto+0x292>
			Error_Handler();
 8000f50:	f000 fb0a 	bl	8001568 <Error_Handler>
		break;
 8000f54:	e66b      	b.n	8000c2e <Fases_Auto+0x296>
	else if(Verif_Tiempo(aHora, &iHora->tFase6) == HAL_TIMEOUT)
 8000f56:	2803      	cmp	r0, #3
 8000f58:	f47f ae79 	bne.w	8000c4e <Fases_Auto+0x2b6>
		bFases[5] = 0;
 8000f5c:	2300      	movs	r3, #0
		Apaga_Fase(6);
 8000f5e:	2006      	movs	r0, #6
		bFases[5] = 0;
 8000f60:	716b      	strb	r3, [r5, #5]
		Apaga_Fase(6);
 8000f62:	f000 f8c3 	bl	80010ec <Apaga_Fase>
 8000f66:	e672      	b.n	8000c4e <Fases_Auto+0x2b6>
			HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,GPIO_PIN_RESET);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f6e:	4819      	ldr	r0, [pc, #100]	; (8000fd4 <Fases_Auto+0x63c>)
 8000f70:	f001 ffba 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c6Fase == tiempos[16])
 8000f74:	782b      	ldrb	r3, [r5, #0]
 8000f76:	7c22      	ldrb	r2, [r4, #16]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	f47f ae94 	bne.w	8000ca6 <Fases_Auto+0x30e>
				HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,GPIO_PIN_SET);
 8000f7e:	4642      	mov	r2, r8
 8000f80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f84:	4813      	ldr	r0, [pc, #76]	; (8000fd4 <Fases_Auto+0x63c>)
 8000f86:	f001 ffaf 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2180      	movs	r1, #128	; 0x80
 8000f8e:	4810      	ldr	r0, [pc, #64]	; (8000fd0 <Fases_Auto+0x638>)
 8000f90:	f001 ffaa 	bl	8002ee8 <HAL_GPIO_WritePin>
				f6Actual = 3;
 8000f94:	2303      	movs	r3, #3
 8000f96:	e683      	b.n	8000ca0 <Fases_Auto+0x308>
			HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2180      	movs	r1, #128	; 0x80
 8000f9c:	480c      	ldr	r0, [pc, #48]	; (8000fd0 <Fases_Auto+0x638>)
 8000f9e:	f001 ffa3 	bl	8002ee8 <HAL_GPIO_WritePin>
			if(c6Fase == tiempos[17])
 8000fa2:	782b      	ldrb	r3, [r5, #0]
 8000fa4:	7c62      	ldrb	r2, [r4, #17]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	f47f ae7d 	bne.w	8000ca6 <Fases_Auto+0x30e>
				HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,GPIO_PIN_SET);
 8000fac:	4642      	mov	r2, r8
 8000fae:	2180      	movs	r1, #128	; 0x80
 8000fb0:	4807      	ldr	r0, [pc, #28]	; (8000fd0 <Fases_Auto+0x638>)
 8000fb2:	f001 ff99 	bl	8002ee8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fbc:	4805      	ldr	r0, [pc, #20]	; (8000fd4 <Fases_Auto+0x63c>)
 8000fbe:	f001 ff93 	bl	8002ee8 <HAL_GPIO_WritePin>
				f6Actual = 1;
 8000fc2:	f887 8000 	strb.w	r8, [r7]
 8000fc6:	e66c      	b.n	8000ca2 <Fases_Auto+0x30a>
			Error_Handler();
 8000fc8:	f000 face 	bl	8001568 <Error_Handler>
		break;
 8000fcc:	e66b      	b.n	8000ca6 <Fases_Auto+0x30e>
 8000fce:	bf00      	nop
 8000fd0:	40010800 	.word	0x40010800
 8000fd4:	40010c00 	.word	0x40010c00

08000fd8 <MX_GPIO_Init>:
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	2210      	movs	r2, #16
{
 8000fda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000fde:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	eb0d 0002 	add.w	r0, sp, r2
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	f004 f81d 	bl	8005024 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fea:	4b3a      	ldr	r3, [pc, #232]	; (80010d4 <MX_GPIO_Init+0xfc>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 8000fec:	4e3a      	ldr	r6, [pc, #232]	; (80010d8 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fee:	699a      	ldr	r2, [r3, #24]
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin|FASE3_ROJO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 8000ff0:	4d3a      	ldr	r5, [pc, #232]	; (80010dc <MX_GPIO_Init+0x104>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff2:	f042 0210 	orr.w	r2, r2, #16
 8000ff6:	619a      	str	r2, [r3, #24]
 8000ff8:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 8000ffa:	4630      	mov	r0, r6
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffc:	f002 0210 	and.w	r2, r2, #16
 8001000:	9200      	str	r2, [sp, #0]
 8001002:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001004:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 8001006:	f649 7180 	movw	r1, #40832	; 0x9f80
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800100a:	f042 0220 	orr.w	r2, r2, #32
 800100e:	619a      	str	r2, [r3, #24]
 8001010:	699a      	ldr	r2, [r3, #24]
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001012:	2403      	movs	r4, #3
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001014:	f002 0220 	and.w	r2, r2, #32
 8001018:	9201      	str	r2, [sp, #4]
 800101a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin|FASE3_ROJO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101e:	f04f 0901 	mov.w	r9, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	f042 0204 	orr.w	r2, r2, #4
 8001026:	619a      	str	r2, [r3, #24]
 8001028:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102a:	f04f 0800 	mov.w	r8, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	f002 0204 	and.w	r2, r2, #4
 8001032:	9202      	str	r2, [sp, #8]
 8001034:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001036:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2702      	movs	r7, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	f042 0208 	orr.w	r2, r2, #8
 800103e:	619a      	str	r2, [r3, #24]
 8001040:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 8001042:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001044:	f003 0308 	and.w	r3, r3, #8
 8001048:	9303      	str	r3, [sp, #12]
 800104a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 800104c:	f001 ff4c 	bl	8002ee8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 8001050:	2200      	movs	r2, #0
 8001052:	4628      	mov	r0, r5
 8001054:	f24f 713f 	movw	r1, #63295	; 0xf73f
 8001058:	f001 ff46 	bl	8002ee8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800105c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001060:	a904      	add	r1, sp, #16
 8001062:	481f      	ldr	r0, [pc, #124]	; (80010e0 <MX_GPIO_Init+0x108>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001064:	e9cd 3404 	strd	r3, r4, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001068:	f001 fd52 	bl	8002b10 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800106c:	a904      	add	r1, sp, #16
 800106e:	481d      	ldr	r0, [pc, #116]	; (80010e4 <MX_GPIO_Init+0x10c>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001070:	e9cd 4404 	strd	r4, r4, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001074:	f001 fd4c 	bl	8002b10 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001078:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	a904      	add	r1, sp, #16
 800107c:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107e:	e9cd 3404 	strd	r3, r4, [sp, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001082:	f001 fd45 	bl	8002b10 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001086:	f649 7380 	movw	r3, #40832	; 0x9f80
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108a:	a904      	add	r1, sp, #16
 800108c:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	e9cd 3904 	strd	r3, r9, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	e9cd 8706 	strd	r8, r7, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001096:	f001 fd3b 	bl	8002b10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 800109a:	f24f 733f 	movw	r3, #63295	; 0xf73f
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109e:	a904      	add	r1, sp, #16
 80010a0:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	e9cd 3904 	strd	r3, r9, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a6:	e9cd 8706 	strd	r8, r7, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010aa:	f001 fd31 	bl	8002b10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80010ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b2:	a904      	add	r1, sp, #16
 80010b4:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b6:	e9cd 3404 	strd	r3, r4, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ba:	f001 fd29 	bl	8002b10 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 80010be:	4a0a      	ldr	r2, [pc, #40]	; (80010e8 <MX_GPIO_Init+0x110>)
 80010c0:	6853      	ldr	r3, [r2, #4]
 80010c2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80010c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010ca:	6053      	str	r3, [r2, #4]

}
 80010cc:	b009      	add	sp, #36	; 0x24
 80010ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000
 80010d8:	40010800 	.word	0x40010800
 80010dc:	40010c00 	.word	0x40010c00
 80010e0:	40011000 	.word	0x40011000
 80010e4:	40011400 	.word	0x40011400
 80010e8:	40010000 	.word	0x40010000

080010ec <Apaga_Fase>:

* @param: numero
* @retval: ninguno. */
void Apaga_Fase(uint8_t numero)		/* Función para apagar completamente una */
{									/* fase.								 */
	switch(numero)
 80010ec:	3801      	subs	r0, #1
{									/* fase.								 */
 80010ee:	b508      	push	{r3, lr}
	switch(numero)
 80010f0:	2805      	cmp	r0, #5
 80010f2:	d831      	bhi.n	8001158 <Apaga_Fase+0x6c>
 80010f4:	e8df f000 	tbb	[pc, r0]
 80010f8:	1c120e03 	.word	0x1c120e03
 80010fc:	2723      	.short	0x2723
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin, GPIO_PIN_SET);
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001104:	4815      	ldr	r0, [pc, #84]	; (800115c <Apaga_Fase+0x70>)
 8001106:	f001 feef 	bl	8002ee8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin | FASE1_ROJO_Pin, GPIO_PIN_SET);
 800110a:	2201      	movs	r2, #1
 800110c:	f44f 7140 	mov.w	r1, #768	; 0x300
	}
	break;
	case 6:
	{
		HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin | FASE6_AMA_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin, GPIO_PIN_SET);
 8001110:	4813      	ldr	r0, [pc, #76]	; (8001160 <Apaga_Fase+0x74>)
 8001112:	e010      	b.n	8001136 <Apaga_Fase+0x4a>
		HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin | FASE2_AMA_Pin | FASE2_ROJO_Pin, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800111a:	e7f9      	b.n	8001110 <Apaga_Fase+0x24>
		HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin | FASE3_AMA_Pin, GPIO_PIN_SET);
 800111c:	2201      	movs	r2, #1
 800111e:	f241 0104 	movw	r1, #4100	; 0x1004
 8001122:	480e      	ldr	r0, [pc, #56]	; (800115c <Apaga_Fase+0x70>)
 8001124:	f001 fee0 	bl	8002ee8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin, GPIO_PIN_SET);
 8001128:	2201      	movs	r2, #1
 800112a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800112e:	e7ef      	b.n	8001110 <Apaga_Fase+0x24>
		HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin | FASE4_AMA_Pin | FASE4_ROJO_Pin, GPIO_PIN_SET);
 8001130:	2201      	movs	r2, #1
 8001132:	2138      	movs	r1, #56	; 0x38
		HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin | FASE5_AMA_Pin | FASE5_ROJO_Pin, GPIO_PIN_SET);
 8001134:	4809      	ldr	r0, [pc, #36]	; (800115c <Apaga_Fase+0x70>)
	}
	break;
	}
}
 8001136:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin, GPIO_PIN_SET);
 800113a:	f001 bed5 	b.w	8002ee8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin | FASE5_AMA_Pin | FASE5_ROJO_Pin, GPIO_PIN_SET);
 800113e:	2201      	movs	r2, #1
 8001140:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001144:	e7f6      	b.n	8001134 <Apaga_Fase+0x48>
		HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin | FASE6_AMA_Pin, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800114c:	4803      	ldr	r0, [pc, #12]	; (800115c <Apaga_Fase+0x70>)
 800114e:	f001 fecb 	bl	8002ee8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin, GPIO_PIN_SET);
 8001152:	2201      	movs	r2, #1
 8001154:	2180      	movs	r1, #128	; 0x80
 8001156:	e7db      	b.n	8001110 <Apaga_Fase+0x24>
}
 8001158:	bd08      	pop	{r3, pc}
 800115a:	bf00      	nop
 800115c:	40010c00 	.word	0x40010c00
 8001160:	40010800 	.word	0x40010800

08001164 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001164:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8001166:	480c      	ldr	r0, [pc, #48]	; (8001198 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 100000;
 8001168:	4a0c      	ldr	r2, [pc, #48]	; (800119c <MX_I2C1_Init+0x38>)
 800116a:	4b0d      	ldr	r3, [pc, #52]	; (80011a0 <MX_I2C1_Init+0x3c>)
 800116c:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 68;
 8001170:	2300      	movs	r3, #0
 8001172:	2244      	movs	r2, #68	; 0x44
 8001174:	e9c0 3202 	strd	r3, r2, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001178:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800117c:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001180:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001184:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001186:	f001 ff55 	bl	8003034 <HAL_I2C_Init>
 800118a:	b118      	cbz	r0, 8001194 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 800118c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001190:	f000 b9ea 	b.w	8001568 <Error_Handler>
}
 8001194:	bd08      	pop	{r3, pc}
 8001196:	bf00      	nop
 8001198:	200003a0 	.word	0x200003a0
 800119c:	40005400 	.word	0x40005400
 80011a0:	000186a0 	.word	0x000186a0

080011a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011a4:	b530      	push	{r4, r5, lr}
 80011a6:	4605      	mov	r5, r0
 80011a8:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011aa:	2210      	movs	r2, #16
 80011ac:	2100      	movs	r1, #0
 80011ae:	a802      	add	r0, sp, #8
 80011b0:	f003 ff38 	bl	8005024 <memset>
  if(i2cHandle->Instance==I2C1)
 80011b4:	682a      	ldr	r2, [r5, #0]
 80011b6:	4b24      	ldr	r3, [pc, #144]	; (8001248 <HAL_I2C_MspInit+0xa4>)
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d142      	bne.n	8001242 <HAL_I2C_MspInit+0x9e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011bc:	4c23      	ldr	r4, [pc, #140]	; (800124c <HAL_I2C_MspInit+0xa8>)
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011be:	22c0      	movs	r2, #192	; 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c0:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c2:	2101      	movs	r1, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c4:	f043 0308 	orr.w	r3, r3, #8
 80011c8:	61a3      	str	r3, [r4, #24]
 80011ca:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011cc:	4820      	ldr	r0, [pc, #128]	; (8001250 <HAL_I2C_MspInit+0xac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	f003 0308 	and.w	r3, r3, #8
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d6:	2312      	movs	r3, #18
 80011d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	e9cd 1304 	strd	r1, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e2:	a902      	add	r1, sp, #8
 80011e4:	f001 fc94 	bl	8002b10 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011e8:	69e3      	ldr	r3, [r4, #28]
    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011ea:	2280      	movs	r2, #128	; 0x80
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011f0:	61e3      	str	r3, [r4, #28]
 80011f2:	69e3      	ldr	r3, [r4, #28]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011f4:	4817      	ldr	r0, [pc, #92]	; (8001254 <HAL_I2C_MspInit+0xb0>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	9b01      	ldr	r3, [sp, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011fe:	2300      	movs	r3, #0
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8001200:	4c15      	ldr	r4, [pc, #84]	; (8001258 <HAL_I2C_MspInit+0xb4>)
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001202:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001206:	4620      	mov	r0, r4
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001208:	60a3      	str	r3, [r4, #8]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800120a:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800120e:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001212:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001214:	f001 fa70 	bl	80026f8 <HAL_DMA_Init>
 8001218:	b108      	cbz	r0, 800121e <HAL_I2C_MspInit+0x7a>
    {
      Error_Handler();
 800121a:	f000 f9a5 	bl	8001568 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	201f      	movs	r0, #31
 8001222:	4611      	mov	r1, r2
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001224:	63ac      	str	r4, [r5, #56]	; 0x38
 8001226:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001228:	f001 f9de 	bl	80025e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800122c:	201f      	movs	r0, #31
 800122e:	f001 fa1f 	bl	8002670 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001232:	2200      	movs	r2, #0
 8001234:	2020      	movs	r0, #32
 8001236:	4611      	mov	r1, r2
 8001238:	f001 f9d6 	bl	80025e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800123c:	2020      	movs	r0, #32
 800123e:	f001 fa17 	bl	8002670 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001242:	b007      	add	sp, #28
 8001244:	bd30      	pop	{r4, r5, pc}
 8001246:	bf00      	nop
 8001248:	40005400 	.word	0x40005400
 800124c:	40021000 	.word	0x40021000
 8001250:	40010c00 	.word	0x40010c00
 8001254:	40020080 	.word	0x40020080
 8001258:	200003f4 	.word	0x200003f4

0800125c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{

  if(i2cHandle->Instance==I2C1)
 800125c:	6802      	ldr	r2, [r0, #0]
 800125e:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <HAL_I2C_MspDeInit+0x38>)
{
 8001260:	b510      	push	{r4, lr}
  if(i2cHandle->Instance==I2C1)
 8001262:	429a      	cmp	r2, r3
{
 8001264:	4604      	mov	r4, r0
  if(i2cHandle->Instance==I2C1)
 8001266:	d113      	bne.n	8001290 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001268:	4a0b      	ldr	r2, [pc, #44]	; (8001298 <HAL_I2C_MspDeInit+0x3c>)
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 800126a:	21c0      	movs	r1, #192	; 0xc0
    __HAL_RCC_I2C1_CLK_DISABLE();
 800126c:	69d3      	ldr	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 800126e:	480b      	ldr	r0, [pc, #44]	; (800129c <HAL_I2C_MspDeInit+0x40>)
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001270:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001274:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 8001276:	f001 fda7 	bl	8002dc8 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(i2cHandle->hdmarx);
 800127a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800127c:	f001 facc 	bl	8002818 <HAL_DMA_DeInit>

    /* I2C1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8001280:	201f      	movs	r0, #31
 8001282:	f001 fa09 	bl	8002698 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
} 
 8001286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800128a:	2020      	movs	r0, #32
 800128c:	f001 ba04 	b.w	8002698 <HAL_NVIC_DisableIRQ>
} 
 8001290:	bd10      	pop	{r4, pc}
 8001292:	bf00      	nop
 8001294:	40005400 	.word	0x40005400
 8001298:	40021000 	.word	0x40021000
 800129c:	40010c00 	.word	0x40010c00

080012a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a0:	b510      	push	{r4, lr}
 80012a2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a4:	2224      	movs	r2, #36	; 0x24
 80012a6:	2100      	movs	r1, #0
 80012a8:	a80b      	add	r0, sp, #44	; 0x2c
 80012aa:	f003 febb 	bl	8005024 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ae:	2214      	movs	r2, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b0:	2410      	movs	r4, #16
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b2:	eb0d 0002 	add.w	r0, sp, r2
 80012b6:	2100      	movs	r1, #0
 80012b8:	f003 feb4 	bl	8005024 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012bc:	4622      	mov	r2, r4
 80012be:	2100      	movs	r1, #0
 80012c0:	a801      	add	r0, sp, #4
 80012c2:	f003 feaf 	bl	8005024 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80012c6:	2306      	movs	r3, #6
 80012c8:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80012ca:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012cc:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ce:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d2:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d4:	f002 fe18 	bl	8003f08 <HAL_RCC_OscConfig>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012d8:	2100      	movs	r1, #0
 80012da:	230f      	movs	r3, #15
 80012dc:	e9cd 3105 	strd	r3, r1, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80012e0:	f44f 63e0 	mov.w	r3, #1792	; 0x700

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012e4:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012e6:	e9cd 1107 	strd	r1, r1, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80012ea:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012ec:	f003 f854 	bl	8004398 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80012f0:	2103      	movs	r1, #3
 80012f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012f6:	e9cd 1301 	strd	r1, r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80012fa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012fe:	a801      	add	r0, sp, #4
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001300:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001302:	f003 f95d 	bl	80045c0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001306:	b014      	add	sp, #80	; 0x50
 8001308:	bd10      	pop	{r4, pc}
	...

0800130c <main>:
	MODO_FASE = false;				/* Selecciona el modo de trabajo de las
 800130c:	2300      	movs	r3, #0
		manualTiempo[val] = 0;		/* con todas las luminarias encendidas,	 */
 800130e:	4619      	mov	r1, r3
	MODO_FASE = false;				/* Selecciona el modo de trabajo de las
 8001310:	4a30      	ldr	r2, [pc, #192]	; (80013d4 <main+0xc8>)
{
 8001312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	MODO_FASE = false;				/* Selecciona el modo de trabajo de las
 8001316:	6493      	str	r3, [r2, #72]	; 0x48
		manualTiempo[val] = 0;		/* con todas las luminarias encendidas,	 */
 8001318:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800131c:	3301      	adds	r3, #1
	for(uint8_t val = 0; val < 18; val++)/* Se le asigna el estado a cada	 */
 800131e:	2b12      	cmp	r3, #18
 8001320:	d1fa      	bne.n	8001318 <main+0xc>
	fTiempo.tFase1.Minutes = 0x60;	/* a correr el programa específico para  */
 8001322:	2260      	movs	r2, #96	; 0x60
	fTiempo.tFase1.Hours = 0x24;	/* Instante de tiempo en el que comenzará*/
 8001324:	2124      	movs	r1, #36	; 0x24
 8001326:	4b2c      	ldr	r3, [pc, #176]	; (80013d8 <main+0xcc>)
	  if(HAL_I2C_Slave_Receive(&hi2c1, (uint8_t *) tramaEntrada,
 8001328:	4f2c      	ldr	r7, [pc, #176]	; (80013dc <main+0xd0>)
	fTiempo.tFase1.Hours = 0x24;	/* Instante de tiempo en el que comenzará*/
 800132a:	70d9      	strb	r1, [r3, #3]
	fTiempo.tFase1.Minutes = 0x60;	/* a correr el programa específico para  */
 800132c:	711a      	strb	r2, [r3, #4]
	fTiempo.tFase1.Seconds = 0x60;	/* la fase 1.							 */
 800132e:	715a      	strb	r2, [r3, #5]
	fTiempo.tFase2.Hours = 0x24;	/* Instante de tiempo en el que comenzará*/
 8001330:	7199      	strb	r1, [r3, #6]
	fTiempo.tFase2.Minutes = 0x60;	/* a correr el programa específico para  */
 8001332:	71da      	strb	r2, [r3, #7]
	fTiempo.tFase2.Seconds = 0x60;	/* la fase 2.							 */
 8001334:	721a      	strb	r2, [r3, #8]
	fTiempo.tFase3.Hours = 0x24;	/* Instante de tiempo en el que comenzará*/
 8001336:	7259      	strb	r1, [r3, #9]
	fTiempo.tFase3.Minutes = 0x60;	/* a correr el programa específico para  */
 8001338:	729a      	strb	r2, [r3, #10]
	fTiempo.tFase3.Seconds = 0x60;	/* la fase 3.							 */
 800133a:	72da      	strb	r2, [r3, #11]
	fTiempo.tFase4.Hours = 0x24;	/* Instante de tiempo en el que comenzará*/
 800133c:	7319      	strb	r1, [r3, #12]
	fTiempo.tFase4.Minutes = 0x60;	/* a correr el programa específico para  */
 800133e:	735a      	strb	r2, [r3, #13]
	fTiempo.tFase4.Seconds = 0x60;	/* la fase 4.							 */
 8001340:	739a      	strb	r2, [r3, #14]
	fTiempo.tFase5.Hours = 0x24;	/* Instante de tiempo en el que comenzará*/
 8001342:	73d9      	strb	r1, [r3, #15]
	fTiempo.tFase5.Minutes = 0x60;	/* a correr el programa específico para  */
 8001344:	741a      	strb	r2, [r3, #16]
	fTiempo.tFase5.Seconds = 0x60;	/* la fase 5.							 */
 8001346:	745a      	strb	r2, [r3, #17]
	fTiempo.tFase6.Hours = 0x24;	/* Instante de tiempo en el que comenzará*/
 8001348:	7499      	strb	r1, [r3, #18]
	fTiempo.tFase6.Minutes = 0x60;	/* a correr el programa específico para  */
 800134a:	74da      	strb	r2, [r3, #19]
	fTiempo.tFase6.Seconds = 0x60;	/* la fase 6.							 */
 800134c:	751a      	strb	r2, [r3, #20]
  HAL_Init();
 800134e:	f000 fdb5 	bl	8001ebc <HAL_Init>
  SystemClock_Config();
 8001352:	f7ff ffa5 	bl	80012a0 <SystemClock_Config>
  MX_GPIO_Init();
 8001356:	f7ff fe3f 	bl	8000fd8 <MX_GPIO_Init>
  MX_DMA_Init();
 800135a:	f7ff f9c1 	bl	80006e0 <MX_DMA_Init>
  MX_ADC1_Init();
 800135e:	f7ff f943 	bl	80005e8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001362:	f7ff feff 	bl	8001164 <MX_I2C1_Init>
  HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin | FASE1_AMA_Pin | FASE1_ROJO_Pin |
 8001366:	2201      	movs	r2, #1
 8001368:	f649 7180 	movw	r1, #40832	; 0x9f80
 800136c:	481c      	ldr	r0, [pc, #112]	; (80013e0 <main+0xd4>)
 800136e:	f001 fdbb 	bl	8002ee8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB,LED_STATUS_Pin | LED_FALLA_Pin | FASE3_VERDE_Pin |
 8001372:	2201      	movs	r2, #1
 8001374:	f24f 713f 	movw	r1, #63295	; 0xf73f
 8001378:	481a      	ldr	r0, [pc, #104]	; (80013e4 <main+0xd8>)
 800137a:	f001 fdb5 	bl	8002ee8 <HAL_GPIO_WritePin>
  HAL_I2C_MspInit(&hi2c1);			/* Inicializando el modo I2C.            */
 800137e:	481a      	ldr	r0, [pc, #104]	; (80013e8 <main+0xdc>)
 8001380:	f7ff ff10 	bl	80011a4 <HAL_I2C_MspInit>
	uint32_t tEspera = HAL_MAX_DELAY;/* Variable para establecer el tiempo que
 8001384:	f04f 33ff 	mov.w	r3, #4294967295
	  if(HAL_I2C_Slave_Receive(&hi2c1, (uint8_t *) tramaEntrada,
 8001388:	4d18      	ldr	r5, [pc, #96]	; (80013ec <main+0xe0>)
 800138a:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80013e8 <main+0xdc>
 800138e:	783a      	ldrb	r2, [r7, #0]
 8001390:	4629      	mov	r1, r5
 8001392:	4640      	mov	r0, r8
 8001394:	f001 ff4e 	bl	8003234 <HAL_I2C_Slave_Receive>
 8001398:	4606      	mov	r6, r0
 800139a:	b150      	cbz	r0, 80013b2 <main+0xa6>
		  codigoError = 20;			/* tiempo de espera o haya existido un   */
 800139c:	2214      	movs	r2, #20
 800139e:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <main+0xe4>)
		  HAL_I2C_MspDeInit(&hi2c1);/* tiempo de espera máximo, luego		 */
 80013a0:	4640      	mov	r0, r8
		  codigoError = 20;			/* tiempo de espera o haya existido un   */
 80013a2:	601a      	str	r2, [r3, #0]
		  HAL_I2C_MspDeInit(&hi2c1);/* tiempo de espera máximo, luego		 */
 80013a4:	f7ff ff5a 	bl	800125c <HAL_I2C_MspDeInit>
		  MX_I2C1_Init();			/* establece el código de error			 */
 80013a8:	f7ff fedc 	bl	8001164 <MX_I2C1_Init>
			  tEspera = HAL_MAX_DELAY;
 80013ac:	f04f 33ff 	mov.w	r3, #4294967295
 80013b0:	e7ed      	b.n	800138e <main+0x82>
		  if(dRec == false)			/* recibe el comando sin argumentos, así */
 80013b2:	4c10      	ldr	r4, [pc, #64]	; (80013f4 <main+0xe8>)
			  tTrama = Selec_Comando((char *) tramaEntrada);/* actualizar    */
 80013b4:	4628      	mov	r0, r5
		  if(dRec == false)			/* recibe el comando sin argumentos, así */
 80013b6:	7823      	ldrb	r3, [r4, #0]
 80013b8:	b93b      	cbnz	r3, 80013ca <main+0xbe>
			  tTrama = Selec_Comando((char *) tramaEntrada);/* actualizar    */
 80013ba:	f000 f8ef 	bl	800159c <Selec_Comando>
			  dRec = true;			/* tTrama con la cantidad de caracteres a*/
 80013be:	2301      	movs	r3, #1
			  tTrama = Selec_Comando((char *) tramaEntrada);/* actualizar    */
 80013c0:	7038      	strb	r0, [r7, #0]
			  dRec = true;			/* tTrama con la cantidad de caracteres a*/
 80013c2:	7023      	strb	r3, [r4, #0]
			  tEspera = 5000;
 80013c4:	f241 3388 	movw	r3, #5000	; 0x1388
 80013c8:	e7e1      	b.n	800138e <main+0x82>
			  Selec_Opera((char *) tramaEntrada);/* por I2C, enntonces recibe*/
 80013ca:	f000 f947 	bl	800165c <Selec_Opera>
			  dRec = false;			/* los parámetros a asignar y vuelve al  */
 80013ce:	7026      	strb	r6, [r4, #0]
 80013d0:	e7ec      	b.n	80013ac <main+0xa0>
 80013d2:	bf00      	nop
 80013d4:	20000020 	.word	0x20000020
 80013d8:	20000470 	.word	0x20000470
 80013dc:	2000010e 	.word	0x2000010e
 80013e0:	40010800 	.word	0x40010800
 80013e4:	40010c00 	.word	0x40010c00
 80013e8:	200003a0 	.word	0x200003a0
 80013ec:	20000075 	.word	0x20000075
 80013f0:	20000070 	.word	0x20000070
 80013f4:	20000074 	.word	0x20000074

080013f8 <HAL_RTCEx_RTCEventCallback>:
		_ISPR0 = __get_IPSR();
	}
#endif

void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)/* Cada vez que hay  */
{									/* una interrupción por evento de		 */
 80013f8:	b510      	push	{r4, lr}
 80013fa:	4604      	mov	r4, r0
									/* segundo.								 */
	//HAL_RTC_WaitForSynchro(hrtc);	/* lee la hora y la fecha.               */
	HAL_RTC_GetTime(hrtc,&horaLeida, RTC_FORMAT_BCD);
 80013fc:	2201      	movs	r2, #1
 80013fe:	4911      	ldr	r1, [pc, #68]	; (8001444 <HAL_RTCEx_RTCEventCallback+0x4c>)
 8001400:	f003 fb42 	bl	8004a88 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc,&fechaLeida, RTC_FORMAT_BCD);
 8001404:	2201      	movs	r2, #1
 8001406:	4910      	ldr	r1, [pc, #64]	; (8001448 <HAL_RTCEx_RTCEventCallback+0x50>)
 8001408:	4620      	mov	r0, r4
 800140a:	f003 fc9f 	bl	8004d4c <HAL_RTC_GetDate>
	if(MODO_FASE == false)					/* Si MODO_FASE es igual a cero, se		 */
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <HAL_RTCEx_RTCEventCallback+0x54>)
 8001410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001412:	b98b      	cbnz	r3, 8001438 <HAL_RTCEx_RTCEventCallback+0x40>
	{								/* manejan las fases en modo automático. */
		Fases_Auto(fasesTiempo, &horaLeida, &fTiempo);/* Manejo de fases en
 8001414:	4a0e      	ldr	r2, [pc, #56]	; (8001450 <HAL_RTCEx_RTCEventCallback+0x58>)
 8001416:	490b      	ldr	r1, [pc, #44]	; (8001444 <HAL_RTCEx_RTCEventCallback+0x4c>)
 8001418:	480e      	ldr	r0, [pc, #56]	; (8001454 <HAL_RTCEx_RTCEventCallback+0x5c>)
 800141a:	f7ff fabd 	bl	8000998 <Fases_Auto>
	else if(MODO_FASE == true)				/* Si MODO_FASE es igual a cero, se		 */
	{								/* manejan las fases en modo manual. 	 */
		Fases_Sec();				/* Función para el manejo de las fases en*/
	}								/* modo manual.							 */

  	if(HAL_ADC_Start_DMA(&hadc1,sensorLeido,2*BUFFER_ADC) != HAL_OK)
 800141e:	221a      	movs	r2, #26
 8001420:	490d      	ldr	r1, [pc, #52]	; (8001458 <HAL_RTCEx_RTCEventCallback+0x60>)
 8001422:	480e      	ldr	r0, [pc, #56]	; (800145c <HAL_RTCEx_RTCEventCallback+0x64>)
 8001424:	f000 ff32 	bl	800228c <HAL_ADC_Start_DMA>
 8001428:	b110      	cbz	r0, 8001430 <HAL_RTCEx_RTCEventCallback+0x38>
  	{
  	    codigoError = 1;			/* Se inicia la conversión de los sensores*/
 800142a:	2201      	movs	r2, #1
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <HAL_RTCEx_RTCEventCallback+0x68>)
 800142e:	601a      	str	r2, [r3, #0]
  		Error_Handler();	  		/* por DMA para poder almacenar los       */
  	}						 		/* valores convertidos. La cantidad de    */
	canalADC = 0;   				/* veces que se van a enviar datos es     */
 8001430:	2200      	movs	r2, #0
 8001432:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <HAL_RTCEx_RTCEventCallback+0x6c>)
 8001434:	701a      	strb	r2, [r3, #0]
									/* debido a que como el ADC no soporta la
									 * lectura/escritura de 32 bits, entonces
									 * el DMA duplica el dato enviado en la
									 * parte alta del registro de destino y lo
									 * cuenta.                                */
}
 8001436:	bd10      	pop	{r4, pc}
	else if(MODO_FASE == true)				/* Si MODO_FASE es igual a cero, se		 */
 8001438:	2b01      	cmp	r3, #1
 800143a:	d1f0      	bne.n	800141e <HAL_RTCEx_RTCEventCallback+0x26>
		Fases_Sec();				/* Función para el manejo de las fases en*/
 800143c:	f7ff f970 	bl	8000720 <Fases_Sec>
 8001440:	e7ed      	b.n	800141e <HAL_RTCEx_RTCEventCallback+0x26>
 8001442:	bf00      	nop
 8001444:	20000438 	.word	0x20000438
 8001448:	200004a1 	.word	0x200004a1
 800144c:	20000020 	.word	0x20000020
 8001450:	20000470 	.word	0x20000470
 8001454:	2000000c 	.word	0x2000000c
 8001458:	2000043c 	.word	0x2000043c
 800145c:	20000314 	.word	0x20000314
 8001460:	20000070 	.word	0x20000070
 8001464:	2000006c 	.word	0x2000006c

08001468 <HAL_ADC_ConvCpltCallback>:
* @param hadc: adc handle
* @retval None */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
	ADC_ChannelConfTypeDef sConfig = {0};
 8001468:	2300      	movs	r3, #0
{
 800146a:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t tam = sizeof(sensorLeido)/sizeof(sensorLeido[0]);/* Calcula la   */
									/* cantidad de datos a procesar por      */
									/* canal. 							     */
	canalADC++;						/* Para configurar el canal ADC a medir. */
 800146c:	4d37      	ldr	r5, [pc, #220]	; (800154c <HAL_ADC_ConvCpltCallback+0xe4>)
{
 800146e:	b085      	sub	sp, #20
	ADC_ChannelConfTypeDef sConfig = {0};
 8001470:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001474:	9303      	str	r3, [sp, #12]
	canalADC++;						/* Para configurar el canal ADC a medir. */
 8001476:	782b      	ldrb	r3, [r5, #0]
{
 8001478:	4607      	mov	r7, r0
	canalADC++;						/* Para configurar el canal ADC a medir. */
 800147a:	3301      	adds	r3, #1
	Corrige_Med16(sensorLeido, tam);
 800147c:	210d      	movs	r1, #13
 800147e:	4834      	ldr	r0, [pc, #208]	; (8001550 <HAL_ADC_ConvCpltCallback+0xe8>)
	canalADC++;						/* Para configurar el canal ADC a medir. */
 8001480:	702b      	strb	r3, [r5, #0]
	Corrige_Med16(sensorLeido, tam);
 8001482:	f7ff f9d3 	bl	800082c <Corrige_Med16>
	if(canalADC < 7)				/* Verifica si la señal está entre los   */
 8001486:	782b      	ldrb	r3, [r5, #0]
 8001488:	2b06      	cmp	r3, #6
 800148a:	d81a      	bhi.n	80014c2 <HAL_ADC_ConvCpltCallback+0x5a>
	{								/* valores AC permitidos si no se está   */
									/* midiendo el sensor de temperatura.    */
		if(bFases[canalADC - 1] == 1)/* Solo si hay fases encendidas se		 */
 800148c:	4a31      	ldr	r2, [pc, #196]	; (8001554 <HAL_ADC_ConvCpltCallback+0xec>)
 800148e:	4413      	add	r3, r2
 8001490:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8001494:	2a01      	cmp	r2, #1
 8001496:	d108      	bne.n	80014aa <HAL_ADC_ConvCpltCallback+0x42>
		{							/* verifica si la corriente de la fase 	 */
									/* está entre los valores permitidos.    */
			if(Verif_Ten(sensorLeido, tam, 1) != HAL_OK)/* Si está midiendo  */
 8001498:	210d      	movs	r1, #13
 800149a:	482d      	ldr	r0, [pc, #180]	; (8001550 <HAL_ADC_ConvCpltCallback+0xe8>)
 800149c:	f7ff f9fc 	bl	8000898 <Verif_Ten>
 80014a0:	b128      	cbz	r0, 80014ae <HAL_ADC_ConvCpltCallback+0x46>
			{						/* los sensores de fase, esta es la		 */
				codigoError = 2;	/* condición de error.				 	 */
 80014a2:	2202      	movs	r2, #2
 80014a4:	4b2c      	ldr	r3, [pc, #176]	; (8001558 <HAL_ADC_ConvCpltCallback+0xf0>)
	}
	else if(canalADC == 7)			/* Si se está midiendo el sensor de      */
	{								/* temperatura, esta es la condición.    */
		if(Verif_Temp(sensorLeido,tam))
		{
			codigoError = 3;
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	e001      	b.n	80014ae <HAL_ADC_ConvCpltCallback+0x46>
		else if(bFases[canalADC - 1] == 0)/* Solo si hay fases apagadas se   */
 80014aa:	2a00      	cmp	r2, #0
 80014ac:	d0f4      	beq.n	8001498 <HAL_ADC_ConvCpltCallback+0x30>
			Error_Handler();
		}
	}

	switch(canalADC)				/* Se cambia al sensor de fasea medir, el*/
 80014ae:	782b      	ldrb	r3, [r5, #0]
 80014b0:	3b01      	subs	r3, #1
 80014b2:	2b06      	cmp	r3, #6
 80014b4:	d83c      	bhi.n	8001530 <HAL_ADC_ConvCpltCallback+0xc8>
 80014b6:	e8df f003 	tbb	[pc, r3]
 80014ba:	3d0f      	.short	0x3d0f
 80014bc:	4543413f 	.word	0x4543413f
 80014c0:	47          	.byte	0x47
 80014c1:	00          	.byte	0x00
	else if(canalADC == 7)			/* Si se está midiendo el sensor de      */
 80014c2:	2b07      	cmp	r3, #7
 80014c4:	d1f3      	bne.n	80014ae <HAL_ADC_ConvCpltCallback+0x46>
		if(Verif_Temp(sensorLeido,tam))
 80014c6:	210d      	movs	r1, #13
 80014c8:	4821      	ldr	r0, [pc, #132]	; (8001550 <HAL_ADC_ConvCpltCallback+0xe8>)
 80014ca:	f7ff fa35 	bl	8000938 <Verif_Temp>
 80014ce:	2800      	cmp	r0, #0
 80014d0:	d0ed      	beq.n	80014ae <HAL_ADC_ConvCpltCallback+0x46>
			codigoError = 3;
 80014d2:	4b21      	ldr	r3, [pc, #132]	; (8001558 <HAL_ADC_ConvCpltCallback+0xf0>)
 80014d4:	2203      	movs	r2, #3
 80014d6:	e7e6      	b.n	80014a6 <HAL_ADC_ConvCpltCallback+0x3e>
	{								/* sensor de la fase 1 se establece en la*/
									/* configuración inicial del ADC.        */
	case 1:							/* Se establece el sensor de la fase 2.  */
	{
		sConfig.Channel = ADC_CHANNEL_1;
 80014d8:	2301      	movs	r3, #1

/* A partir de aquí se reconfigura y reinicia el ADC.						*/

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 80014da:	4c20      	ldr	r4, [pc, #128]	; (800155c <HAL_ADC_ConvCpltCallback+0xf4>)
		sConfig.Channel = ADC_CHANNEL_0;/* la fase 1 nuevamente.			 */
 80014dc:	9301      	str	r3, [sp, #4]
	  hadc1.Instance = ADC1;
 80014de:	4b20      	ldr	r3, [pc, #128]	; (8001560 <HAL_ADC_ConvCpltCallback+0xf8>)
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
	  hadc1.Init.ContinuousConvMode = ENABLE;
 80014e0:	2601      	movs	r6, #1
	  hadc1.Instance = ADC1;
 80014e2:	6023      	str	r3, [r4, #0]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014e8:	2300      	movs	r3, #0
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc1.Init.NbrOfConversion = 1;
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014ea:	4620      	mov	r0, r4
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014ec:	60a3      	str	r3, [r4, #8]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ee:	7523      	strb	r3, [r4, #20]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014f0:	6063      	str	r3, [r4, #4]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 80014f2:	7326      	strb	r6, [r4, #12]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f4:	61e2      	str	r2, [r4, #28]
	  hadc1.Init.NbrOfConversion = 1;
 80014f6:	6126      	str	r6, [r4, #16]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014f8:	f000 ff7a 	bl	80023f0 <HAL_ADC_Init>
	    Error_Handler();
	  }
	  /** Configure Regular Channel
	  */
	sConfig.Rank = ADC_REGULAR_RANK_1;/* Se configura el proximo canal a     */
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;/* muestrear.           */
 80014fc:	2306      	movs	r3, #6
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014fe:	a901      	add	r1, sp, #4
 8001500:	4620      	mov	r0, r4
	sConfig.Rank = ADC_REGULAR_RANK_1;/* Se configura el proximo canal a     */
 8001502:	9602      	str	r6, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;/* muestrear.           */
 8001504:	9303      	str	r3, [sp, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001506:	f000 fde3 	bl	80020d0 <HAL_ADC_ConfigChannel>
 800150a:	b110      	cbz	r0, 8001512 <HAL_ADC_ConvCpltCallback+0xaa>
	{
		codigoError = 4;
 800150c:	2204      	movs	r2, #4
 800150e:	4b12      	ldr	r3, [pc, #72]	; (8001558 <HAL_ADC_ConvCpltCallback+0xf0>)
 8001510:	601a      	str	r2, [r3, #0]
		Error_Handler();
	}
	HAL_ADC_MspInit(hadc);
 8001512:	4638      	mov	r0, r7
 8001514:	f7ff f890 	bl	8000638 <HAL_ADC_MspInit>
	if(canalADC <=6)				/* Se inicia la conversión por DMA       */
 8001518:	782b      	ldrb	r3, [r5, #0]
 800151a:	2b06      	cmp	r3, #6
 800151c:	d808      	bhi.n	8001530 <HAL_ADC_ConvCpltCallback+0xc8>
	{								/* solo hasta que se lee el sensor de    */
									/* temperatura.							 */
		if(HAL_ADC_Start_DMA(&hadc1, sensorLeido, 2*BUFFER_ADC) != HAL_OK)
 800151e:	221a      	movs	r2, #26
 8001520:	490b      	ldr	r1, [pc, #44]	; (8001550 <HAL_ADC_ConvCpltCallback+0xe8>)
 8001522:	480e      	ldr	r0, [pc, #56]	; (800155c <HAL_ADC_ConvCpltCallback+0xf4>)
 8001524:	f000 feb2 	bl	800228c <HAL_ADC_Start_DMA>
 8001528:	b110      	cbz	r0, 8001530 <HAL_ADC_ConvCpltCallback+0xc8>
		{
			codigoError = 1;
 800152a:	2201      	movs	r2, #1
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <HAL_ADC_ConvCpltCallback+0xf0>)
 800152e:	601a      	str	r2, [r3, #0]
			Error_Handler();
		}
	}
}
 8001530:	b005      	add	sp, #20
 8001532:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sConfig.Channel = ADC_CHANNEL_2;
 8001534:	2302      	movs	r3, #2
 8001536:	e7d0      	b.n	80014da <HAL_ADC_ConvCpltCallback+0x72>
		sConfig.Channel = ADC_CHANNEL_3;
 8001538:	2303      	movs	r3, #3
 800153a:	e7ce      	b.n	80014da <HAL_ADC_ConvCpltCallback+0x72>
		sConfig.Channel = ADC_CHANNEL_4;
 800153c:	2304      	movs	r3, #4
 800153e:	e7cc      	b.n	80014da <HAL_ADC_ConvCpltCallback+0x72>
		sConfig.Channel = ADC_CHANNEL_5;
 8001540:	2305      	movs	r3, #5
 8001542:	e7ca      	b.n	80014da <HAL_ADC_ConvCpltCallback+0x72>
		sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001544:	2310      	movs	r3, #16
 8001546:	e7c8      	b.n	80014da <HAL_ADC_ConvCpltCallback+0x72>
		sConfig.Channel = ADC_CHANNEL_0;/* la fase 1 nuevamente.			 */
 8001548:	2300      	movs	r3, #0
 800154a:	e7c6      	b.n	80014da <HAL_ADC_ConvCpltCallback+0x72>
 800154c:	2000006c 	.word	0x2000006c
 8001550:	2000043c 	.word	0x2000043c
 8001554:	2000039a 	.word	0x2000039a
 8001558:	20000070 	.word	0x20000070
 800155c:	20000314 	.word	0x20000314
 8001560:	40012400 	.word	0x40012400

08001564 <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c1)/* No hace nada	 */
{									/* porque no se está utilizando la		 */
	__asm("nop");					/* interrupción del I2C.				 */
 8001564:	bf00      	nop
}
 8001566:	4770      	bx	lr

08001568 <Error_Handler>:
//	break;
//	}
//	HAL_I2C_Master_Transmit(&hi2c1, dirMaestra, errEnviar, sizeof(errEnviar),
//			10000);
//  /* USER CODE END Error_Handler_Debug */
}
 8001568:	4770      	bx	lr

0800156a <assert_failed>:
{ 
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800156a:	4770      	bx	lr

0800156c <strindex>:
* donde comienza t[].

* @param: s[], t[]
* @retval: índice "i" o 0xff en caso de no encontrar la sub-trama. */
volatile uint8_t strindex(char s[], char t[])/*Determnina la posición en la  */
{									/* que comienza el arreglo t[] dentro del*/
 800156c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t i, j, k;				/* arreglo s[], si el arreglo t[] no se  */
	for (i = 0; s[i] != '\0'; i++)	/* encuentra dentro de s[] entonces		 */
 800156e:	2400      	movs	r4, #0
 8001570:	b2e3      	uxtb	r3, r4
 8001572:	5cc2      	ldrb	r2, [r0, r3]
 8001574:	b912      	cbnz	r2, 800157c <strindex+0x10>
	{								/* devuelve 0xff.						 */
		for (j=i, k=0; t[k]!='\0' && s[j]==t[k]; j++, k++);
		if (k > 0 && t[k] == '\0')
		return i;
	}
	return 0xff;
 8001576:	23ff      	movs	r3, #255	; 0xff
}
 8001578:	4618      	mov	r0, r3
 800157a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800157c:	2600      	movs	r6, #0
 800157e:	b2f2      	uxtb	r2, r6
		for (j=i, k=0; t[k]!='\0' && s[j]==t[k]; j++, k++);
 8001580:	5c8f      	ldrb	r7, [r1, r2]
 8001582:	189d      	adds	r5, r3, r2
 8001584:	b2ed      	uxtb	r5, r5
 8001586:	b12f      	cbz	r7, 8001594 <strindex+0x28>
 8001588:	5d42      	ldrb	r2, [r0, r5]
 800158a:	3601      	adds	r6, #1
 800158c:	42ba      	cmp	r2, r7
 800158e:	d0f6      	beq.n	800157e <strindex+0x12>
 8001590:	3401      	adds	r4, #1
 8001592:	e7ed      	b.n	8001570 <strindex+0x4>
		if (k > 0 && t[k] == '\0')
 8001594:	2a00      	cmp	r2, #0
 8001596:	d0fb      	beq.n	8001590 <strindex+0x24>
 8001598:	e7ee      	b.n	8001578 <strindex+0xc>
	...

0800159c <Selec_Comando>:
{									/* comando a recibir y en función de ese */
 800159c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	volatile uint8_t pos = 0;		/* Variable de uso múltiple para usar como
 800159e:	2300      	movs	r3, #0
 80015a0:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t eComando[T_COMANDO + 1] = {0};/* Arreglo donde se almacena el
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	f88d 300c 	strb.w	r3, [sp, #12]
	while(pos < T_COMANDO)			/* Extrae el comando de la trama recibida*/
 80015aa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	d912      	bls.n	80015d8 <Selec_Comando+0x3c>
	pos = strindex(comandos, (char *) eComando);/* Verifica si el comando    */
 80015b2:	a902      	add	r1, sp, #8
 80015b4:	4820      	ldr	r0, [pc, #128]	; (8001638 <Selec_Comando+0x9c>)
 80015b6:	f7ff ffd9 	bl	800156c <strindex>
 80015ba:	f88d 0007 	strb.w	r0, [sp, #7]
	switch(pos)
 80015be:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b0c      	cmp	r3, #12
 80015c6:	d030      	beq.n	800162a <Selec_Comando+0x8e>
 80015c8:	d816      	bhi.n	80015f8 <Selec_Comando+0x5c>
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d024      	beq.n	8001618 <Selec_Comando+0x7c>
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d02b      	beq.n	800162a <Selec_Comando+0x8e>
 80015d2:	b9b3      	cbnz	r3, 8001602 <Selec_Comando+0x66>
		lTrama = 13;
 80015d4:	240d      	movs	r4, #13
 80015d6:	e020      	b.n	800161a <Selec_Comando+0x7e>
		eComando[pos] = ent[pos];	/* usará luego para determinar el comando*/
 80015d8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80015dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80015e0:	a904      	add	r1, sp, #16
 80015e2:	5c82      	ldrb	r2, [r0, r2]
 80015e4:	440b      	add	r3, r1
 80015e6:	f803 2c08 	strb.w	r2, [r3, #-8]
		pos++;						/* recibido.							 */
 80015ea:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80015ee:	3301      	adds	r3, #1
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	f88d 3007 	strb.w	r3, [sp, #7]
 80015f6:	e7d8      	b.n	80015aa <Selec_Comando+0xe>
	switch(pos)
 80015f8:	2b14      	cmp	r3, #20
 80015fa:	d018      	beq.n	800162e <Selec_Comando+0x92>
 80015fc:	d808      	bhi.n	8001610 <Selec_Comando+0x74>
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d013      	beq.n	800162a <Selec_Comando+0x8e>
		codigoError = 50;
 8001602:	2232      	movs	r2, #50	; 0x32
 8001604:	4b0d      	ldr	r3, [pc, #52]	; (800163c <Selec_Comando+0xa0>)
	uint8_t lTrama = 0;				/* Variable local para la establecer el
 8001606:	2400      	movs	r4, #0
		codigoError = 50;
 8001608:	601a      	str	r2, [r3, #0]
		Error_Handler();
 800160a:	f7ff ffad 	bl	8001568 <Error_Handler>
	break;
 800160e:	e004      	b.n	800161a <Selec_Comando+0x7e>
	switch(pos)
 8001610:	2b18      	cmp	r3, #24
 8001612:	d00e      	beq.n	8001632 <Selec_Comando+0x96>
 8001614:	2b1c      	cmp	r3, #28
 8001616:	d1f4      	bne.n	8001602 <Selec_Comando+0x66>
		lTrama = 25;
 8001618:	2419      	movs	r4, #25
	HAL_I2C_MspDeInit(&hi2c1);	/* Deinicializa y reinicializa el módulo 	 */
 800161a:	4809      	ldr	r0, [pc, #36]	; (8001640 <Selec_Comando+0xa4>)
 800161c:	f7ff fe1e 	bl	800125c <HAL_I2C_MspDeInit>
	MX_I2C1_Init();				/* I2C para poder recibir más mensajes.	 	 */
 8001620:	f7ff fda0 	bl	8001164 <MX_I2C1_Init>
}
 8001624:	4620      	mov	r0, r4
 8001626:	b004      	add	sp, #16
 8001628:	bd10      	pop	{r4, pc}
		lTrama = 4;
 800162a:	2404      	movs	r4, #4
	break;
 800162c:	e7f5      	b.n	800161a <Selec_Comando+0x7e>
		lTrama = 40;				/* En el caso eFTR, se recibirán		 */
 800162e:	2428      	movs	r4, #40	; 0x28
	break;
 8001630:	e7f3      	b.n	800161a <Selec_Comando+0x7e>
		lTrama = 112;
 8001632:	2470      	movs	r4, #112	; 0x70
	break;
 8001634:	e7f1      	b.n	800161a <Selec_Comando+0x7e>
 8001636:	bf00      	nop
 8001638:	200000ed 	.word	0x200000ed
 800163c:	20000070 	.word	0x20000070
 8001640:	200003a0 	.word	0x200003a0

08001644 <Byte2Bcd2>:

* @param: Value
* @retval: Value convertido a BCD. */
uint8_t Byte2Bcd2(uint8_t Value)	/* (Copiada) Función para convertir un   */
{									/* número recibido en formato decimal (en*/
  uint32_t bcdhigh = 0U;			/* un byte) a un número (en un byte) en  */
 8001644:	2300      	movs	r3, #0
  while (Value >= 10U)				/* formato BCD.							 */
 8001646:	2809      	cmp	r0, #9
 8001648:	d803      	bhi.n	8001652 <Byte2Bcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800164a:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 800164e:	b2c0      	uxtb	r0, r0
 8001650:	4770      	bx	lr
    Value -= 10U;
 8001652:	380a      	subs	r0, #10
    bcdhigh++;
 8001654:	3301      	adds	r3, #1
    Value -= 10U;
 8001656:	b2c0      	uxtb	r0, r0
 8001658:	e7f5      	b.n	8001646 <Byte2Bcd2+0x2>
	...

0800165c <Selec_Opera>:
{
 800165c:	b570      	push	{r4, r5, r6, lr}
	uint8_t eComando[T_COMANDO + 1] = {0};/* Arreglo donde se almacena el
 800165e:	2400      	movs	r4, #0
{
 8001660:	b0da      	sub	sp, #360	; 0x168
	int iFase[22] = {0};			/* Arreglo para almacenar la hora de
 8001662:	2258      	movs	r2, #88	; 0x58
 8001664:	4621      	mov	r1, r4
{
 8001666:	4605      	mov	r5, r0
	int tFase[21] = {0};			/* Arreglo para almacenar los tiempos de
 8001668:	ae2f      	add	r6, sp, #188	; 0xbc
	int iFase[22] = {0};			/* Arreglo para almacenar la hora de
 800166a:	a844      	add	r0, sp, #272	; 0x110
	uint8_t eComando[T_COMANDO + 1] = {0};/* Arreglo donde se almacena el
 800166c:	9426      	str	r4, [sp, #152]	; 0x98
 800166e:	f88d 409c 	strb.w	r4, [sp, #156]	; 0x9c
	int iFase[22] = {0};			/* Arreglo para almacenar la hora de
 8001672:	f003 fcd7 	bl	8005024 <memset>
	int tFase[21] = {0};			/* Arreglo para almacenar los tiempos de
 8001676:	2254      	movs	r2, #84	; 0x54
 8001678:	4621      	mov	r1, r4
 800167a:	4630      	mov	r0, r6
 800167c:	f003 fcd2 	bl	8005024 <memset>
	int hSist[7] = {0};				/* Arreglo para almacenar la hora y fecha*
 8001680:	221c      	movs	r2, #28
 8001682:	4621      	mov	r1, r4
 8001684:	a828      	add	r0, sp, #160	; 0xa0
 8001686:	f003 fccd 	bl	8005024 <memset>
	volatile uint8_t pos = 0;		/* Variable de uso múltiple para usar como
 800168a:	f88d 4097 	strb.w	r4, [sp, #151]	; 0x97
	while(pos < T_COMANDO)			/* Extrae el comando de la trama recibida*/
 800168e:	f89d 3097 	ldrb.w	r3, [sp, #151]	; 0x97
 8001692:	2b03      	cmp	r3, #3
 8001694:	d949      	bls.n	800172a <Selec_Opera+0xce>
	pos = strindex(comandos, (char *) eComando);/* Verifica si el comando    */
 8001696:	a926      	add	r1, sp, #152	; 0x98
 8001698:	4897      	ldr	r0, [pc, #604]	; (80018f8 <Selec_Opera+0x29c>)
 800169a:	f7ff ff67 	bl	800156c <strindex>
 800169e:	f88d 0097 	strb.w	r0, [sp, #151]	; 0x97
	switch(pos)						/* Selección de operación a realizar en  */
 80016a2:	f89d 3097 	ldrb.w	r3, [sp, #151]	; 0x97
 80016a6:	4c95      	ldr	r4, [pc, #596]	; (80018fc <Selec_Opera+0x2a0>)
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b0c      	cmp	r3, #12
 80016ac:	f000 80da 	beq.w	8001864 <Selec_Opera+0x208>
 80016b0:	d84b      	bhi.n	800174a <Selec_Opera+0xee>
 80016b2:	2b04      	cmp	r3, #4
 80016b4:	d07d      	beq.n	80017b2 <Selec_Opera+0x156>
 80016b6:	2b08      	cmp	r3, #8
 80016b8:	f000 80cc 	beq.w	8001854 <Selec_Opera+0x1f8>
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d14b      	bne.n	8001758 <Selec_Opera+0xfc>
		if(tTrama != 13)			/* Forma indirecta de comparar el comando*/
 80016c0:	7823      	ldrb	r3, [r4, #0]
 80016c2:	2b0d      	cmp	r3, #13
 80016c4:	d128      	bne.n	8001718 <Selec_Opera+0xbc>
		pos = sscanf(ent, "%s %d %d %d %d %d %d %d", eComando, &hSist[0], &hSist[1],
 80016c6:	ab2e      	add	r3, sp, #184	; 0xb8
 80016c8:	9305      	str	r3, [sp, #20]
 80016ca:	ab2d      	add	r3, sp, #180	; 0xb4
 80016cc:	9304      	str	r3, [sp, #16]
 80016ce:	ab2c      	add	r3, sp, #176	; 0xb0
 80016d0:	9303      	str	r3, [sp, #12]
 80016d2:	ab2b      	add	r3, sp, #172	; 0xac
 80016d4:	9302      	str	r3, [sp, #8]
 80016d6:	ab2a      	add	r3, sp, #168	; 0xa8
 80016d8:	9301      	str	r3, [sp, #4]
 80016da:	ab29      	add	r3, sp, #164	; 0xa4
 80016dc:	aa26      	add	r2, sp, #152	; 0x98
 80016de:	4988      	ldr	r1, [pc, #544]	; (8001900 <Selec_Opera+0x2a4>)
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	4628      	mov	r0, r5
 80016e4:	ab28      	add	r3, sp, #160	; 0xa0
 80016e6:	f003 fca5 	bl	8005034 <siscanf>
 80016ea:	b2c0      	uxtb	r0, r0
 80016ec:	f88d 0097 	strb.w	r0, [sp, #151]	; 0x97
		fTiempo.hSistema.Hours = Byte2Bcd2((uint8_t) hSist[0]);
 80016f0:	f89d 00a0 	ldrb.w	r0, [sp, #160]	; 0xa0
 80016f4:	f7ff ffa6 	bl	8001644 <Byte2Bcd2>
 80016f8:	4982      	ldr	r1, [pc, #520]	; (8001904 <Selec_Opera+0x2a8>)
 80016fa:	7008      	strb	r0, [r1, #0]
		fTiempo.hSistema.Minutes = Byte2Bcd2((uint8_t) hSist[1]);
 80016fc:	f89d 00a4 	ldrb.w	r0, [sp, #164]	; 0xa4
 8001700:	f7ff ffa0 	bl	8001644 <Byte2Bcd2>
 8001704:	7048      	strb	r0, [r1, #1]
		fTiempo.hSistema.Seconds = Byte2Bcd2((uint8_t) hSist[2]);
 8001706:	f89d 00a8 	ldrb.w	r0, [sp, #168]	; 0xa8
 800170a:	f7ff ff9b 	bl	8001644 <Byte2Bcd2>
		HAL_RTC_SetTime(&hrtc, &fTiempo.hSistema, RTC_FORMAT_BCD);
 800170e:	2201      	movs	r2, #1
		fTiempo.hSistema.Seconds = Byte2Bcd2((uint8_t) hSist[2]);
 8001710:	7088      	strb	r0, [r1, #2]
		HAL_RTC_SetTime(&hrtc, &fTiempo.hSistema, RTC_FORMAT_BCD);
 8001712:	487d      	ldr	r0, [pc, #500]	; (8001908 <Selec_Opera+0x2ac>)
 8001714:	f003 f922 	bl	800495c <HAL_RTC_SetTime>
	tTrama = 4;						/* Vuelve a configurar la longitud de la
 8001718:	2304      	movs	r3, #4
	HAL_I2C_MspDeInit(&hi2c1);		/* Deinicializa y reinicializa el módulo */
 800171a:	487c      	ldr	r0, [pc, #496]	; (800190c <Selec_Opera+0x2b0>)
	tTrama = 4;						/* Vuelve a configurar la longitud de la
 800171c:	7023      	strb	r3, [r4, #0]
	HAL_I2C_MspDeInit(&hi2c1);		/* Deinicializa y reinicializa el módulo */
 800171e:	f7ff fd9d 	bl	800125c <HAL_I2C_MspDeInit>
	MX_I2C1_Init();					/* I2C para poder recibir más mensajes.	 */
 8001722:	f7ff fd1f 	bl	8001164 <MX_I2C1_Init>
}
 8001726:	b05a      	add	sp, #360	; 0x168
 8001728:	bd70      	pop	{r4, r5, r6, pc}
		eComando[pos] = ent[pos];	/* usará luego para determinar el comando*/
 800172a:	f89d 2097 	ldrb.w	r2, [sp, #151]	; 0x97
 800172e:	f89d 3097 	ldrb.w	r3, [sp, #151]	; 0x97
 8001732:	a95a      	add	r1, sp, #360	; 0x168
 8001734:	5caa      	ldrb	r2, [r5, r2]
 8001736:	440b      	add	r3, r1
 8001738:	f803 2cd0 	strb.w	r2, [r3, #-208]
		pos++;						/* recibido.							 */
 800173c:	f89d 3097 	ldrb.w	r3, [sp, #151]	; 0x97
 8001740:	3301      	adds	r3, #1
 8001742:	b2db      	uxtb	r3, r3
 8001744:	f88d 3097 	strb.w	r3, [sp, #151]	; 0x97
 8001748:	e7a1      	b.n	800168e <Selec_Opera+0x32>
	switch(pos)						/* Selección de operación a realizar en  */
 800174a:	2b14      	cmp	r3, #20
 800174c:	f000 8099 	beq.w	8001882 <Selec_Opera+0x226>
 8001750:	d805      	bhi.n	800175e <Selec_Opera+0x102>
 8001752:	2b10      	cmp	r3, #16
 8001754:	f000 808e 	beq.w	8001874 <Selec_Opera+0x218>
		codigoError = 6;			/* implementado                          */
 8001758:	4b6d      	ldr	r3, [pc, #436]	; (8001910 <Selec_Opera+0x2b4>)
 800175a:	2206      	movs	r2, #6
 800175c:	e22c      	b.n	8001bb8 <Selec_Opera+0x55c>
	switch(pos)						/* Selección de operación a realizar en  */
 800175e:	2b18      	cmp	r3, #24
 8001760:	f000 80e2 	beq.w	8001928 <Selec_Opera+0x2cc>
 8001764:	2b1c      	cmp	r3, #28
 8001766:	d1f7      	bne.n	8001758 <Selec_Opera+0xfc>
		if(tTrama != 25)			/* Forma indirecta de comparar el comando*/
 8001768:	7823      	ldrb	r3, [r4, #0]
 800176a:	2b19      	cmp	r3, #25
 800176c:	d1d4      	bne.n	8001718 <Selec_Opera+0xbc>
		pos = sscanf(ent, "%s %d %d %d %d %d %d %d", eComando, &iFase[18],
 800176e:	ab43      	add	r3, sp, #268	; 0x10c
 8001770:	9305      	str	r3, [sp, #20]
 8001772:	ab42      	add	r3, sp, #264	; 0x108
 8001774:	9304      	str	r3, [sp, #16]
 8001776:	ab41      	add	r3, sp, #260	; 0x104
 8001778:	9303      	str	r3, [sp, #12]
 800177a:	ab59      	add	r3, sp, #356	; 0x164
 800177c:	9302      	str	r3, [sp, #8]
 800177e:	ab58      	add	r3, sp, #352	; 0x160
 8001780:	9301      	str	r3, [sp, #4]
 8001782:	ab57      	add	r3, sp, #348	; 0x15c
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	aa26      	add	r2, sp, #152	; 0x98
 8001788:	ab56      	add	r3, sp, #344	; 0x158
 800178a:	495d      	ldr	r1, [pc, #372]	; (8001900 <Selec_Opera+0x2a4>)
 800178c:	4628      	mov	r0, r5
 800178e:	f003 fc51 	bl	8005034 <siscanf>
		switch(iFase[18])
 8001792:	9b56      	ldr	r3, [sp, #344]	; 0x158
		pos = sscanf(ent, "%s %d %d %d %d %d %d %d", eComando, &iFase[18],
 8001794:	b2c0      	uxtb	r0, r0
		switch(iFase[18])
 8001796:	3b01      	subs	r3, #1
		pos = sscanf(ent, "%s %d %d %d %d %d %d %d", eComando, &iFase[18],
 8001798:	f88d 0097 	strb.w	r0, [sp, #151]	; 0x97
		switch(iFase[18])
 800179c:	2b05      	cmp	r3, #5
 800179e:	f200 8209 	bhi.w	8001bb4 <Selec_Opera+0x558>
 80017a2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80017a6:	0177      	.short	0x0177
 80017a8:	01a7018f 	.word	0x01a7018f
 80017ac:	01d701bf 	.word	0x01d701bf
 80017b0:	01ef      	.short	0x01ef
		if(tTrama != 25)			/* Forma indirecta de comparar el comando*/
 80017b2:	7823      	ldrb	r3, [r4, #0]
 80017b4:	2b19      	cmp	r3, #25
 80017b6:	d1af      	bne.n	8001718 <Selec_Opera+0xbc>
		pos = sscanf(ent, "%s %d %d %d %d %d %d %d", eComando, &hSist[0], &hSist[1],
 80017b8:	ab2e      	add	r3, sp, #184	; 0xb8
 80017ba:	9305      	str	r3, [sp, #20]
 80017bc:	ab2d      	add	r3, sp, #180	; 0xb4
 80017be:	9304      	str	r3, [sp, #16]
 80017c0:	ab2c      	add	r3, sp, #176	; 0xb0
 80017c2:	9303      	str	r3, [sp, #12]
 80017c4:	ab2b      	add	r3, sp, #172	; 0xac
 80017c6:	9302      	str	r3, [sp, #8]
 80017c8:	ab2a      	add	r3, sp, #168	; 0xa8
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	ab29      	add	r3, sp, #164	; 0xa4
 80017ce:	494c      	ldr	r1, [pc, #304]	; (8001900 <Selec_Opera+0x2a4>)
 80017d0:	aa26      	add	r2, sp, #152	; 0x98
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	4628      	mov	r0, r5
 80017d6:	ab28      	add	r3, sp, #160	; 0xa0
 80017d8:	f003 fc2c 	bl	8005034 <siscanf>
 80017dc:	b2c0      	uxtb	r0, r0
 80017de:	f88d 0097 	strb.w	r0, [sp, #151]	; 0x97
		fTiempo.hSistema.Hours = Byte2Bcd2((uint8_t) hSist[0]);
 80017e2:	f89d 00a0 	ldrb.w	r0, [sp, #160]	; 0xa0
 80017e6:	f7ff ff2d 	bl	8001644 <Byte2Bcd2>
 80017ea:	4a46      	ldr	r2, [pc, #280]	; (8001904 <Selec_Opera+0x2a8>)
 80017ec:	7010      	strb	r0, [r2, #0]
		fTiempo.hSistema.Minutes = Byte2Bcd2((uint8_t) hSist[1]);
 80017ee:	f89d 00a4 	ldrb.w	r0, [sp, #164]	; 0xa4
 80017f2:	f7ff ff27 	bl	8001644 <Byte2Bcd2>
 80017f6:	7050      	strb	r0, [r2, #1]
		fTiempo.hSistema.Seconds = Byte2Bcd2((uint8_t) hSist[2]);
 80017f8:	f89d 00a8 	ldrb.w	r0, [sp, #168]	; 0xa8
 80017fc:	f7ff ff22 	bl	8001644 <Byte2Bcd2>
 8001800:	7090      	strb	r0, [r2, #2]
		fFecha.dSistema.Date = Byte2Bcd2((uint8_t) hSist[3]);
 8001802:	f89d 00ac 	ldrb.w	r0, [sp, #172]	; 0xac
 8001806:	f7ff ff1d 	bl	8001644 <Byte2Bcd2>
 800180a:	4942      	ldr	r1, [pc, #264]	; (8001914 <Selec_Opera+0x2b8>)
 800180c:	7088      	strb	r0, [r1, #2]
		fFecha.dSistema.Month = Byte2Bcd2((uint8_t) hSist[4]);
 800180e:	f89d 00b0 	ldrb.w	r0, [sp, #176]	; 0xb0
 8001812:	f7ff ff17 	bl	8001644 <Byte2Bcd2>
 8001816:	7048      	strb	r0, [r1, #1]
		fFecha.dSistema.Year = Byte2Bcd2((uint8_t) hSist[5]);
 8001818:	f89d 00b4 	ldrb.w	r0, [sp, #180]	; 0xb4
 800181c:	f7ff ff12 	bl	8001644 <Byte2Bcd2>
 8001820:	70c8      	strb	r0, [r1, #3]
		fFecha.dSistema.WeekDay = Byte2Bcd2((uint8_t) hSist[6]);
 8001822:	f89d 00b8 	ldrb.w	r0, [sp, #184]	; 0xb8
 8001826:	f7ff ff0d 	bl	8001644 <Byte2Bcd2>
 800182a:	7008      	strb	r0, [r1, #0]
		  USU_RTC_Init(&fTiempo.hSistema, &fFecha.dSistema);
 800182c:	4610      	mov	r0, r2
 800182e:	f000 fa15 	bl	8001c5c <USU_RTC_Init>
		__HAL_RTC_ALARM_ENABLE_IT(&hrtc,RTC_IT_SEC);/* Se habilita la        */
 8001832:	4b35      	ldr	r3, [pc, #212]	; (8001908 <Selec_Opera+0x2ac>)
		HAL_I2C_MspDeInit(&hi2c1);	/* Deinicializa y reinicializa el módulo */
 8001834:	4835      	ldr	r0, [pc, #212]	; (800190c <Selec_Opera+0x2b0>)
		__HAL_RTC_ALARM_ENABLE_IT(&hrtc,RTC_IT_SEC);/* Se habilita la        */
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	6813      	ldr	r3, [r2, #0]
 800183a:	f043 0301 	orr.w	r3, r3, #1
 800183e:	6013      	str	r3, [r2, #0]
		CLEAR_BIT(RTC->CRL,RTC_CRL_CNF);	/* interrupción del RTC cada     */
 8001840:	4a35      	ldr	r2, [pc, #212]	; (8001918 <Selec_Opera+0x2bc>)
 8001842:	6853      	ldr	r3, [r2, #4]
 8001844:	f023 0310 	bic.w	r3, r3, #16
 8001848:	6053      	str	r3, [r2, #4]
		HAL_I2C_MspDeInit(&hi2c1);	/* Deinicializa y reinicializa el módulo */
 800184a:	f7ff fd07 	bl	800125c <HAL_I2C_MspDeInit>
		MX_I2C1_Init();				/* I2C para poder recibir más mensajes.	 */
 800184e:	f7ff fc89 	bl	8001164 <MX_I2C1_Init>
	break;
 8001852:	e761      	b.n	8001718 <Selec_Opera+0xbc>
		if(tTrama != 4)				/* Forma indirecta de comparar el comando*/
 8001854:	7823      	ldrb	r3, [r4, #0]
 8001856:	2b04      	cmp	r3, #4
 8001858:	f47f af5e 	bne.w	8001718 <Selec_Opera+0xbc>
		HAL_RTC_DeInit(&hrtc);
 800185c:	482a      	ldr	r0, [pc, #168]	; (8001908 <Selec_Opera+0x2ac>)
 800185e:	f003 fb5b 	bl	8004f18 <HAL_RTC_DeInit>
	break;
 8001862:	e759      	b.n	8001718 <Selec_Opera+0xbc>
		if(tTrama != 4)				/* Forma indirecta de comparar el comando*/
 8001864:	7823      	ldrb	r3, [r4, #0]
 8001866:	2b04      	cmp	r3, #4
 8001868:	f47f af56 	bne.w	8001718 <Selec_Opera+0xbc>
		MODO_FASE = false;
 800186c:	2200      	movs	r2, #0
 800186e:	4b2b      	ldr	r3, [pc, #172]	; (800191c <Selec_Opera+0x2c0>)
		MODO_FASE = true;
 8001870:	649a      	str	r2, [r3, #72]	; 0x48
	break;
 8001872:	e751      	b.n	8001718 <Selec_Opera+0xbc>
		if(tTrama != 4)				/* Forma indirecta de comparar el comando*/
 8001874:	7823      	ldrb	r3, [r4, #0]
 8001876:	2b04      	cmp	r3, #4
 8001878:	f47f af4e 	bne.w	8001718 <Selec_Opera+0xbc>
		MODO_FASE = true;
 800187c:	4b27      	ldr	r3, [pc, #156]	; (800191c <Selec_Opera+0x2c0>)
 800187e:	2201      	movs	r2, #1
 8001880:	e7f6      	b.n	8001870 <Selec_Opera+0x214>
		pos = sscanf(ent, "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d",
 8001882:	4b27      	ldr	r3, [pc, #156]	; (8001920 <Selec_Opera+0x2c4>)
 8001884:	4927      	ldr	r1, [pc, #156]	; (8001924 <Selec_Opera+0x2c8>)
 8001886:	1f1a      	subs	r2, r3, #4
 8001888:	920f      	str	r2, [sp, #60]	; 0x3c
 800188a:	f1a3 0208 	sub.w	r2, r3, #8
 800188e:	920e      	str	r2, [sp, #56]	; 0x38
 8001890:	f1a3 020c 	sub.w	r2, r3, #12
 8001894:	920d      	str	r2, [sp, #52]	; 0x34
 8001896:	f1a3 0210 	sub.w	r2, r3, #16
 800189a:	920c      	str	r2, [sp, #48]	; 0x30
 800189c:	f1a3 0214 	sub.w	r2, r3, #20
 80018a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80018a2:	f1a3 0218 	sub.w	r2, r3, #24
 80018a6:	920a      	str	r2, [sp, #40]	; 0x28
 80018a8:	f1a3 021c 	sub.w	r2, r3, #28
 80018ac:	9209      	str	r2, [sp, #36]	; 0x24
 80018ae:	f1a3 0220 	sub.w	r2, r3, #32
 80018b2:	9208      	str	r2, [sp, #32]
 80018b4:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 80018b8:	9207      	str	r2, [sp, #28]
 80018ba:	f1a3 0228 	sub.w	r2, r3, #40	; 0x28
 80018be:	9206      	str	r2, [sp, #24]
 80018c0:	f1a3 022c 	sub.w	r2, r3, #44	; 0x2c
 80018c4:	9205      	str	r2, [sp, #20]
 80018c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80018ca:	9204      	str	r2, [sp, #16]
 80018cc:	f1a3 0234 	sub.w	r2, r3, #52	; 0x34
 80018d0:	9203      	str	r2, [sp, #12]
 80018d2:	f1a3 0238 	sub.w	r2, r3, #56	; 0x38
 80018d6:	9202      	str	r2, [sp, #8]
 80018d8:	f1a3 023c 	sub.w	r2, r3, #60	; 0x3c
 80018dc:	9201      	str	r2, [sp, #4]
 80018de:	f1a3 0240 	sub.w	r2, r3, #64	; 0x40
 80018e2:	9310      	str	r3, [sp, #64]	; 0x40
 80018e4:	9200      	str	r2, [sp, #0]
 80018e6:	3b44      	subs	r3, #68	; 0x44
 80018e8:	aa26      	add	r2, sp, #152	; 0x98
 80018ea:	4628      	mov	r0, r5
 80018ec:	f003 fba2 	bl	8005034 <siscanf>
 80018f0:	b2c0      	uxtb	r0, r0
 80018f2:	f88d 0097 	strb.w	r0, [sp, #151]	; 0x97
	break;
 80018f6:	e70f      	b.n	8001718 <Selec_Opera+0xbc>
 80018f8:	200000ed 	.word	0x200000ed
 80018fc:	2000010e 	.word	0x2000010e
 8001900:	08005c3c 	.word	0x08005c3c
 8001904:	20000470 	.word	0x20000470
 8001908:	200004a8 	.word	0x200004a8
 800190c:	200003a0 	.word	0x200003a0
 8001910:	20000070 	.word	0x20000070
 8001914:	20000485 	.word	0x20000485
 8001918:	40002800 	.word	0x40002800
 800191c:	20000020 	.word	0x20000020
 8001920:	20000064 	.word	0x20000064
 8001924:	08005c54 	.word	0x08005c54
		if(tTrama != 112)			/* Forma indirecta de comparar el comando*/
 8001928:	7823      	ldrb	r3, [r4, #0]
 800192a:	2b70      	cmp	r3, #112	; 0x70
 800192c:	f47f aef4 	bne.w	8001718 <Selec_Opera+0xbc>
		pos = sscanf(ent, "%s %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d",
 8001930:	ab40      	add	r3, sp, #256	; 0x100
 8001932:	9322      	str	r3, [sp, #136]	; 0x88
 8001934:	ab3f      	add	r3, sp, #252	; 0xfc
 8001936:	9321      	str	r3, [sp, #132]	; 0x84
 8001938:	ab3e      	add	r3, sp, #248	; 0xf8
 800193a:	9320      	str	r3, [sp, #128]	; 0x80
 800193c:	ab55      	add	r3, sp, #340	; 0x154
 800193e:	931f      	str	r3, [sp, #124]	; 0x7c
 8001940:	ab54      	add	r3, sp, #336	; 0x150
 8001942:	931e      	str	r3, [sp, #120]	; 0x78
 8001944:	ab53      	add	r3, sp, #332	; 0x14c
 8001946:	931d      	str	r3, [sp, #116]	; 0x74
 8001948:	ab3d      	add	r3, sp, #244	; 0xf4
 800194a:	931c      	str	r3, [sp, #112]	; 0x70
 800194c:	ab3c      	add	r3, sp, #240	; 0xf0
 800194e:	931b      	str	r3, [sp, #108]	; 0x6c
 8001950:	ab3b      	add	r3, sp, #236	; 0xec
 8001952:	931a      	str	r3, [sp, #104]	; 0x68
 8001954:	ab52      	add	r3, sp, #328	; 0x148
 8001956:	9319      	str	r3, [sp, #100]	; 0x64
 8001958:	ab51      	add	r3, sp, #324	; 0x144
 800195a:	9318      	str	r3, [sp, #96]	; 0x60
 800195c:	ab50      	add	r3, sp, #320	; 0x140
 800195e:	9317      	str	r3, [sp, #92]	; 0x5c
 8001960:	ab3a      	add	r3, sp, #232	; 0xe8
 8001962:	9316      	str	r3, [sp, #88]	; 0x58
 8001964:	ab39      	add	r3, sp, #228	; 0xe4
 8001966:	9315      	str	r3, [sp, #84]	; 0x54
 8001968:	ab38      	add	r3, sp, #224	; 0xe0
 800196a:	9314      	str	r3, [sp, #80]	; 0x50
 800196c:	ab4f      	add	r3, sp, #316	; 0x13c
 800196e:	9313      	str	r3, [sp, #76]	; 0x4c
 8001970:	ab4e      	add	r3, sp, #312	; 0x138
 8001972:	9312      	str	r3, [sp, #72]	; 0x48
 8001974:	ab4d      	add	r3, sp, #308	; 0x134
 8001976:	9311      	str	r3, [sp, #68]	; 0x44
 8001978:	ab37      	add	r3, sp, #220	; 0xdc
 800197a:	9310      	str	r3, [sp, #64]	; 0x40
 800197c:	ab36      	add	r3, sp, #216	; 0xd8
 800197e:	930f      	str	r3, [sp, #60]	; 0x3c
 8001980:	ab35      	add	r3, sp, #212	; 0xd4
 8001982:	930e      	str	r3, [sp, #56]	; 0x38
 8001984:	ab4c      	add	r3, sp, #304	; 0x130
 8001986:	930d      	str	r3, [sp, #52]	; 0x34
 8001988:	ab4b      	add	r3, sp, #300	; 0x12c
 800198a:	930c      	str	r3, [sp, #48]	; 0x30
 800198c:	ab4a      	add	r3, sp, #296	; 0x128
 800198e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001990:	ab34      	add	r3, sp, #208	; 0xd0
 8001992:	930a      	str	r3, [sp, #40]	; 0x28
 8001994:	ab33      	add	r3, sp, #204	; 0xcc
 8001996:	9309      	str	r3, [sp, #36]	; 0x24
 8001998:	ab32      	add	r3, sp, #200	; 0xc8
 800199a:	9308      	str	r3, [sp, #32]
 800199c:	ab49      	add	r3, sp, #292	; 0x124
 800199e:	9307      	str	r3, [sp, #28]
 80019a0:	ab48      	add	r3, sp, #288	; 0x120
 80019a2:	9306      	str	r3, [sp, #24]
 80019a4:	ab47      	add	r3, sp, #284	; 0x11c
 80019a6:	9305      	str	r3, [sp, #20]
 80019a8:	ab31      	add	r3, sp, #196	; 0xc4
 80019aa:	9304      	str	r3, [sp, #16]
 80019ac:	ab30      	add	r3, sp, #192	; 0xc0
 80019ae:	e9cd 6302 	strd	r6, r3, [sp, #8]
 80019b2:	ab46      	add	r3, sp, #280	; 0x118
 80019b4:	9301      	str	r3, [sp, #4]
 80019b6:	ab45      	add	r3, sp, #276	; 0x114
 80019b8:	4981      	ldr	r1, [pc, #516]	; (8001bc0 <Selec_Opera+0x564>)
 80019ba:	aa26      	add	r2, sp, #152	; 0x98
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	4628      	mov	r0, r5
 80019c0:	ab44      	add	r3, sp, #272	; 0x110
 80019c2:	f003 fb37 	bl	8005034 <siscanf>
 80019c6:	b2c0      	uxtb	r0, r0
 80019c8:	f88d 0097 	strb.w	r0, [sp, #151]	; 0x97
		fTiempo.tFase1.Hours = Byte2Bcd2((uint8_t) iFase[0]);/* Tiempos para */
 80019cc:	f89d 0110 	ldrb.w	r0, [sp, #272]	; 0x110
 80019d0:	f7ff fe38 	bl	8001644 <Byte2Bcd2>
 80019d4:	4a7b      	ldr	r2, [pc, #492]	; (8001bc4 <Selec_Opera+0x568>)
 80019d6:	70d0      	strb	r0, [r2, #3]
		fTiempo.tFase1.Minutes = Byte2Bcd2((uint8_t) iFase[1]);/* fase 1.	 */
 80019d8:	f89d 0114 	ldrb.w	r0, [sp, #276]	; 0x114
 80019dc:	f7ff fe32 	bl	8001644 <Byte2Bcd2>
 80019e0:	7110      	strb	r0, [r2, #4]
		fTiempo.tFase1.Seconds = Byte2Bcd2((uint8_t) iFase[2]);
 80019e2:	f89d 0118 	ldrb.w	r0, [sp, #280]	; 0x118
 80019e6:	f7ff fe2d 	bl	8001644 <Byte2Bcd2>
 80019ea:	7150      	strb	r0, [r2, #5]
		fTiempo.tFase2.Hours = Byte2Bcd2((uint8_t) iFase[3]);/* Tiempos para */
 80019ec:	f89d 011c 	ldrb.w	r0, [sp, #284]	; 0x11c
 80019f0:	f7ff fe28 	bl	8001644 <Byte2Bcd2>
 80019f4:	7190      	strb	r0, [r2, #6]
		fTiempo.tFase2.Minutes = Byte2Bcd2((uint8_t) iFase[4]);/* fase 2.	 */
 80019f6:	f89d 0120 	ldrb.w	r0, [sp, #288]	; 0x120
 80019fa:	f7ff fe23 	bl	8001644 <Byte2Bcd2>
 80019fe:	71d0      	strb	r0, [r2, #7]
		fTiempo.tFase2.Seconds = Byte2Bcd2((uint8_t) iFase[5]);
 8001a00:	f89d 0124 	ldrb.w	r0, [sp, #292]	; 0x124
 8001a04:	f7ff fe1e 	bl	8001644 <Byte2Bcd2>
 8001a08:	7210      	strb	r0, [r2, #8]
		fTiempo.tFase3.Hours = Byte2Bcd2((uint8_t) iFase[6]);/* Tiempos para */
 8001a0a:	f89d 0128 	ldrb.w	r0, [sp, #296]	; 0x128
 8001a0e:	f7ff fe19 	bl	8001644 <Byte2Bcd2>
 8001a12:	7250      	strb	r0, [r2, #9]
		fTiempo.tFase3.Minutes = Byte2Bcd2((uint8_t) iFase[7]);/* fase 3.	 */
 8001a14:	f89d 012c 	ldrb.w	r0, [sp, #300]	; 0x12c
 8001a18:	f7ff fe14 	bl	8001644 <Byte2Bcd2>
 8001a1c:	7290      	strb	r0, [r2, #10]
		fTiempo.tFase3.Seconds = Byte2Bcd2((uint8_t) iFase[8]);
 8001a1e:	f89d 0130 	ldrb.w	r0, [sp, #304]	; 0x130
 8001a22:	f7ff fe0f 	bl	8001644 <Byte2Bcd2>
 8001a26:	72d0      	strb	r0, [r2, #11]
		fTiempo.tFase4.Hours = Byte2Bcd2((uint8_t) iFase[9]);/* Tiempos para */
 8001a28:	f89d 0134 	ldrb.w	r0, [sp, #308]	; 0x134
 8001a2c:	f7ff fe0a 	bl	8001644 <Byte2Bcd2>
 8001a30:	7310      	strb	r0, [r2, #12]
		fTiempo.tFase4.Minutes = Byte2Bcd2((uint8_t) iFase[10]);/* fase 4.	 */
 8001a32:	f89d 0138 	ldrb.w	r0, [sp, #312]	; 0x138
 8001a36:	f7ff fe05 	bl	8001644 <Byte2Bcd2>
 8001a3a:	7350      	strb	r0, [r2, #13]
		fTiempo.tFase4.Seconds = Byte2Bcd2((uint8_t) iFase[11]);
 8001a3c:	f89d 013c 	ldrb.w	r0, [sp, #316]	; 0x13c
 8001a40:	f7ff fe00 	bl	8001644 <Byte2Bcd2>
 8001a44:	7390      	strb	r0, [r2, #14]
		fTiempo.tFase5.Hours = Byte2Bcd2((uint8_t) iFase[12]);/* Tiempos para*/
 8001a46:	f89d 0140 	ldrb.w	r0, [sp, #320]	; 0x140
 8001a4a:	f7ff fdfb 	bl	8001644 <Byte2Bcd2>
 8001a4e:	73d0      	strb	r0, [r2, #15]
		fTiempo.tFase5.Minutes = Byte2Bcd2((uint8_t) iFase[13]);/* fase 5.	 */
 8001a50:	f89d 0144 	ldrb.w	r0, [sp, #324]	; 0x144
 8001a54:	f7ff fdf6 	bl	8001644 <Byte2Bcd2>
 8001a58:	7410      	strb	r0, [r2, #16]
		fTiempo.tFase5.Seconds = Byte2Bcd2((uint8_t) iFase[14]);
 8001a5a:	f89d 0148 	ldrb.w	r0, [sp, #328]	; 0x148
 8001a5e:	f7ff fdf1 	bl	8001644 <Byte2Bcd2>
 8001a62:	7450      	strb	r0, [r2, #17]
		fTiempo.tFase6.Hours = Byte2Bcd2((uint8_t) iFase[15]);/* Tiempos para*/
 8001a64:	f89d 014c 	ldrb.w	r0, [sp, #332]	; 0x14c
 8001a68:	f7ff fdec 	bl	8001644 <Byte2Bcd2>
 8001a6c:	7490      	strb	r0, [r2, #18]
		fTiempo.tFase6.Minutes = Byte2Bcd2((uint8_t) iFase[16]);/* fase 6.	 */
 8001a6e:	f89d 0150 	ldrb.w	r0, [sp, #336]	; 0x150
 8001a72:	f7ff fde7 	bl	8001644 <Byte2Bcd2>
 8001a76:	74d0      	strb	r0, [r2, #19]
		fTiempo.tFase6.Seconds = Byte2Bcd2((uint8_t) iFase[17]);
 8001a78:	f89d 0154 	ldrb.w	r0, [sp, #340]	; 0x154
 8001a7c:	f7ff fde2 	bl	8001644 <Byte2Bcd2>
 8001a80:	2300      	movs	r3, #0
 8001a82:	7510      	strb	r0, [r2, #20]
			fasesTiempo[cont] = tFase[cont];/* vector correspondiente para   */
 8001a84:	4a50      	ldr	r2, [pc, #320]	; (8001bc8 <Selec_Opera+0x56c>)
 8001a86:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001a8a:	5499      	strb	r1, [r3, r2]
 8001a8c:	3301      	adds	r3, #1
		for(uint8_t cont = 0; cont <= 17; cont++)/* Asigna los tiempos de	 */
 8001a8e:	2b12      	cmp	r3, #18
 8001a90:	d1f9      	bne.n	8001a86 <Selec_Opera+0x42a>
 8001a92:	e641      	b.n	8001718 <Selec_Opera+0xbc>
			fTiempo.tFase1.Hours = Byte2Bcd2((uint8_t) iFase[19]);/* Tiempos */
 8001a94:	f89d 015c 	ldrb.w	r0, [sp, #348]	; 0x15c
 8001a98:	f7ff fdd4 	bl	8001644 <Byte2Bcd2>
 8001a9c:	4a49      	ldr	r2, [pc, #292]	; (8001bc4 <Selec_Opera+0x568>)
 8001a9e:	70d0      	strb	r0, [r2, #3]
			fTiempo.tFase1.Minutes = Byte2Bcd2((uint8_t) iFase[20]);/* para  */
 8001aa0:	f89d 0160 	ldrb.w	r0, [sp, #352]	; 0x160
 8001aa4:	f7ff fdce 	bl	8001644 <Byte2Bcd2>
 8001aa8:	7110      	strb	r0, [r2, #4]
			fTiempo.tFase1.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001aaa:	f89d 0164 	ldrb.w	r0, [sp, #356]	; 0x164
 8001aae:	f7ff fdc9 	bl	8001644 <Byte2Bcd2>
			fasesTiempo[0] = tFase[18];/* Tiempos de duración de encendido 	 */
 8001ab2:	4b45      	ldr	r3, [pc, #276]	; (8001bc8 <Selec_Opera+0x56c>)
			fTiempo.tFase1.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001ab4:	7150      	strb	r0, [r2, #5]
			fasesTiempo[0] = tFase[18];/* Tiempos de duración de encendido 	 */
 8001ab6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8001ab8:	701a      	strb	r2, [r3, #0]
			fasesTiempo[1] = tFase[19];/* para la fase 1.					 */
 8001aba:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8001abc:	705a      	strb	r2, [r3, #1]
			fasesTiempo[2] = tFase[20];
 8001abe:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8001ac0:	709a      	strb	r2, [r3, #2]
		break;
 8001ac2:	e629      	b.n	8001718 <Selec_Opera+0xbc>
			fTiempo.tFase2.Hours = Byte2Bcd2((uint8_t) iFase[19]);/* Tiempos */
 8001ac4:	f89d 015c 	ldrb.w	r0, [sp, #348]	; 0x15c
 8001ac8:	f7ff fdbc 	bl	8001644 <Byte2Bcd2>
 8001acc:	4a3d      	ldr	r2, [pc, #244]	; (8001bc4 <Selec_Opera+0x568>)
 8001ace:	7190      	strb	r0, [r2, #6]
			fTiempo.tFase2.Minutes = Byte2Bcd2((uint8_t) iFase[20]);/* para  */
 8001ad0:	f89d 0160 	ldrb.w	r0, [sp, #352]	; 0x160
 8001ad4:	f7ff fdb6 	bl	8001644 <Byte2Bcd2>
 8001ad8:	71d0      	strb	r0, [r2, #7]
			fTiempo.tFase2.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001ada:	f89d 0164 	ldrb.w	r0, [sp, #356]	; 0x164
 8001ade:	f7ff fdb1 	bl	8001644 <Byte2Bcd2>
			fasesTiempo[3] = tFase[18];
 8001ae2:	4b39      	ldr	r3, [pc, #228]	; (8001bc8 <Selec_Opera+0x56c>)
			fTiempo.tFase2.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001ae4:	7210      	strb	r0, [r2, #8]
			fasesTiempo[3] = tFase[18];
 8001ae6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8001ae8:	70da      	strb	r2, [r3, #3]
			fasesTiempo[4] = tFase[19];
 8001aea:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8001aec:	711a      	strb	r2, [r3, #4]
			fasesTiempo[5] = tFase[20];
 8001aee:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8001af0:	715a      	strb	r2, [r3, #5]
		break;
 8001af2:	e611      	b.n	8001718 <Selec_Opera+0xbc>
			fTiempo.tFase3.Hours = Byte2Bcd2((uint8_t) iFase[19]);/* Tiempos */
 8001af4:	f89d 015c 	ldrb.w	r0, [sp, #348]	; 0x15c
 8001af8:	f7ff fda4 	bl	8001644 <Byte2Bcd2>
 8001afc:	4a31      	ldr	r2, [pc, #196]	; (8001bc4 <Selec_Opera+0x568>)
 8001afe:	7250      	strb	r0, [r2, #9]
			fTiempo.tFase3.Minutes = Byte2Bcd2((uint8_t) iFase[20]);/* para  */
 8001b00:	f89d 0160 	ldrb.w	r0, [sp, #352]	; 0x160
 8001b04:	f7ff fd9e 	bl	8001644 <Byte2Bcd2>
 8001b08:	7290      	strb	r0, [r2, #10]
			fTiempo.tFase3.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001b0a:	f89d 0164 	ldrb.w	r0, [sp, #356]	; 0x164
 8001b0e:	f7ff fd99 	bl	8001644 <Byte2Bcd2>
			fasesTiempo[6] = tFase[18];
 8001b12:	4b2d      	ldr	r3, [pc, #180]	; (8001bc8 <Selec_Opera+0x56c>)
			fTiempo.tFase3.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001b14:	72d0      	strb	r0, [r2, #11]
			fasesTiempo[6] = tFase[18];
 8001b16:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8001b18:	719a      	strb	r2, [r3, #6]
			fasesTiempo[7] = tFase[19];
 8001b1a:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8001b1c:	71da      	strb	r2, [r3, #7]
			fasesTiempo[8] = tFase[20];
 8001b1e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8001b20:	721a      	strb	r2, [r3, #8]
		break;
 8001b22:	e5f9      	b.n	8001718 <Selec_Opera+0xbc>
			fTiempo.tFase4.Hours = Byte2Bcd2((uint8_t) iFase[19]);/* Tiempos */
 8001b24:	f89d 015c 	ldrb.w	r0, [sp, #348]	; 0x15c
 8001b28:	f7ff fd8c 	bl	8001644 <Byte2Bcd2>
 8001b2c:	4a25      	ldr	r2, [pc, #148]	; (8001bc4 <Selec_Opera+0x568>)
 8001b2e:	7310      	strb	r0, [r2, #12]
			fTiempo.tFase4.Minutes = Byte2Bcd2((uint8_t) iFase[20]);/* para  */
 8001b30:	f89d 0160 	ldrb.w	r0, [sp, #352]	; 0x160
 8001b34:	f7ff fd86 	bl	8001644 <Byte2Bcd2>
 8001b38:	7350      	strb	r0, [r2, #13]
			fTiempo.tFase4.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001b3a:	f89d 0164 	ldrb.w	r0, [sp, #356]	; 0x164
 8001b3e:	f7ff fd81 	bl	8001644 <Byte2Bcd2>
			fasesTiempo[9] = tFase[18];
 8001b42:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <Selec_Opera+0x56c>)
			fTiempo.tFase4.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001b44:	7390      	strb	r0, [r2, #14]
			fasesTiempo[9] = tFase[18];
 8001b46:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8001b48:	725a      	strb	r2, [r3, #9]
			fasesTiempo[10] = tFase[19];
 8001b4a:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8001b4c:	729a      	strb	r2, [r3, #10]
			fasesTiempo[11] = tFase[20];
 8001b4e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8001b50:	72da      	strb	r2, [r3, #11]
		break;
 8001b52:	e5e1      	b.n	8001718 <Selec_Opera+0xbc>
			fTiempo.tFase5.Hours = Byte2Bcd2((uint8_t) iFase[19]);/* Tiempos */
 8001b54:	f89d 015c 	ldrb.w	r0, [sp, #348]	; 0x15c
 8001b58:	f7ff fd74 	bl	8001644 <Byte2Bcd2>
 8001b5c:	4a19      	ldr	r2, [pc, #100]	; (8001bc4 <Selec_Opera+0x568>)
 8001b5e:	73d0      	strb	r0, [r2, #15]
			fTiempo.tFase5.Minutes = Byte2Bcd2((uint8_t) iFase[20]);/* para  */
 8001b60:	f89d 0160 	ldrb.w	r0, [sp, #352]	; 0x160
 8001b64:	f7ff fd6e 	bl	8001644 <Byte2Bcd2>
 8001b68:	7410      	strb	r0, [r2, #16]
			fTiempo.tFase5.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001b6a:	f89d 0164 	ldrb.w	r0, [sp, #356]	; 0x164
 8001b6e:	f7ff fd69 	bl	8001644 <Byte2Bcd2>
			fasesTiempo[12] = tFase[18];
 8001b72:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <Selec_Opera+0x56c>)
			fTiempo.tFase5.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001b74:	7450      	strb	r0, [r2, #17]
			fasesTiempo[12] = tFase[18];
 8001b76:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8001b78:	731a      	strb	r2, [r3, #12]
			fasesTiempo[13] = tFase[19];
 8001b7a:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8001b7c:	735a      	strb	r2, [r3, #13]
			fasesTiempo[14] = tFase[20];
 8001b7e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8001b80:	739a      	strb	r2, [r3, #14]
		break;
 8001b82:	e5c9      	b.n	8001718 <Selec_Opera+0xbc>
			fTiempo.tFase6.Hours = Byte2Bcd2((uint8_t) iFase[19]);/* Tiempos */
 8001b84:	f89d 015c 	ldrb.w	r0, [sp, #348]	; 0x15c
 8001b88:	f7ff fd5c 	bl	8001644 <Byte2Bcd2>
 8001b8c:	4a0d      	ldr	r2, [pc, #52]	; (8001bc4 <Selec_Opera+0x568>)
 8001b8e:	7490      	strb	r0, [r2, #18]
			fTiempo.tFase6.Minutes = Byte2Bcd2((uint8_t) iFase[20]);/* para  */
 8001b90:	f89d 0160 	ldrb.w	r0, [sp, #352]	; 0x160
 8001b94:	f7ff fd56 	bl	8001644 <Byte2Bcd2>
 8001b98:	74d0      	strb	r0, [r2, #19]
			fTiempo.tFase6.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001b9a:	f89d 0164 	ldrb.w	r0, [sp, #356]	; 0x164
 8001b9e:	f7ff fd51 	bl	8001644 <Byte2Bcd2>
			fasesTiempo[15] = tFase[18];
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <Selec_Opera+0x56c>)
			fTiempo.tFase6.Seconds = Byte2Bcd2((uint8_t) iFase[21]);/* fase 1*/
 8001ba4:	7510      	strb	r0, [r2, #20]
			fasesTiempo[15] = tFase[18];
 8001ba6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8001ba8:	73da      	strb	r2, [r3, #15]
			fasesTiempo[16] = tFase[19];
 8001baa:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8001bac:	741a      	strb	r2, [r3, #16]
			fasesTiempo[17] = tFase[20];
 8001bae:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8001bb0:	745a      	strb	r2, [r3, #17]
		break;
 8001bb2:	e5b1      	b.n	8001718 <Selec_Opera+0xbc>
			codigoError = 5;		/* llamar al Error_Handler().            */
 8001bb4:	2205      	movs	r2, #5
 8001bb6:	4b05      	ldr	r3, [pc, #20]	; (8001bcc <Selec_Opera+0x570>)
		codigoError = 6;			/* implementado                          */
 8001bb8:	601a      	str	r2, [r3, #0]
		Error_Handler();
 8001bba:	f7ff fcd5 	bl	8001568 <Error_Handler>
	break;
 8001bbe:	e5ab      	b.n	8001718 <Selec_Opera+0xbc>
 8001bc0:	08005c8d 	.word	0x08005c8d
 8001bc4:	20000470 	.word	0x20000470
 8001bc8:	2000000c 	.word	0x2000000c
 8001bcc:	20000070 	.word	0x20000070

08001bd0 <HAL_RTC_MspInit>:
  }

}

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001bd0:	b507      	push	{r0, r1, r2, lr}

  if(rtcHandle->Instance==RTC)
 8001bd2:	4b14      	ldr	r3, [pc, #80]	; (8001c24 <HAL_RTC_MspInit+0x54>)
 8001bd4:	6802      	ldr	r2, [r0, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d121      	bne.n	8001c1e <HAL_RTC_MspInit+0x4e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001bda:	f002 f98f 	bl	8003efc <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001bde:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <HAL_RTC_MspInit+0x58>)
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001be0:	2003      	movs	r0, #3
    __HAL_RCC_BKP_CLK_ENABLE();
 8001be2:	69da      	ldr	r2, [r3, #28]
 8001be4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001be8:	61da      	str	r2, [r3, #28]
    __HAL_RCC_RTC_ENABLE();
 8001bea:	2201      	movs	r2, #1
    __HAL_RCC_BKP_CLK_ENABLE();
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bf2:	9301      	str	r3, [sp, #4]
 8001bf4:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_RTC_ENABLE();
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	; (8001c2c <HAL_RTC_MspInit+0x5c>)
 8001bf8:	601a      	str	r2, [r3, #0]
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	4611      	mov	r1, r2
 8001bfe:	f000 fcf3 	bl	80025e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001c02:	2003      	movs	r0, #3
 8001c04:	f000 fd34 	bl	8002670 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	2029      	movs	r0, #41	; 0x29
 8001c0c:	4611      	mov	r1, r2
 8001c0e:	f000 fceb 	bl	80025e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001c12:	2029      	movs	r0, #41	; 0x29
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001c14:	b003      	add	sp, #12
 8001c16:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001c1a:	f000 bd29 	b.w	8002670 <HAL_NVIC_EnableIRQ>
}
 8001c1e:	b003      	add	sp, #12
 8001c20:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c24:	40002800 	.word	0x40002800
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	4242043c 	.word	0x4242043c

08001c30 <HAL_RTC_MspDeInit>:

void HAL_RTC_MspDeInit(RTC_HandleTypeDef* rtcHandle)
{
 8001c30:	b508      	push	{r3, lr}

  if(rtcHandle->Instance==RTC)
 8001c32:	6802      	ldr	r2, [r0, #0]
 8001c34:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <HAL_RTC_MspDeInit+0x24>)
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d10a      	bne.n	8001c50 <HAL_RTC_MspDeInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <HAL_RTC_MspDeInit+0x28>)

    /* RTC interrupt Deinit */
    HAL_NVIC_DisableIRQ(RTC_IRQn);
 8001c3e:	2003      	movs	r0, #3
    __HAL_RCC_RTC_DISABLE();
 8001c40:	601a      	str	r2, [r3, #0]
    HAL_NVIC_DisableIRQ(RTC_IRQn);
 8001c42:	f000 fd29 	bl	8002698 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }
} 
 8001c46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 8001c4a:	2029      	movs	r0, #41	; 0x29
 8001c4c:	f000 bd24 	b.w	8002698 <HAL_NVIC_DisableIRQ>
} 
 8001c50:	bd08      	pop	{r3, pc}
 8001c52:	bf00      	nop
 8001c54:	40002800 	.word	0x40002800
 8001c58:	4242043c 	.word	0x4242043c

08001c5c <USU_RTC_Init>:
*
* @param vector: *sTime, *DateToUpdate.
* @retval None */

void USU_RTC_Init(RTC_TimeTypeDef *sTime, RTC_DateTypeDef *DateToUpdate)
{
 8001c5c:	b538      	push	{r3, r4, r5, lr}
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001c5e:	f04f 33ff 	mov.w	r3, #4294967295
{
 8001c62:	4605      	mov	r5, r0
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001c64:	4a0f      	ldr	r2, [pc, #60]	; (8001ca4 <USU_RTC_Init+0x48>)
  hrtc.Instance = RTC;
 8001c66:	4810      	ldr	r0, [pc, #64]	; (8001ca8 <USU_RTC_Init+0x4c>)
{
 8001c68:	460c      	mov	r4, r1
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001c6a:	e9c0 2300 	strd	r2, r3, [r0]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	6083      	str	r3, [r0, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c72:	f003 f8d9 	bl	8004e28 <HAL_RTC_Init>
 8001c76:	b108      	cbz	r0, 8001c7c <USU_RTC_Init+0x20>
  {
    Error_Handler();
 8001c78:	f7ff fc76 	bl	8001568 <Error_Handler>
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */

  if (HAL_RTC_SetTime(&hrtc, sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	4629      	mov	r1, r5
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <USU_RTC_Init+0x4c>)
 8001c82:	f002 fe6b 	bl	800495c <HAL_RTC_SetTime>
 8001c86:	b108      	cbz	r0, 8001c8c <USU_RTC_Init+0x30>
  {
    Error_Handler();
 8001c88:	f7ff fc6e 	bl	8001568 <Error_Handler>
  }

  if (HAL_RTC_SetDate(&hrtc, DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	4621      	mov	r1, r4
 8001c90:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <USU_RTC_Init+0x4c>)
 8001c92:	f002 ffb9 	bl	8004c08 <HAL_RTC_SetDate>
 8001c96:	b118      	cbz	r0, 8001ca0 <USU_RTC_Init+0x44>
  {
    Error_Handler();
  }

}
 8001c98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8001c9c:	f7ff bc64 	b.w	8001568 <Error_Handler>
}
 8001ca0:	bd38      	pop	{r3, r4, r5, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40002800 	.word	0x40002800
 8001ca8:	200004a8 	.word	0x200004a8

08001cac <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cac:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <HAL_MspInit+0x54>)
{
 8001cae:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb0:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cb2:	2007      	movs	r0, #7
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cb4:	f042 0201 	orr.w	r2, r2, #1
 8001cb8:	619a      	str	r2, [r3, #24]
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	f002 0201 	and.w	r2, r2, #1
 8001cc0:	9200      	str	r2, [sp, #0]
 8001cc2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cc4:	69da      	ldr	r2, [r3, #28]
 8001cc6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cca:	61da      	str	r2, [r3, #28]
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd2:	9301      	str	r3, [sp, #4]
 8001cd4:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cd6:	f000 fc69 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2005      	movs	r0, #5
 8001cde:	4611      	mov	r1, r2
 8001ce0:	f000 fc82 	bl	80025e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001ce4:	2005      	movs	r0, #5
 8001ce6:	f000 fcc3 	bl	8002670 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cea:	4a06      	ldr	r2, [pc, #24]	; (8001d04 <HAL_MspInit+0x58>)
 8001cec:	6853      	ldr	r3, [r2, #4]
 8001cee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cf2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cf6:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf8:	b003      	add	sp, #12
 8001cfa:	f85d fb04 	ldr.w	pc, [sp], #4
 8001cfe:	bf00      	nop
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40010000 	.word	0x40010000

08001d08 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d08:	4770      	bx	lr
	...

08001d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0c:	b508      	push	{r3, lr}
#endif
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_TogglePin(GPIOB, LED_STATUS_Pin);/* El led de estado se queda */
 8001d0e:	4c04      	ldr	r4, [pc, #16]	; (8001d20 <HardFault_Handler+0x14>)
 8001d10:	4620      	mov	r0, r4
 8001d12:	2101      	movs	r1, #1
 8001d14:	f001 f902 	bl	8002f1c <HAL_GPIO_TogglePin>
	  HAL_Delay(200);				/* titilando si hay una hard fault.      */
 8001d18:	20c8      	movs	r0, #200	; 0xc8
 8001d1a:	f000 f8f3 	bl	8001f04 <HAL_Delay>
 8001d1e:	e7f7      	b.n	8001d10 <HardFault_Handler+0x4>
 8001d20:	40010c00 	.word	0x40010c00

08001d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d24:	e7fe      	b.n	8001d24 <MemManage_Handler>

08001d26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d26:	e7fe      	b.n	8001d26 <BusFault_Handler>

08001d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d28:	e7fe      	b.n	8001d28 <UsageFault_Handler>

08001d2a <SVC_Handler>:
 8001d2a:	4770      	bx	lr

08001d2c <DebugMon_Handler>:
 8001d2c:	4770      	bx	lr

08001d2e <PendSV_Handler>:
 8001d2e:	4770      	bx	lr

08001d30 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d30:	f000 b8d6 	b.w	8001ee0 <HAL_IncTick>

08001d34 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001d34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001d36:	4804      	ldr	r0, [pc, #16]	; (8001d48 <RTC_IRQHandler+0x14>)
 8001d38:	f003 f92d 	bl	8004f96 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */
  CLEAR_BIT(RTC->CRL,RTC_CRL_CNF);	/* Para salir del modo de configuración  */
 8001d3c:	4a03      	ldr	r2, [pc, #12]	; (8001d4c <RTC_IRQHandler+0x18>)
 8001d3e:	6853      	ldr	r3, [r2, #4]
 8001d40:	f023 0310 	bic.w	r3, r3, #16
 8001d44:	6053      	str	r3, [r2, #4]
  	  	  	  	  	  	  	  	  	/* del RTC.								 */
  /* USER CODE END RTC_IRQn 1 */
}
 8001d46:	bd08      	pop	{r3, pc}
 8001d48:	200004a8 	.word	0x200004a8
 8001d4c:	40002800 	.word	0x40002800

08001d50 <RCC_IRQHandler>:
 8001d50:	4770      	bx	lr
	...

08001d54 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d54:	4801      	ldr	r0, [pc, #4]	; (8001d5c <DMA1_Channel1_IRQHandler+0x8>)
 8001d56:	f000 be43 	b.w	80029e0 <HAL_DMA_IRQHandler>
 8001d5a:	bf00      	nop
 8001d5c:	20000344 	.word	0x20000344

08001d60 <DMA1_Channel7_IRQHandler>:
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
//	uint8_t prueba;

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001d60:	4801      	ldr	r0, [pc, #4]	; (8001d68 <DMA1_Channel7_IRQHandler+0x8>)
 8001d62:	f000 be3d 	b.w	80029e0 <HAL_DMA_IRQHandler>
 8001d66:	bf00      	nop
 8001d68:	200003f4 	.word	0x200003f4

08001d6c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d6c:	4801      	ldr	r0, [pc, #4]	; (8001d74 <ADC1_2_IRQHandler+0x8>)
 8001d6e:	f000 b909 	b.w	8001f84 <HAL_ADC_IRQHandler>
 8001d72:	bf00      	nop
 8001d74:	20000314 	.word	0x20000314

08001d78 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d78:	4801      	ldr	r0, [pc, #4]	; (8001d80 <I2C1_EV_IRQHandler+0x8>)
 8001d7a:	f001 bbfd 	b.w	8003578 <HAL_I2C_EV_IRQHandler>
 8001d7e:	bf00      	nop
 8001d80:	200003a0 	.word	0x200003a0

08001d84 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001d84:	4801      	ldr	r0, [pc, #4]	; (8001d8c <I2C1_ER_IRQHandler+0x8>)
 8001d86:	f002 b81f 	b.w	8003dc8 <HAL_I2C_ER_IRQHandler>
 8001d8a:	bf00      	nop
 8001d8c:	200003a0 	.word	0x200003a0

08001d90 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001d90:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001d92:	4c04      	ldr	r4, [pc, #16]	; (8001da4 <RTC_Alarm_IRQHandler+0x14>)
 8001d94:	4620      	mov	r0, r4
 8001d96:	f003 f813 	bl	8004dc0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */
    HAL_RTC_AlarmIRQHandler(&hrtc);
 8001d9a:	4620      	mov	r0, r4
  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_RTC_AlarmIRQHandler(&hrtc);
 8001da0:	f003 b80e 	b.w	8004dc0 <HAL_RTC_AlarmIRQHandler>
 8001da4:	200004a8 	.word	0x200004a8

08001da8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001da8:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001daa:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <_sbrk+0x2c>)
{
 8001dac:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001dae:	6819      	ldr	r1, [r3, #0]
 8001db0:	b909      	cbnz	r1, 8001db6 <_sbrk+0xe>
		heap_end = &end;
 8001db2:	4909      	ldr	r1, [pc, #36]	; (8001dd8 <_sbrk+0x30>)
 8001db4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8001db6:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8001db8:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001dba:	4402      	add	r2, r0
 8001dbc:	428a      	cmp	r2, r1
 8001dbe:	d906      	bls.n	8001dce <_sbrk+0x26>
	{
		errno = ENOMEM;
 8001dc0:	f003 f906 	bl	8004fd0 <__errno>
 8001dc4:	230c      	movs	r3, #12
 8001dc6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001dc8:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8001dcc:	bd08      	pop	{r3, pc}
	heap_end += incr;
 8001dce:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8001dd0:	e7fc      	b.n	8001dcc <_sbrk+0x24>
 8001dd2:	bf00      	nop
 8001dd4:	20000308 	.word	0x20000308
 8001dd8:	200004c8 	.word	0x200004c8

08001ddc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <SystemInit+0x40>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	f042 0201 	orr.w	r2, r2, #1
 8001de4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001de6:	6859      	ldr	r1, [r3, #4]
 8001de8:	4a0d      	ldr	r2, [pc, #52]	; (8001e20 <SystemInit+0x44>)
 8001dea:	400a      	ands	r2, r1
 8001dec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001df4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001df8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e00:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001e08:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001e0a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001e0e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001e10:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e14:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <SystemInit+0x48>)
 8001e16:	609a      	str	r2, [r3, #8]
#endif 
}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	f8ff0000 	.word	0xf8ff0000
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e28:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e2a:	e003      	b.n	8001e34 <LoopCopyDataInit>

08001e2c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e2e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e30:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e32:	3104      	adds	r1, #4

08001e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e34:	480a      	ldr	r0, [pc, #40]	; (8001e60 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e36:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e38:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e3a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e3c:	d3f6      	bcc.n	8001e2c <CopyDataInit>
  ldr r2, =_sbss
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	; (8001e68 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e40:	e002      	b.n	8001e48 <LoopFillZerobss>

08001e42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e42:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e44:	f842 3b04 	str.w	r3, [r2], #4

08001e48 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e48:	4b08      	ldr	r3, [pc, #32]	; (8001e6c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e4a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e4c:	d3f9      	bcc.n	8001e42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e4e:	f7ff ffc5 	bl	8001ddc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e52:	f003 f8c3 	bl	8004fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e56:	f7ff fa59 	bl	800130c <main>
  bx lr
 8001e5a:	4770      	bx	lr
  ldr r3, =_sidata
 8001e5c:	08006070 	.word	0x08006070
  ldr r0, =_sdata
 8001e60:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e64:	200002ec 	.word	0x200002ec
  ldr r2, =_sbss
 8001e68:	200002ec 	.word	0x200002ec
  ldr r3, = _ebss
 8001e6c:	200004c4 	.word	0x200004c4

08001e70 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e70:	e7fe      	b.n	8001e70 <CAN1_RX1_IRQHandler>
	...

08001e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e74:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e76:	4b0e      	ldr	r3, [pc, #56]	; (8001eb0 <HAL_InitTick+0x3c>)
{
 8001e78:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e7a:	7818      	ldrb	r0, [r3, #0]
 8001e7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e80:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e84:	4a0b      	ldr	r2, [pc, #44]	; (8001eb4 <HAL_InitTick+0x40>)
 8001e86:	6810      	ldr	r0, [r2, #0]
 8001e88:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e8c:	f000 fc1e 	bl	80026cc <HAL_SYSTICK_Config>
 8001e90:	4604      	mov	r4, r0
 8001e92:	b958      	cbnz	r0, 8001eac <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e94:	2d0f      	cmp	r5, #15
 8001e96:	d809      	bhi.n	8001eac <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e98:	4602      	mov	r2, r0
 8001e9a:	4629      	mov	r1, r5
 8001e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea0:	f000 fba2 	bl	80025e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea4:	4620      	mov	r0, r4
 8001ea6:	4b04      	ldr	r3, [pc, #16]	; (8001eb8 <HAL_InitTick+0x44>)
 8001ea8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001eaa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001eac:	2001      	movs	r0, #1
 8001eae:	e7fc      	b.n	8001eaa <HAL_InitTick+0x36>
 8001eb0:	20000114 	.word	0x20000114
 8001eb4:	20000110 	.word	0x20000110
 8001eb8:	20000118 	.word	0x20000118

08001ebc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ebc:	4a07      	ldr	r2, [pc, #28]	; (8001edc <HAL_Init+0x20>)
{
 8001ebe:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec0:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec2:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec4:	f043 0310 	orr.w	r3, r3, #16
 8001ec8:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eca:	f000 fb6f 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f7ff ffd0 	bl	8001e74 <HAL_InitTick>
  HAL_MspInit();
 8001ed4:	f7ff feea 	bl	8001cac <HAL_MspInit>
}
 8001ed8:	2000      	movs	r0, #0
 8001eda:	bd08      	pop	{r3, pc}
 8001edc:	40022000 	.word	0x40022000

08001ee0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001ee0:	4a03      	ldr	r2, [pc, #12]	; (8001ef0 <HAL_IncTick+0x10>)
 8001ee2:	4b04      	ldr	r3, [pc, #16]	; (8001ef4 <HAL_IncTick+0x14>)
 8001ee4:	6811      	ldr	r1, [r2, #0]
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	440b      	add	r3, r1
 8001eea:	6013      	str	r3, [r2, #0]
}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	200004bc 	.word	0x200004bc
 8001ef4:	20000114 	.word	0x20000114

08001ef8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001ef8:	4b01      	ldr	r3, [pc, #4]	; (8001f00 <HAL_GetTick+0x8>)
 8001efa:	6818      	ldr	r0, [r3, #0]
}
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	200004bc 	.word	0x200004bc

08001f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f04:	b538      	push	{r3, r4, r5, lr}
 8001f06:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f08:	f7ff fff6 	bl	8001ef8 <HAL_GetTick>
 8001f0c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f0e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001f10:	bf1e      	ittt	ne
 8001f12:	4b04      	ldrne	r3, [pc, #16]	; (8001f24 <HAL_Delay+0x20>)
 8001f14:	781b      	ldrbne	r3, [r3, #0]
 8001f16:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f18:	f7ff ffee 	bl	8001ef8 <HAL_GetTick>
 8001f1c:	1b40      	subs	r0, r0, r5
 8001f1e:	42a0      	cmp	r0, r4
 8001f20:	d3fa      	bcc.n	8001f18 <HAL_Delay+0x14>
  {
  }
}
 8001f22:	bd38      	pop	{r3, r4, r5, pc}
 8001f24:	20000114 	.word	0x20000114

08001f28 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f28:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001f2a:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f2e:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001f32:	d11b      	bne.n	8001f6c <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f3a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	6892      	ldr	r2, [r2, #8]
 8001f40:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001f44:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001f48:	d10c      	bne.n	8001f64 <ADC_DMAConvCplt+0x3c>
 8001f4a:	7b1a      	ldrb	r2, [r3, #12]
 8001f4c:	b952      	cbnz	r2, 8001f64 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f54:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f58:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f5a:	bf5e      	ittt	pl
 8001f5c:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8001f5e:	f042 0201 	orrpl.w	r2, r2, #1
 8001f62:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff fa7f 	bl	8001468 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001f6a:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f6c:	6a1b      	ldr	r3, [r3, #32]
}
 8001f6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f74:	4718      	bx	r3

08001f76 <HAL_ADC_ConvHalfCpltCallback>:
 8001f76:	4770      	bx	lr

08001f78 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f78:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f7a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001f7c:	f7ff fffb 	bl	8001f76 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f80:	bd08      	pop	{r3, pc}

08001f82 <HAL_ADC_LevelOutOfWindowCallback>:
 8001f82:	4770      	bx	lr

08001f84 <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001f84:	6803      	ldr	r3, [r0, #0]
 8001f86:	4a49      	ldr	r2, [pc, #292]	; (80020ac <HAL_ADC_IRQHandler+0x128>)
{
 8001f88:	b510      	push	{r4, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001f8a:	4293      	cmp	r3, r2
{
 8001f8c:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001f8e:	d008      	beq.n	8001fa2 <HAL_ADC_IRQHandler+0x1e>
 8001f90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d004      	beq.n	8001fa2 <HAL_ADC_IRQHandler+0x1e>
 8001f98:	f240 61f1 	movw	r1, #1777	; 0x6f1
 8001f9c:	4844      	ldr	r0, [pc, #272]	; (80020b0 <HAL_ADC_IRQHandler+0x12c>)
 8001f9e:	f7ff fae4 	bl	800156a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001fa2:	7b23      	ldrb	r3, [r4, #12]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d904      	bls.n	8001fb2 <HAL_ADC_IRQHandler+0x2e>
 8001fa8:	f240 61f2 	movw	r1, #1778	; 0x6f2
 8001fac:	4840      	ldr	r0, [pc, #256]	; (80020b0 <HAL_ADC_IRQHandler+0x12c>)
 8001fae:	f7ff fadc 	bl	800156a <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8001fb2:	6923      	ldr	r3, [r4, #16]
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	2b0f      	cmp	r3, #15
 8001fb8:	d904      	bls.n	8001fc4 <HAL_ADC_IRQHandler+0x40>
 8001fba:	f240 61f3 	movw	r1, #1779	; 0x6f3
 8001fbe:	483c      	ldr	r0, [pc, #240]	; (80020b0 <HAL_ADC_IRQHandler+0x12c>)
 8001fc0:	f7ff fad3 	bl	800156a <assert_failed>
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001fc4:	6823      	ldr	r3, [r4, #0]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	0690      	lsls	r0, r2, #26
 8001fca:	d527      	bpl.n	800201c <HAL_ADC_IRQHandler+0x98>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	0791      	lsls	r1, r2, #30
 8001fd0:	d524      	bpl.n	800201c <HAL_ADC_IRQHandler+0x98>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fd2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001fd4:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001fd6:	bf5e      	ittt	pl
 8001fd8:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8001fda:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001fde:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fe0:	689a      	ldr	r2, [r3, #8]
 8001fe2:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001fe6:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001fea:	d110      	bne.n	800200e <HAL_ADC_IRQHandler+0x8a>
 8001fec:	7b22      	ldrb	r2, [r4, #12]
 8001fee:	b972      	cbnz	r2, 800200e <HAL_ADC_IRQHandler+0x8a>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	f022 0220 	bic.w	r2, r2, #32
 8001ff6:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ff8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ffa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ffe:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002000:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002002:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002004:	bf5e      	ittt	pl
 8002006:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002008:	f043 0301 	orrpl.w	r3, r3, #1
 800200c:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 800200e:	4620      	mov	r0, r4
 8002010:	f7ff fa2a 	bl	8001468 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002014:	f06f 0212 	mvn.w	r2, #18
 8002018:	6823      	ldr	r3, [r4, #0]
 800201a:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 800201c:	6823      	ldr	r3, [r4, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	0610      	lsls	r0, r2, #24
 8002022:	d530      	bpl.n	8002086 <HAL_ADC_IRQHandler+0x102>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	0751      	lsls	r1, r2, #29
 8002028:	d52d      	bpl.n	8002086 <HAL_ADC_IRQHandler+0x102>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800202a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800202c:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800202e:	bf5e      	ittt	pl
 8002030:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8002032:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8002036:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002038:	689a      	ldr	r2, [r3, #8]
 800203a:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 800203e:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8002042:	d00a      	beq.n	800205a <HAL_ADC_IRQHandler+0xd6>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002044:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002046:	0550      	lsls	r0, r2, #21
 8002048:	d416      	bmi.n	8002078 <HAL_ADC_IRQHandler+0xf4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002050:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8002054:	d110      	bne.n	8002078 <HAL_ADC_IRQHandler+0xf4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002056:	7b22      	ldrb	r2, [r4, #12]
 8002058:	b972      	cbnz	r2, 8002078 <HAL_ADC_IRQHandler+0xf4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002060:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002062:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002064:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002068:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800206a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800206c:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800206e:	bf5e      	ittt	pl
 8002070:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002072:	f043 0301 	orrpl.w	r3, r3, #1
 8002076:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002078:	4620      	mov	r0, r4
 800207a:	f000 fa95 	bl	80025a8 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800207e:	f06f 020c 	mvn.w	r2, #12
 8002082:	6823      	ldr	r3, [r4, #0]
 8002084:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002086:	6823      	ldr	r3, [r4, #0]
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	0652      	lsls	r2, r2, #25
 800208c:	d50d      	bpl.n	80020aa <HAL_ADC_IRQHandler+0x126>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	07db      	lsls	r3, r3, #31
 8002092:	d50a      	bpl.n	80020aa <HAL_ADC_IRQHandler+0x126>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002094:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002096:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800209c:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800209e:	f7ff ff70 	bl	8001f82 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80020a2:	f06f 0201 	mvn.w	r2, #1
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	601a      	str	r2, [r3, #0]
}
 80020aa:	bd10      	pop	{r4, pc}
 80020ac:	40012400 	.word	0x40012400
 80020b0:	08005d14 	.word	0x08005d14

080020b4 <HAL_ADC_ErrorCallback>:
 80020b4:	4770      	bx	lr

080020b6 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020b6:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80020b8:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80020ba:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80020bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020c0:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80020c2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80020c4:	f043 0304 	orr.w	r3, r3, #4
 80020c8:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80020ca:	f7ff fff3 	bl	80020b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020ce:	bd08      	pop	{r3, pc}

080020d0 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 80020d0:	2300      	movs	r3, #0
{ 
 80020d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80020d4:	4a4d      	ldr	r2, [pc, #308]	; (800220c <HAL_ADC_ConfigChannel+0x13c>)
  __IO uint32_t wait_loop_index = 0U;
 80020d6:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80020d8:	6803      	ldr	r3, [r0, #0]
{ 
 80020da:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80020dc:	4293      	cmp	r3, r2
{ 
 80020de:	460d      	mov	r5, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80020e0:	d008      	beq.n	80020f4 <HAL_ADC_ConfigChannel+0x24>
 80020e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d004      	beq.n	80020f4 <HAL_ADC_ConfigChannel+0x24>
 80020ea:	f240 71ce 	movw	r1, #1998	; 0x7ce
 80020ee:	4848      	ldr	r0, [pc, #288]	; (8002210 <HAL_ADC_ConfigChannel+0x140>)
 80020f0:	f7ff fa3b 	bl	800156a <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80020f4:	682b      	ldr	r3, [r5, #0]
 80020f6:	2b11      	cmp	r3, #17
 80020f8:	d904      	bls.n	8002104 <HAL_ADC_ConfigChannel+0x34>
 80020fa:	f240 71cf 	movw	r1, #1999	; 0x7cf
 80020fe:	4844      	ldr	r0, [pc, #272]	; (8002210 <HAL_ADC_ConfigChannel+0x140>)
 8002100:	f7ff fa33 	bl	800156a <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002104:	686b      	ldr	r3, [r5, #4]
 8002106:	3b01      	subs	r3, #1
 8002108:	2b0f      	cmp	r3, #15
 800210a:	d904      	bls.n	8002116 <HAL_ADC_ConfigChannel+0x46>
 800210c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002110:	483f      	ldr	r0, [pc, #252]	; (8002210 <HAL_ADC_ConfigChannel+0x140>)
 8002112:	f7ff fa2a 	bl	800156a <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002116:	68ab      	ldr	r3, [r5, #8]
 8002118:	2b07      	cmp	r3, #7
 800211a:	d904      	bls.n	8002126 <HAL_ADC_ConfigChannel+0x56>
 800211c:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8002120:	483b      	ldr	r0, [pc, #236]	; (8002210 <HAL_ADC_ConfigChannel+0x140>)
 8002122:	f7ff fa22 	bl	800156a <assert_failed>
  __HAL_LOCK(hadc);
 8002126:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800212a:	2b01      	cmp	r3, #1
 800212c:	d06c      	beq.n	8002208 <HAL_ADC_ConfigChannel+0x138>
 800212e:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8002130:	6868      	ldr	r0, [r5, #4]
  __HAL_LOCK(hadc);
 8002132:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8002136:	2806      	cmp	r0, #6
 8002138:	6822      	ldr	r2, [r4, #0]
 800213a:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 800213e:	6829      	ldr	r1, [r5, #0]
 8002140:	d822      	bhi.n	8002188 <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002142:	261f      	movs	r6, #31
 8002144:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8002146:	3b05      	subs	r3, #5
 8002148:	409e      	lsls	r6, r3
 800214a:	ea20 0006 	bic.w	r0, r0, r6
 800214e:	fa01 f303 	lsl.w	r3, r1, r3
 8002152:	4303      	orrs	r3, r0
 8002154:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002156:	2909      	cmp	r1, #9
 8002158:	68ab      	ldr	r3, [r5, #8]
 800215a:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800215e:	f04f 0507 	mov.w	r5, #7
 8002162:	d929      	bls.n	80021b8 <HAL_ADC_ConfigChannel+0xe8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002164:	68d6      	ldr	r6, [r2, #12]
 8002166:	381e      	subs	r0, #30
 8002168:	4085      	lsls	r5, r0
 800216a:	ea26 0505 	bic.w	r5, r6, r5
 800216e:	4083      	lsls	r3, r0
 8002170:	432b      	orrs	r3, r5
 8002172:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002174:	f1a1 0310 	sub.w	r3, r1, #16
 8002178:	2b01      	cmp	r3, #1
 800217a:	d925      	bls.n	80021c8 <HAL_ADC_ConfigChannel+0xf8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800217c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800217e:	2300      	movs	r3, #0
 8002180:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8002184:	b002      	add	sp, #8
 8002186:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8002188:	280c      	cmp	r0, #12
 800218a:	f04f 001f 	mov.w	r0, #31
 800218e:	d809      	bhi.n	80021a4 <HAL_ADC_ConfigChannel+0xd4>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002190:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8002192:	3b23      	subs	r3, #35	; 0x23
 8002194:	4098      	lsls	r0, r3
 8002196:	ea26 0000 	bic.w	r0, r6, r0
 800219a:	fa01 f303 	lsl.w	r3, r1, r3
 800219e:	4303      	orrs	r3, r0
 80021a0:	6313      	str	r3, [r2, #48]	; 0x30
 80021a2:	e7d8      	b.n	8002156 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021a4:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80021a6:	3b41      	subs	r3, #65	; 0x41
 80021a8:	4098      	lsls	r0, r3
 80021aa:	ea26 0000 	bic.w	r0, r6, r0
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	4303      	orrs	r3, r0
 80021b4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80021b6:	e7ce      	b.n	8002156 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80021b8:	6916      	ldr	r6, [r2, #16]
 80021ba:	4085      	lsls	r5, r0
 80021bc:	ea26 0505 	bic.w	r5, r6, r5
 80021c0:	4083      	lsls	r3, r0
 80021c2:	432b      	orrs	r3, r5
 80021c4:	6113      	str	r3, [r2, #16]
 80021c6:	e7d5      	b.n	8002174 <HAL_ADC_ConfigChannel+0xa4>
    if (hadc->Instance == ADC1)
 80021c8:	4b10      	ldr	r3, [pc, #64]	; (800220c <HAL_ADC_ConfigChannel+0x13c>)
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d116      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x12c>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80021ce:	6893      	ldr	r3, [r2, #8]
 80021d0:	021b      	lsls	r3, r3, #8
 80021d2:	d4d3      	bmi.n	800217c <HAL_ADC_ConfigChannel+0xac>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80021d4:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80021d6:	2910      	cmp	r1, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80021d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021dc:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80021de:	d1cd      	bne.n	800217c <HAL_ADC_ConfigChannel+0xac>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <HAL_ADC_ConfigChannel+0x144>)
 80021e2:	4a0d      	ldr	r2, [pc, #52]	; (8002218 <HAL_ADC_ConfigChannel+0x148>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	fbb3 f2f2 	udiv	r2, r3, r2
 80021ea:	230a      	movs	r3, #10
 80021ec:	4353      	muls	r3, r2
            wait_loop_index--;
 80021ee:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80021f0:	9b01      	ldr	r3, [sp, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d0c2      	beq.n	800217c <HAL_ADC_ConfigChannel+0xac>
            wait_loop_index--;
 80021f6:	9b01      	ldr	r3, [sp, #4]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	e7f8      	b.n	80021ee <HAL_ADC_ConfigChannel+0x11e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80021fe:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002200:	f043 0320 	orr.w	r3, r3, #32
 8002204:	62a3      	str	r3, [r4, #40]	; 0x28
 8002206:	e7ba      	b.n	800217e <HAL_ADC_ConfigChannel+0xae>
  __HAL_LOCK(hadc);
 8002208:	2002      	movs	r0, #2
 800220a:	e7bb      	b.n	8002184 <HAL_ADC_ConfigChannel+0xb4>
 800220c:	40012400 	.word	0x40012400
 8002210:	08005d14 	.word	0x08005d14
 8002214:	20000110 	.word	0x20000110
 8002218:	000f4240 	.word	0x000f4240

0800221c <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 800221c:	2300      	movs	r3, #0
{
 800221e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8002220:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002222:	6803      	ldr	r3, [r0, #0]
{
 8002224:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	07d2      	lsls	r2, r2, #31
 800222a:	d502      	bpl.n	8002232 <ADC_Enable+0x16>
  return HAL_OK;
 800222c:	2000      	movs	r0, #0
}
 800222e:	b002      	add	sp, #8
 8002230:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	f042 0201 	orr.w	r2, r2, #1
 8002238:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800223a:	4b12      	ldr	r3, [pc, #72]	; (8002284 <ADC_Enable+0x68>)
 800223c:	4a12      	ldr	r2, [pc, #72]	; (8002288 <ADC_Enable+0x6c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8002244:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002246:	9b01      	ldr	r3, [sp, #4]
 8002248:	b9c3      	cbnz	r3, 800227c <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800224a:	f7ff fe55 	bl	8001ef8 <HAL_GetTick>
 800224e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002250:	6823      	ldr	r3, [r4, #0]
 8002252:	689d      	ldr	r5, [r3, #8]
 8002254:	f015 0501 	ands.w	r5, r5, #1
 8002258:	d1e8      	bne.n	800222c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800225a:	f7ff fe4d 	bl	8001ef8 <HAL_GetTick>
 800225e:	1b80      	subs	r0, r0, r6
 8002260:	2802      	cmp	r0, #2
 8002262:	d9f5      	bls.n	8002250 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002264:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8002266:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800226a:	f043 0310 	orr.w	r3, r3, #16
 800226e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002270:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8002272:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	62e3      	str	r3, [r4, #44]	; 0x2c
 800227a:	e7d8      	b.n	800222e <ADC_Enable+0x12>
      wait_loop_index--;
 800227c:	9b01      	ldr	r3, [sp, #4]
 800227e:	3b01      	subs	r3, #1
 8002280:	e7e0      	b.n	8002244 <ADC_Enable+0x28>
 8002282:	bf00      	nop
 8002284:	20000110 	.word	0x20000110
 8002288:	000f4240 	.word	0x000f4240

0800228c <HAL_ADC_Start_DMA>:
{
 800228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800228e:	4617      	mov	r7, r2
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002290:	4d40      	ldr	r5, [pc, #256]	; (8002394 <HAL_ADC_Start_DMA+0x108>)
 8002292:	6802      	ldr	r2, [r0, #0]
{
 8002294:	4604      	mov	r4, r0
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002296:	42aa      	cmp	r2, r5
{
 8002298:	460e      	mov	r6, r1
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 800229a:	d004      	beq.n	80022a6 <HAL_ADC_Start_DMA+0x1a>
 800229c:	f240 6114 	movw	r1, #1556	; 0x614
 80022a0:	483d      	ldr	r0, [pc, #244]	; (8002398 <HAL_ADC_Start_DMA+0x10c>)
 80022a2:	f7ff f962 	bl	800156a <assert_failed>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80022a6:	6823      	ldr	r3, [r4, #0]
 80022a8:	42ab      	cmp	r3, r5
 80022aa:	d002      	beq.n	80022b2 <HAL_ADC_Start_DMA+0x26>
 80022ac:	4a3b      	ldr	r2, [pc, #236]	; (800239c <HAL_ADC_Start_DMA+0x110>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d104      	bne.n	80022bc <HAL_ADC_Start_DMA+0x30>
 80022b2:	4b38      	ldr	r3, [pc, #224]	; (8002394 <HAL_ADC_Start_DMA+0x108>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80022ba:	d167      	bne.n	800238c <HAL_ADC_Start_DMA+0x100>
    __HAL_LOCK(hadc);
 80022bc:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d065      	beq.n	8002390 <HAL_ADC_Start_DMA+0x104>
 80022c4:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80022c6:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80022c8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80022cc:	f7ff ffa6 	bl	800221c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80022d0:	4605      	mov	r5, r0
 80022d2:	2800      	cmp	r0, #0
 80022d4:	d156      	bne.n	8002384 <HAL_ADC_Start_DMA+0xf8>
      ADC_STATE_CLR_SET(hadc->State,
 80022d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022d8:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80022da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e6:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022e8:	4b2c      	ldr	r3, [pc, #176]	; (800239c <HAL_ADC_Start_DMA+0x110>)
 80022ea:	4299      	cmp	r1, r3
 80022ec:	d104      	bne.n	80022f8 <HAL_ADC_Start_DMA+0x6c>
 80022ee:	4a29      	ldr	r2, [pc, #164]	; (8002394 <HAL_ADC_Start_DMA+0x108>)
 80022f0:	6853      	ldr	r3, [r2, #4]
 80022f2:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80022f6:	d13f      	bne.n	8002378 <HAL_ADC_Start_DMA+0xec>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80022fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80022fe:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002300:	684b      	ldr	r3, [r1, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002302:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002304:	bf48      	it	mi
 8002306:	6aa3      	ldrmi	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002308:	6a20      	ldr	r0, [r4, #32]
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800230a:	bf42      	ittt	mi
 800230c:	f423 5340 	bicmi.w	r3, r3, #12288	; 0x3000
 8002310:	f443 5380 	orrmi.w	r3, r3, #4096	; 0x1000
 8002314:	62a3      	strmi	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002316:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002318:	4632      	mov	r2, r6
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800231a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800231e:	bf18      	it	ne
 8002320:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002322:	f101 014c 	add.w	r1, r1, #76	; 0x4c
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002326:	bf18      	it	ne
 8002328:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 800232c:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 800232e:	2300      	movs	r3, #0
 8002330:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002334:	4b1a      	ldr	r3, [pc, #104]	; (80023a0 <HAL_ADC_Start_DMA+0x114>)
 8002336:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002338:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <HAL_ADC_Start_DMA+0x118>)
 800233a:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800233c:	4b1a      	ldr	r3, [pc, #104]	; (80023a8 <HAL_ADC_Start_DMA+0x11c>)
 800233e:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002340:	f06f 0302 	mvn.w	r3, #2
 8002344:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002348:	f851 3c44 	ldr.w	r3, [r1, #-68]
 800234c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002350:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002354:	463b      	mov	r3, r7
 8002356:	f000 faa9 	bl	80028ac <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800235a:	6823      	ldr	r3, [r4, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002362:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	bf0c      	ite	eq
 800236a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800236e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8002372:	609a      	str	r2, [r3, #8]
}
 8002374:	4628      	mov	r0, r5
 8002376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002378:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800237a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800237e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002380:	6853      	ldr	r3, [r2, #4]
 8002382:	e7be      	b.n	8002302 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8002384:	2300      	movs	r3, #0
 8002386:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800238a:	e7f3      	b.n	8002374 <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_ERROR;
 800238c:	2501      	movs	r5, #1
 800238e:	e7f1      	b.n	8002374 <HAL_ADC_Start_DMA+0xe8>
    __HAL_LOCK(hadc);
 8002390:	2502      	movs	r5, #2
 8002392:	e7ef      	b.n	8002374 <HAL_ADC_Start_DMA+0xe8>
 8002394:	40012400 	.word	0x40012400
 8002398:	08005d14 	.word	0x08005d14
 800239c:	40012800 	.word	0x40012800
 80023a0:	08001f29 	.word	0x08001f29
 80023a4:	08001f79 	.word	0x08001f79
 80023a8:	080020b7 	.word	0x080020b7

080023ac <ADC_ConversionStop_Disable>:
{
 80023ac:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023ae:	6803      	ldr	r3, [r0, #0]
{
 80023b0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	07d2      	lsls	r2, r2, #31
 80023b6:	d401      	bmi.n	80023bc <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80023b8:	2000      	movs	r0, #0
}
 80023ba:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	f022 0201 	bic.w	r2, r2, #1
 80023c2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80023c4:	f7ff fd98 	bl	8001ef8 <HAL_GetTick>
 80023c8:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023ca:	6823      	ldr	r3, [r4, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	07db      	lsls	r3, r3, #31
 80023d0:	d5f2      	bpl.n	80023b8 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023d2:	f7ff fd91 	bl	8001ef8 <HAL_GetTick>
 80023d6:	1b40      	subs	r0, r0, r5
 80023d8:	2802      	cmp	r0, #2
 80023da:	d9f6      	bls.n	80023ca <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023de:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023e0:	f043 0310 	orr.w	r3, r3, #16
 80023e4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80023ee:	e7e4      	b.n	80023ba <ADC_ConversionStop_Disable+0xe>

080023f0 <HAL_ADC_Init>:
{
 80023f0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80023f2:	4604      	mov	r4, r0
 80023f4:	2800      	cmp	r0, #0
 80023f6:	f000 80c8 	beq.w	800258a <HAL_ADC_Init+0x19a>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80023fa:	6803      	ldr	r3, [r0, #0]
 80023fc:	4a66      	ldr	r2, [pc, #408]	; (8002598 <HAL_ADC_Init+0x1a8>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d008      	beq.n	8002414 <HAL_ADC_Init+0x24>
 8002402:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002406:	4293      	cmp	r3, r2
 8002408:	d004      	beq.n	8002414 <HAL_ADC_Init+0x24>
 800240a:	f240 11b3 	movw	r1, #435	; 0x1b3
 800240e:	4863      	ldr	r0, [pc, #396]	; (800259c <HAL_ADC_Init+0x1ac>)
 8002410:	f7ff f8ab 	bl	800156a <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002414:	6863      	ldr	r3, [r4, #4]
 8002416:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800241a:	d004      	beq.n	8002426 <HAL_ADC_Init+0x36>
 800241c:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8002420:	485e      	ldr	r0, [pc, #376]	; (800259c <HAL_ADC_Init+0x1ac>)
 8002422:	f7ff f8a2 	bl	800156a <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8002426:	68a3      	ldr	r3, [r4, #8]
 8002428:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 800242c:	d004      	beq.n	8002438 <HAL_ADC_Init+0x48>
 800242e:	f240 11b5 	movw	r1, #437	; 0x1b5
 8002432:	485a      	ldr	r0, [pc, #360]	; (800259c <HAL_ADC_Init+0x1ac>)
 8002434:	f7ff f899 	bl	800156a <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002438:	7b23      	ldrb	r3, [r4, #12]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d904      	bls.n	8002448 <HAL_ADC_Init+0x58>
 800243e:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8002442:	4856      	ldr	r0, [pc, #344]	; (800259c <HAL_ADC_Init+0x1ac>)
 8002444:	f7ff f891 	bl	800156a <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8002448:	69e3      	ldr	r3, [r4, #28]
 800244a:	f433 2220 	bics.w	r2, r3, #655360	; 0xa0000
 800244e:	d00c      	beq.n	800246a <HAL_ADC_Init+0x7a>
 8002450:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8002454:	f5b2 2fc0 	cmp.w	r2, #393216	; 0x60000
 8002458:	d007      	beq.n	800246a <HAL_ADC_Init+0x7a>
 800245a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800245e:	d004      	beq.n	800246a <HAL_ADC_Init+0x7a>
 8002460:	f240 11b7 	movw	r1, #439	; 0x1b7
 8002464:	484d      	ldr	r0, [pc, #308]	; (800259c <HAL_ADC_Init+0x1ac>)
 8002466:	f7ff f880 	bl	800156a <assert_failed>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800246a:	68a3      	ldr	r3, [r4, #8]
 800246c:	b1db      	cbz	r3, 80024a6 <HAL_ADC_Init+0xb6>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 800246e:	6923      	ldr	r3, [r4, #16]
 8002470:	3b01      	subs	r3, #1
 8002472:	2b0f      	cmp	r3, #15
 8002474:	d904      	bls.n	8002480 <HAL_ADC_Init+0x90>
 8002476:	f240 11bb 	movw	r1, #443	; 0x1bb
 800247a:	4848      	ldr	r0, [pc, #288]	; (800259c <HAL_ADC_Init+0x1ac>)
 800247c:	f7ff f875 	bl	800156a <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002480:	7d23      	ldrb	r3, [r4, #20]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d904      	bls.n	8002490 <HAL_ADC_Init+0xa0>
 8002486:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 800248a:	4844      	ldr	r0, [pc, #272]	; (800259c <HAL_ADC_Init+0x1ac>)
 800248c:	f7ff f86d 	bl	800156a <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002490:	7d23      	ldrb	r3, [r4, #20]
 8002492:	b143      	cbz	r3, 80024a6 <HAL_ADC_Init+0xb6>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002494:	69a3      	ldr	r3, [r4, #24]
 8002496:	3b01      	subs	r3, #1
 8002498:	2b07      	cmp	r3, #7
 800249a:	d904      	bls.n	80024a6 <HAL_ADC_Init+0xb6>
 800249c:	f240 11bf 	movw	r1, #447	; 0x1bf
 80024a0:	483e      	ldr	r0, [pc, #248]	; (800259c <HAL_ADC_Init+0x1ac>)
 80024a2:	f7ff f862 	bl	800156a <assert_failed>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024a8:	b92b      	cbnz	r3, 80024b6 <HAL_ADC_Init+0xc6>
    ADC_CLEAR_ERRORCODE(hadc);
 80024aa:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80024ac:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80024b0:	4620      	mov	r0, r4
 80024b2:	f7fe f8c1 	bl	8000638 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024b6:	4620      	mov	r0, r4
 80024b8:	f7ff ff78 	bl	80023ac <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024be:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80024c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024c4:	d163      	bne.n	800258e <HAL_ADC_Init+0x19e>
 80024c6:	2800      	cmp	r0, #0
 80024c8:	d161      	bne.n	800258e <HAL_ADC_Init+0x19e>
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024ca:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80024cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024d0:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80024d2:	f023 0302 	bic.w	r3, r3, #2
 80024d6:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024da:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80024dc:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80024de:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80024e0:	7b23      	ldrb	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80024e2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80024e6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80024ea:	d037      	beq.n	800255c <HAL_ADC_Init+0x16c>
 80024ec:	2901      	cmp	r1, #1
 80024ee:	bf14      	ite	ne
 80024f0:	4606      	movne	r6, r0
 80024f2:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024f6:	7d25      	ldrb	r5, [r4, #20]
 80024f8:	2d01      	cmp	r5, #1
 80024fa:	d106      	bne.n	800250a <HAL_ADC_Init+0x11a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024fc:	bb83      	cbnz	r3, 8002560 <HAL_ADC_Init+0x170>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80024fe:	69a3      	ldr	r3, [r4, #24]
 8002500:	3b01      	subs	r3, #1
 8002502:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8002506:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800250a:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800250c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8002510:	685d      	ldr	r5, [r3, #4]
 8002512:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8002516:	ea45 0506 	orr.w	r5, r5, r6
 800251a:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800251c:	689e      	ldr	r6, [r3, #8]
 800251e:	4d20      	ldr	r5, [pc, #128]	; (80025a0 <HAL_ADC_Init+0x1b0>)
 8002520:	ea05 0506 	and.w	r5, r5, r6
 8002524:	ea45 0502 	orr.w	r5, r5, r2
 8002528:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800252a:	d001      	beq.n	8002530 <HAL_ADC_Init+0x140>
 800252c:	2901      	cmp	r1, #1
 800252e:	d120      	bne.n	8002572 <HAL_ADC_Init+0x182>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002530:	6921      	ldr	r1, [r4, #16]
 8002532:	3901      	subs	r1, #1
 8002534:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8002536:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8002538:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800253c:	4329      	orrs	r1, r5
 800253e:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002540:	6899      	ldr	r1, [r3, #8]
 8002542:	4b18      	ldr	r3, [pc, #96]	; (80025a4 <HAL_ADC_Init+0x1b4>)
 8002544:	400b      	ands	r3, r1
 8002546:	429a      	cmp	r2, r3
 8002548:	d115      	bne.n	8002576 <HAL_ADC_Init+0x186>
      ADC_CLEAR_ERRORCODE(hadc);
 800254a:	2300      	movs	r3, #0
 800254c:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800254e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002550:	f023 0303 	bic.w	r3, r3, #3
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	62a3      	str	r3, [r4, #40]	; 0x28
}
 800255a:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800255c:	460e      	mov	r6, r1
 800255e:	e7ca      	b.n	80024f6 <HAL_ADC_Init+0x106>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002560:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002562:	f043 0320 	orr.w	r3, r3, #32
 8002566:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002568:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002570:	e7cb      	b.n	800250a <HAL_ADC_Init+0x11a>
  uint32_t tmp_sqr1 = 0U;
 8002572:	2100      	movs	r1, #0
 8002574:	e7df      	b.n	8002536 <HAL_ADC_Init+0x146>
      ADC_STATE_CLR_SET(hadc->State,
 8002576:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002578:	f023 0312 	bic.w	r3, r3, #18
 800257c:	f043 0310 	orr.w	r3, r3, #16
 8002580:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002582:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002584:	f043 0301 	orr.w	r3, r3, #1
 8002588:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800258a:	2001      	movs	r0, #1
 800258c:	e7e5      	b.n	800255a <HAL_ADC_Init+0x16a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800258e:	f043 0310 	orr.w	r3, r3, #16
 8002592:	62a3      	str	r3, [r4, #40]	; 0x28
 8002594:	e7f9      	b.n	800258a <HAL_ADC_Init+0x19a>
 8002596:	bf00      	nop
 8002598:	40012400 	.word	0x40012400
 800259c:	08005d14 	.word	0x08005d14
 80025a0:	ffe1f7fd 	.word	0xffe1f7fd
 80025a4:	ff1f0efe 	.word	0xff1f0efe

080025a8 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80025a8:	4770      	bx	lr
	...

080025ac <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80025ac:	1ec3      	subs	r3, r0, #3
 80025ae:	2b04      	cmp	r3, #4
{
 80025b0:	b510      	push	{r4, lr}
 80025b2:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80025b4:	d903      	bls.n	80025be <HAL_NVIC_SetPriorityGrouping+0x12>
 80025b6:	2192      	movs	r1, #146	; 0x92
 80025b8:	4809      	ldr	r0, [pc, #36]	; (80025e0 <HAL_NVIC_SetPriorityGrouping+0x34>)
 80025ba:	f7fe ffd6 	bl	800156a <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025be:	4a09      	ldr	r2, [pc, #36]	; (80025e4 <HAL_NVIC_SetPriorityGrouping+0x38>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025c0:	0224      	lsls	r4, r4, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c2:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025c4:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80025cc:	041b      	lsls	r3, r3, #16
 80025ce:	0c1b      	lsrs	r3, r3, #16
 80025d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80025d8:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 80025da:	60d4      	str	r4, [r2, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80025dc:	bd10      	pop	{r4, pc}
 80025de:	bf00      	nop
 80025e0:	08005d4c 	.word	0x08005d4c
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80025e8:	2a0f      	cmp	r2, #15
{ 
 80025ea:	b570      	push	{r4, r5, r6, lr}
 80025ec:	4605      	mov	r5, r0
 80025ee:	460c      	mov	r4, r1
 80025f0:	4616      	mov	r6, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80025f2:	d903      	bls.n	80025fc <HAL_NVIC_SetPriority+0x14>
 80025f4:	21aa      	movs	r1, #170	; 0xaa
 80025f6:	481b      	ldr	r0, [pc, #108]	; (8002664 <HAL_NVIC_SetPriority+0x7c>)
 80025f8:	f7fe ffb7 	bl	800156a <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80025fc:	2c0f      	cmp	r4, #15
 80025fe:	d903      	bls.n	8002608 <HAL_NVIC_SetPriority+0x20>
 8002600:	21ab      	movs	r1, #171	; 0xab
 8002602:	4818      	ldr	r0, [pc, #96]	; (8002664 <HAL_NVIC_SetPriority+0x7c>)
 8002604:	f7fe ffb1 	bl	800156a <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002608:	4b17      	ldr	r3, [pc, #92]	; (8002668 <HAL_NVIC_SetPriority+0x80>)
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	f3c2 2202 	ubfx	r2, r2, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002610:	f1c2 0307 	rsb	r3, r2, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002614:	1d11      	adds	r1, r2, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002616:	2b04      	cmp	r3, #4
 8002618:	bf28      	it	cs
 800261a:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800261c:	2906      	cmp	r1, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800261e:	f04f 31ff 	mov.w	r1, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002622:	bf98      	it	ls
 8002624:	2200      	movls	r2, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800262a:	bf88      	it	hi
 800262c:	3a03      	subhi	r2, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800262e:	ea24 0303 	bic.w	r3, r4, r3
 8002632:	4093      	lsls	r3, r2
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002634:	fa01 f202 	lsl.w	r2, r1, r2
 8002638:	ea26 0602 	bic.w	r6, r6, r2
  if ((int32_t)(IRQn) >= 0)
 800263c:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800263e:	ea43 0306 	orr.w	r3, r3, r6
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002642:	bfa8      	it	ge
 8002644:	f105 4560 	addge.w	r5, r5, #3758096384	; 0xe0000000
 8002648:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264c:	bfb8      	it	lt
 800264e:	4a07      	ldrlt	r2, [pc, #28]	; (800266c <HAL_NVIC_SetPriority+0x84>)
 8002650:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002652:	bfab      	itete	ge
 8002654:	f505 4561 	addge.w	r5, r5, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002658:	f005 050f 	andlt.w	r5, r5, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265c:	f885 3300 	strbge.w	r3, [r5, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002660:	5553      	strblt	r3, [r2, r5]
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002662:	bd70      	pop	{r4, r5, r6, pc}
 8002664:	08005d4c 	.word	0x08005d4c
 8002668:	e000ed00 	.word	0xe000ed00
 800266c:	e000ed14 	.word	0xe000ed14

08002670 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002670:	2800      	cmp	r0, #0
 8002672:	da03      	bge.n	800267c <HAL_NVIC_EnableIRQ+0xc>
 8002674:	21be      	movs	r1, #190	; 0xbe
 8002676:	4806      	ldr	r0, [pc, #24]	; (8002690 <HAL_NVIC_EnableIRQ+0x20>)
 8002678:	f7fe bf77 	b.w	800156a <assert_failed>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267c:	2301      	movs	r3, #1
 800267e:	0942      	lsrs	r2, r0, #5
 8002680:	f000 001f 	and.w	r0, r0, #31
 8002684:	fa03 f000 	lsl.w	r0, r3, r0
 8002688:	4b02      	ldr	r3, [pc, #8]	; (8002694 <HAL_NVIC_EnableIRQ+0x24>)
 800268a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800268e:	4770      	bx	lr
 8002690:	08005d4c 	.word	0x08005d4c
 8002694:	e000e100 	.word	0xe000e100

08002698 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002698:	2800      	cmp	r0, #0
 800269a:	da03      	bge.n	80026a4 <HAL_NVIC_DisableIRQ+0xc>
 800269c:	21ce      	movs	r1, #206	; 0xce
 800269e:	4809      	ldr	r0, [pc, #36]	; (80026c4 <HAL_NVIC_DisableIRQ+0x2c>)
 80026a0:	f7fe bf63 	b.w	800156a <assert_failed>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a4:	2201      	movs	r2, #1
 80026a6:	0943      	lsrs	r3, r0, #5
 80026a8:	f000 001f 	and.w	r0, r0, #31
 80026ac:	fa02 f000 	lsl.w	r0, r2, r0
 80026b0:	4a05      	ldr	r2, [pc, #20]	; (80026c8 <HAL_NVIC_DisableIRQ+0x30>)
 80026b2:	3320      	adds	r3, #32
 80026b4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80026bc:	f3bf 8f6f 	isb	sy

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	08005d4c 	.word	0x08005d4c
 80026c8:	e000e100 	.word	0xe000e100

080026cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026cc:	3801      	subs	r0, #1
 80026ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80026d2:	d20a      	bcs.n	80026ea <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026d6:	4b06      	ldr	r3, [pc, #24]	; (80026f0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d8:	4a06      	ldr	r2, [pc, #24]	; (80026f4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026da:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026dc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026e2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80026ea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	e000e010 	.word	0xe000e010
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026f8:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026fa:	4604      	mov	r4, r0
 80026fc:	2800      	cmp	r0, #0
 80026fe:	f000 8081 	beq.w	8002804 <HAL_DMA_Init+0x10c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002702:	6803      	ldr	r3, [r0, #0]
 8002704:	4a40      	ldr	r2, [pc, #256]	; (8002808 <HAL_DMA_Init+0x110>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d015      	beq.n	8002736 <HAL_DMA_Init+0x3e>
 800270a:	3214      	adds	r2, #20
 800270c:	4293      	cmp	r3, r2
 800270e:	d012      	beq.n	8002736 <HAL_DMA_Init+0x3e>
 8002710:	3214      	adds	r2, #20
 8002712:	4293      	cmp	r3, r2
 8002714:	d00f      	beq.n	8002736 <HAL_DMA_Init+0x3e>
 8002716:	3214      	adds	r2, #20
 8002718:	4293      	cmp	r3, r2
 800271a:	d00c      	beq.n	8002736 <HAL_DMA_Init+0x3e>
 800271c:	3214      	adds	r2, #20
 800271e:	4293      	cmp	r3, r2
 8002720:	d009      	beq.n	8002736 <HAL_DMA_Init+0x3e>
 8002722:	3214      	adds	r2, #20
 8002724:	4293      	cmp	r3, r2
 8002726:	d006      	beq.n	8002736 <HAL_DMA_Init+0x3e>
 8002728:	3214      	adds	r2, #20
 800272a:	4293      	cmp	r3, r2
 800272c:	d003      	beq.n	8002736 <HAL_DMA_Init+0x3e>
 800272e:	219a      	movs	r1, #154	; 0x9a
 8002730:	4836      	ldr	r0, [pc, #216]	; (800280c <HAL_DMA_Init+0x114>)
 8002732:	f7fe ff1a 	bl	800156a <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002736:	6863      	ldr	r3, [r4, #4]
 8002738:	f033 0210 	bics.w	r2, r3, #16
 800273c:	d006      	beq.n	800274c <HAL_DMA_Init+0x54>
 800273e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002742:	d003      	beq.n	800274c <HAL_DMA_Init+0x54>
 8002744:	219b      	movs	r1, #155	; 0x9b
 8002746:	4831      	ldr	r0, [pc, #196]	; (800280c <HAL_DMA_Init+0x114>)
 8002748:	f7fe ff0f 	bl	800156a <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800274c:	68a3      	ldr	r3, [r4, #8]
 800274e:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8002752:	d003      	beq.n	800275c <HAL_DMA_Init+0x64>
 8002754:	219c      	movs	r1, #156	; 0x9c
 8002756:	482d      	ldr	r0, [pc, #180]	; (800280c <HAL_DMA_Init+0x114>)
 8002758:	f7fe ff07 	bl	800156a <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800275c:	68e3      	ldr	r3, [r4, #12]
 800275e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8002762:	d003      	beq.n	800276c <HAL_DMA_Init+0x74>
 8002764:	219d      	movs	r1, #157	; 0x9d
 8002766:	4829      	ldr	r0, [pc, #164]	; (800280c <HAL_DMA_Init+0x114>)
 8002768:	f7fe feff 	bl	800156a <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800276c:	6923      	ldr	r3, [r4, #16]
 800276e:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8002772:	d006      	beq.n	8002782 <HAL_DMA_Init+0x8a>
 8002774:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002778:	d003      	beq.n	8002782 <HAL_DMA_Init+0x8a>
 800277a:	219e      	movs	r1, #158	; 0x9e
 800277c:	4823      	ldr	r0, [pc, #140]	; (800280c <HAL_DMA_Init+0x114>)
 800277e:	f7fe fef4 	bl	800156a <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002782:	6963      	ldr	r3, [r4, #20]
 8002784:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8002788:	d006      	beq.n	8002798 <HAL_DMA_Init+0xa0>
 800278a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800278e:	d003      	beq.n	8002798 <HAL_DMA_Init+0xa0>
 8002790:	219f      	movs	r1, #159	; 0x9f
 8002792:	481e      	ldr	r0, [pc, #120]	; (800280c <HAL_DMA_Init+0x114>)
 8002794:	f7fe fee9 	bl	800156a <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002798:	69a3      	ldr	r3, [r4, #24]
 800279a:	f033 0320 	bics.w	r3, r3, #32
 800279e:	d003      	beq.n	80027a8 <HAL_DMA_Init+0xb0>
 80027a0:	21a0      	movs	r1, #160	; 0xa0
 80027a2:	481a      	ldr	r0, [pc, #104]	; (800280c <HAL_DMA_Init+0x114>)
 80027a4:	f7fe fee1 	bl	800156a <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80027a8:	69e3      	ldr	r3, [r4, #28]
 80027aa:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 80027ae:	d003      	beq.n	80027b8 <HAL_DMA_Init+0xc0>
 80027b0:	21a1      	movs	r1, #161	; 0xa1
 80027b2:	4816      	ldr	r0, [pc, #88]	; (800280c <HAL_DMA_Init+0x114>)
 80027b4:	f7fe fed9 	bl	800156a <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80027b8:	2214      	movs	r2, #20
 80027ba:	6821      	ldr	r1, [r4, #0]
 80027bc:	4b14      	ldr	r3, [pc, #80]	; (8002810 <HAL_DMA_Init+0x118>)
 80027be:	440b      	add	r3, r1
 80027c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_DMA_Init+0x11c>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027ca:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80027cc:	63e3      	str	r3, [r4, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027ce:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 80027d2:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d4:	68e0      	ldr	r0, [r4, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027d6:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027da:	4303      	orrs	r3, r0
 80027dc:	6920      	ldr	r0, [r4, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027de:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e2:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e4:	6960      	ldr	r0, [r4, #20]
 80027e6:	4303      	orrs	r3, r0
 80027e8:	69a0      	ldr	r0, [r4, #24]
 80027ea:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ec:	69e0      	ldr	r0, [r4, #28]
 80027ee:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80027f0:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027f2:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f4:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80027f6:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f8:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80027fa:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80027fe:	f884 0020 	strb.w	r0, [r4, #32]

  return HAL_OK;
}
 8002802:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002804:	2001      	movs	r0, #1
 8002806:	e7fc      	b.n	8002802 <HAL_DMA_Init+0x10a>
 8002808:	40020008 	.word	0x40020008
 800280c:	08005d87 	.word	0x08005d87
 8002810:	bffdfff8 	.word	0xbffdfff8
 8002814:	40020000 	.word	0x40020000

08002818 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002818:	b510      	push	{r4, lr}
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800281a:	4604      	mov	r4, r0
 800281c:	2800      	cmp	r0, #0
 800281e:	d03a      	beq.n	8002896 <HAL_DMA_DeInit+0x7e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002820:	6803      	ldr	r3, [r0, #0]
 8002822:	4a1e      	ldr	r2, [pc, #120]	; (800289c <HAL_DMA_DeInit+0x84>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d015      	beq.n	8002854 <HAL_DMA_DeInit+0x3c>
 8002828:	3214      	adds	r2, #20
 800282a:	4293      	cmp	r3, r2
 800282c:	d012      	beq.n	8002854 <HAL_DMA_DeInit+0x3c>
 800282e:	3214      	adds	r2, #20
 8002830:	4293      	cmp	r3, r2
 8002832:	d00f      	beq.n	8002854 <HAL_DMA_DeInit+0x3c>
 8002834:	3214      	adds	r2, #20
 8002836:	4293      	cmp	r3, r2
 8002838:	d00c      	beq.n	8002854 <HAL_DMA_DeInit+0x3c>
 800283a:	3214      	adds	r2, #20
 800283c:	4293      	cmp	r3, r2
 800283e:	d009      	beq.n	8002854 <HAL_DMA_DeInit+0x3c>
 8002840:	3214      	adds	r2, #20
 8002842:	4293      	cmp	r3, r2
 8002844:	d006      	beq.n	8002854 <HAL_DMA_DeInit+0x3c>
 8002846:	3214      	adds	r2, #20
 8002848:	4293      	cmp	r3, r2
 800284a:	d003      	beq.n	8002854 <HAL_DMA_DeInit+0x3c>
 800284c:	21e5      	movs	r1, #229	; 0xe5
 800284e:	4814      	ldr	r0, [pc, #80]	; (80028a0 <HAL_DMA_DeInit+0x88>)
 8002850:	f7fe fe8b 	bl	800156a <assert_failed>

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8002854:	2000      	movs	r0, #0
  __HAL_DMA_DISABLE(hdma);
 8002856:	6822      	ldr	r2, [r4, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
 8002858:	4912      	ldr	r1, [pc, #72]	; (80028a4 <HAL_DMA_DeInit+0x8c>)
  __HAL_DMA_DISABLE(hdma);
 800285a:	6813      	ldr	r3, [r2, #0]
 800285c:	f023 0301 	bic.w	r3, r3, #1
 8002860:	6013      	str	r3, [r2, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002862:	4b11      	ldr	r3, [pc, #68]	; (80028a8 <HAL_DMA_DeInit+0x90>)
  hdma->Instance->CCR  = 0U;
 8002864:	6010      	str	r0, [r2, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002866:	4413      	add	r3, r2
  hdma->Instance->CNDTR = 0U;
 8002868:	6050      	str	r0, [r2, #4]
  hdma->Instance->CPAR  = 0U;
 800286a:	6090      	str	r0, [r2, #8]
  hdma->Instance->CMAR = 0U;
 800286c:	60d0      	str	r0, [r2, #12]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800286e:	2214      	movs	r2, #20
 8002870:	fbb3 f3f2 	udiv	r3, r3, r2
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8002874:	2201      	movs	r2, #1
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
  hdma->DmaBaseAddress = DMA1;
 800287e:	63e1      	str	r1, [r4, #60]	; 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8002880:	604b      	str	r3, [r1, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
  hdma->XferHalfCpltCallback = NULL;
 8002882:	e9c4 000a 	strd	r0, r0, [r4, #40]	; 0x28
  hdma->XferErrorCallback = NULL;
  hdma->XferAbortCallback = NULL;
 8002886:	e9c4 000c 	strd	r0, r0, [r4, #48]	; 0x30

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800288a:	63a0      	str	r0, [r4, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800288c:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002890:	f884 0020 	strb.w	r0, [r4, #32]

  return HAL_OK;
}
 8002894:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002896:	2001      	movs	r0, #1
 8002898:	e7fc      	b.n	8002894 <HAL_DMA_DeInit+0x7c>
 800289a:	bf00      	nop
 800289c:	40020008 	.word	0x40020008
 80028a0:	08005d87 	.word	0x08005d87
 80028a4:	40020000 	.word	0x40020000
 80028a8:	bffdfff8 	.word	0xbffdfff8

080028ac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028b0:	4617      	mov	r7, r2
 80028b2:	4698      	mov	r8, r3
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80028b4:	1e5a      	subs	r2, r3, #1
 80028b6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80028ba:	429a      	cmp	r2, r3
{
 80028bc:	4604      	mov	r4, r0
 80028be:	460e      	mov	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80028c0:	d904      	bls.n	80028cc <HAL_DMA_Start_IT+0x20>
 80028c2:	f240 116f 	movw	r1, #367	; 0x16f
 80028c6:	4821      	ldr	r0, [pc, #132]	; (800294c <HAL_DMA_Start_IT+0xa0>)
 80028c8:	f7fe fe4f 	bl	800156a <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80028cc:	f894 3020 	ldrb.w	r3, [r4, #32]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d038      	beq.n	8002946 <HAL_DMA_Start_IT+0x9a>
 80028d4:	2301      	movs	r3, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028d6:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 80028da:	f884 3020 	strb.w	r3, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80028de:	429d      	cmp	r5, r3
 80028e0:	f04f 0002 	mov.w	r0, #2
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	d12a      	bne.n	8002940 <HAL_DMA_Start_IT+0x94>
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028ea:	6821      	ldr	r1, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ec:	63a3      	str	r3, [r4, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 80028ee:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    __HAL_DMA_DISABLE(hdma);
 80028f2:	6808      	ldr	r0, [r1, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028f4:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80028f8:	f020 0001 	bic.w	r0, r0, #1
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80028fc:	4095      	lsls	r5, r2
    __HAL_DMA_DISABLE(hdma);
 80028fe:	6008      	str	r0, [r1, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002900:	605d      	str	r5, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002902:	6863      	ldr	r3, [r4, #4]
  hdma->Instance->CNDTR = DataLength;
 8002904:	f8c1 8004 	str.w	r8, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002908:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800290a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800290c:	6822      	ldr	r2, [r4, #0]
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800290e:	bf0b      	itete	eq
 8002910:	608f      	streq	r7, [r1, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002912:	608e      	strne	r6, [r1, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002914:	60ce      	streq	r6, [r1, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002916:	60cf      	strne	r7, [r1, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8002918:	b153      	cbz	r3, 8002930 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800291a:	680b      	ldr	r3, [r1, #0]
 800291c:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8002920:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002922:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 8002924:	6813      	ldr	r3, [r2, #0]
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	6013      	str	r3, [r2, #0]
}
 800292c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002930:	680b      	ldr	r3, [r1, #0]
 8002932:	f023 0304 	bic.w	r3, r3, #4
 8002936:	600b      	str	r3, [r1, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002938:	680b      	ldr	r3, [r1, #0]
 800293a:	f043 030a 	orr.w	r3, r3, #10
 800293e:	e7ef      	b.n	8002920 <HAL_DMA_Start_IT+0x74>
    __HAL_UNLOCK(hdma); 
 8002940:	f884 3020 	strb.w	r3, [r4, #32]
 8002944:	e7f2      	b.n	800292c <HAL_DMA_Start_IT+0x80>
  __HAL_LOCK(hdma);
 8002946:	2002      	movs	r0, #2
 8002948:	e7f0      	b.n	800292c <HAL_DMA_Start_IT+0x80>
 800294a:	bf00      	nop
 800294c:	08005d87 	.word	0x08005d87

08002950 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002950:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8002954:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002956:	2b02      	cmp	r3, #2
 8002958:	d003      	beq.n	8002962 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800295a:	2304      	movs	r3, #4
 800295c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800295e:	2001      	movs	r0, #1
}
 8002960:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002962:	6803      	ldr	r3, [r0, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	f022 020e 	bic.w	r2, r2, #14
 800296a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	f022 0201 	bic.w	r2, r2, #1
 8002972:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002974:	4a18      	ldr	r2, [pc, #96]	; (80029d8 <HAL_DMA_Abort_IT+0x88>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d01f      	beq.n	80029ba <HAL_DMA_Abort_IT+0x6a>
 800297a:	3214      	adds	r2, #20
 800297c:	4293      	cmp	r3, r2
 800297e:	d01e      	beq.n	80029be <HAL_DMA_Abort_IT+0x6e>
 8002980:	3214      	adds	r2, #20
 8002982:	4293      	cmp	r3, r2
 8002984:	d01d      	beq.n	80029c2 <HAL_DMA_Abort_IT+0x72>
 8002986:	3214      	adds	r2, #20
 8002988:	4293      	cmp	r3, r2
 800298a:	d01d      	beq.n	80029c8 <HAL_DMA_Abort_IT+0x78>
 800298c:	3214      	adds	r2, #20
 800298e:	4293      	cmp	r3, r2
 8002990:	d01d      	beq.n	80029ce <HAL_DMA_Abort_IT+0x7e>
 8002992:	3214      	adds	r2, #20
 8002994:	4293      	cmp	r3, r2
 8002996:	bf0c      	ite	eq
 8002998:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800299c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80029a0:	4a0e      	ldr	r2, [pc, #56]	; (80029dc <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 80029a2:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029a4:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80029a6:	2301      	movs	r3, #1
 80029a8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 80029ac:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80029ae:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80029b2:	b17b      	cbz	r3, 80029d4 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80029b4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80029b6:	4620      	mov	r0, r4
 80029b8:	e7d2      	b.n	8002960 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029ba:	2301      	movs	r3, #1
 80029bc:	e7f0      	b.n	80029a0 <HAL_DMA_Abort_IT+0x50>
 80029be:	2310      	movs	r3, #16
 80029c0:	e7ee      	b.n	80029a0 <HAL_DMA_Abort_IT+0x50>
 80029c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029c6:	e7eb      	b.n	80029a0 <HAL_DMA_Abort_IT+0x50>
 80029c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029cc:	e7e8      	b.n	80029a0 <HAL_DMA_Abort_IT+0x50>
 80029ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029d2:	e7e5      	b.n	80029a0 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80029d4:	4618      	mov	r0, r3
 80029d6:	e7c3      	b.n	8002960 <HAL_DMA_Abort_IT+0x10>
 80029d8:	40020008 	.word	0x40020008
 80029dc:	40020000 	.word	0x40020000

080029e0 <HAL_DMA_IRQHandler>:
{
 80029e0:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80029e2:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029e4:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80029e6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029e8:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80029ea:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80029ec:	4095      	lsls	r5, r2
 80029ee:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80029f0:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80029f2:	d032      	beq.n	8002a5a <HAL_DMA_IRQHandler+0x7a>
 80029f4:	074d      	lsls	r5, r1, #29
 80029f6:	d530      	bpl.n	8002a5a <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029fc:	bf5e      	ittt	pl
 80029fe:	681a      	ldrpl	r2, [r3, #0]
 8002a00:	f022 0204 	bicpl.w	r2, r2, #4
 8002a04:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002a06:	4a3e      	ldr	r2, [pc, #248]	; (8002b00 <HAL_DMA_IRQHandler+0x120>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d019      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x60>
 8002a0c:	3214      	adds	r2, #20
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d018      	beq.n	8002a44 <HAL_DMA_IRQHandler+0x64>
 8002a12:	3214      	adds	r2, #20
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d017      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x68>
 8002a18:	3214      	adds	r2, #20
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d017      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x6e>
 8002a1e:	3214      	adds	r2, #20
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d017      	beq.n	8002a54 <HAL_DMA_IRQHandler+0x74>
 8002a24:	3214      	adds	r2, #20
 8002a26:	4293      	cmp	r3, r2
 8002a28:	bf0c      	ite	eq
 8002a2a:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8002a2e:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8002a32:	4a34      	ldr	r2, [pc, #208]	; (8002b04 <HAL_DMA_IRQHandler+0x124>)
 8002a34:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002a36:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d05e      	beq.n	8002afa <HAL_DMA_IRQHandler+0x11a>
}
 8002a3c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002a3e:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002a40:	2304      	movs	r3, #4
 8002a42:	e7f6      	b.n	8002a32 <HAL_DMA_IRQHandler+0x52>
 8002a44:	2340      	movs	r3, #64	; 0x40
 8002a46:	e7f4      	b.n	8002a32 <HAL_DMA_IRQHandler+0x52>
 8002a48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a4c:	e7f1      	b.n	8002a32 <HAL_DMA_IRQHandler+0x52>
 8002a4e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a52:	e7ee      	b.n	8002a32 <HAL_DMA_IRQHandler+0x52>
 8002a54:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002a58:	e7eb      	b.n	8002a32 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002a5a:	2502      	movs	r5, #2
 8002a5c:	4095      	lsls	r5, r2
 8002a5e:	4225      	tst	r5, r4
 8002a60:	d035      	beq.n	8002ace <HAL_DMA_IRQHandler+0xee>
 8002a62:	078d      	lsls	r5, r1, #30
 8002a64:	d533      	bpl.n	8002ace <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	0694      	lsls	r4, r2, #26
 8002a6a:	d406      	bmi.n	8002a7a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	f022 020a 	bic.w	r2, r2, #10
 8002a72:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002a74:	2201      	movs	r2, #1
 8002a76:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a7a:	4a21      	ldr	r2, [pc, #132]	; (8002b00 <HAL_DMA_IRQHandler+0x120>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d019      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0xd4>
 8002a80:	3214      	adds	r2, #20
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d018      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0xd8>
 8002a86:	3214      	adds	r2, #20
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d017      	beq.n	8002abc <HAL_DMA_IRQHandler+0xdc>
 8002a8c:	3214      	adds	r2, #20
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d017      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0xe2>
 8002a92:	3214      	adds	r2, #20
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d017      	beq.n	8002ac8 <HAL_DMA_IRQHandler+0xe8>
 8002a98:	3214      	adds	r2, #20
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	bf0c      	ite	eq
 8002a9e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8002aa2:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8002aa6:	4a17      	ldr	r2, [pc, #92]	; (8002b04 <HAL_DMA_IRQHandler+0x124>)
 8002aa8:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8002aaa:	2300      	movs	r3, #0
 8002aac:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002ab0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002ab2:	e7c1      	b.n	8002a38 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e7f6      	b.n	8002aa6 <HAL_DMA_IRQHandler+0xc6>
 8002ab8:	2320      	movs	r3, #32
 8002aba:	e7f4      	b.n	8002aa6 <HAL_DMA_IRQHandler+0xc6>
 8002abc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ac0:	e7f1      	b.n	8002aa6 <HAL_DMA_IRQHandler+0xc6>
 8002ac2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ac6:	e7ee      	b.n	8002aa6 <HAL_DMA_IRQHandler+0xc6>
 8002ac8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002acc:	e7eb      	b.n	8002aa6 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002ace:	2508      	movs	r5, #8
 8002ad0:	4095      	lsls	r5, r2
 8002ad2:	4225      	tst	r5, r4
 8002ad4:	d011      	beq.n	8002afa <HAL_DMA_IRQHandler+0x11a>
 8002ad6:	0709      	lsls	r1, r1, #28
 8002ad8:	d50f      	bpl.n	8002afa <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ada:	6819      	ldr	r1, [r3, #0]
 8002adc:	f021 010e 	bic.w	r1, r1, #14
 8002ae0:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	fa03 f202 	lsl.w	r2, r3, r2
 8002ae8:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002aea:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002aec:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002af0:	2300      	movs	r3, #0
 8002af2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002af6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002af8:	e79e      	b.n	8002a38 <HAL_DMA_IRQHandler+0x58>
}
 8002afa:	bc70      	pop	{r4, r5, r6}
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	40020008 	.word	0x40020008
 8002b04:	40020000 	.word	0x40020000

08002b08 <HAL_DMA_GetState>:
}
 8002b08:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
 8002b0c:	4770      	bx	lr
	...

08002b10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t config = 0x00u;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002b14:	4aa2      	ldr	r2, [pc, #648]	; (8002da0 <HAL_GPIO_Init+0x290>)
{
 8002b16:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002b18:	4290      	cmp	r0, r2
{
 8002b1a:	4604      	mov	r4, r0
 8002b1c:	468b      	mov	fp, r1
 8002b1e:	9201      	str	r2, [sp, #4]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002b20:	d00f      	beq.n	8002b42 <HAL_GPIO_Init+0x32>
 8002b22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b26:	4290      	cmp	r0, r2
 8002b28:	d00b      	beq.n	8002b42 <HAL_GPIO_Init+0x32>
 8002b2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b2e:	4290      	cmp	r0, r2
 8002b30:	d007      	beq.n	8002b42 <HAL_GPIO_Init+0x32>
 8002b32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b36:	4290      	cmp	r0, r2
 8002b38:	d003      	beq.n	8002b42 <HAL_GPIO_Init+0x32>
 8002b3a:	21bd      	movs	r1, #189	; 0xbd
 8002b3c:	4899      	ldr	r0, [pc, #612]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002b3e:	f7fe fd14 	bl	800156a <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002b42:	f8db 2000 	ldr.w	r2, [fp]
 8002b46:	b291      	uxth	r1, r2
 8002b48:	b111      	cbz	r1, 8002b50 <HAL_GPIO_Init+0x40>
 8002b4a:	0c12      	lsrs	r2, r2, #16
 8002b4c:	0412      	lsls	r2, r2, #16
 8002b4e:	b11a      	cbz	r2, 8002b58 <HAL_GPIO_Init+0x48>
 8002b50:	21be      	movs	r1, #190	; 0xbe
 8002b52:	4894      	ldr	r0, [pc, #592]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002b54:	f7fe fd09 	bl	800156a <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002b58:	f8db 2004 	ldr.w	r2, [fp, #4]
 8002b5c:	2a03      	cmp	r2, #3
 8002b5e:	d917      	bls.n	8002b90 <HAL_GPIO_Init+0x80>
 8002b60:	f1a2 0111 	sub.w	r1, r2, #17
 8002b64:	2901      	cmp	r1, #1
 8002b66:	d913      	bls.n	8002b90 <HAL_GPIO_Init+0x80>
 8002b68:	488f      	ldr	r0, [pc, #572]	; (8002da8 <HAL_GPIO_Init+0x298>)
 8002b6a:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8002b6e:	4281      	cmp	r1, r0
 8002b70:	d00e      	beq.n	8002b90 <HAL_GPIO_Init+0x80>
 8002b72:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8002b76:	4282      	cmp	r2, r0
 8002b78:	d00a      	beq.n	8002b90 <HAL_GPIO_Init+0x80>
 8002b7a:	f5a0 2070 	sub.w	r0, r0, #983040	; 0xf0000
 8002b7e:	4281      	cmp	r1, r0
 8002b80:	d006      	beq.n	8002b90 <HAL_GPIO_Init+0x80>
 8002b82:	498a      	ldr	r1, [pc, #552]	; (8002dac <HAL_GPIO_Init+0x29c>)
 8002b84:	428a      	cmp	r2, r1
 8002b86:	d003      	beq.n	8002b90 <HAL_GPIO_Init+0x80>
 8002b88:	21bf      	movs	r1, #191	; 0xbf
 8002b8a:	4886      	ldr	r0, [pc, #536]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002b8c:	f7fe fced 	bl	800156a <assert_failed>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2u];
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b90:	2500      	movs	r5, #0
 8002b92:	46a8      	mov	r8, r5
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b94:	f8df a22c 	ldr.w	sl, [pc, #556]	; 8002dc4 <HAL_GPIO_Init+0x2b4>
 8002b98:	4e85      	ldr	r6, [pc, #532]	; (8002db0 <HAL_GPIO_Init+0x2a0>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b9a:	f8db 7000 	ldr.w	r7, [fp]
 8002b9e:	fa37 f308 	lsrs.w	r3, r7, r8
 8002ba2:	d102      	bne.n	8002baa <HAL_GPIO_Init+0x9a>
      }
    }

	position++;
  }
}
 8002ba4:	b005      	add	sp, #20
 8002ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8002baa:	2201      	movs	r2, #1
 8002bac:	fa02 f908 	lsl.w	r9, r2, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bb0:	ea07 0709 	and.w	r7, r7, r9
    if (iocurrent == ioposition)
 8002bb4:	45b9      	cmp	r9, r7
 8002bb6:	f040 8086 	bne.w	8002cc6 <HAL_GPIO_Init+0x1b6>
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002bba:	9b01      	ldr	r3, [sp, #4]
 8002bbc:	429c      	cmp	r4, r3
 8002bbe:	d00d      	beq.n	8002bdc <HAL_GPIO_Init+0xcc>
 8002bc0:	497c      	ldr	r1, [pc, #496]	; (8002db4 <HAL_GPIO_Init+0x2a4>)
 8002bc2:	428c      	cmp	r4, r1
 8002bc4:	d00a      	beq.n	8002bdc <HAL_GPIO_Init+0xcc>
 8002bc6:	4b7c      	ldr	r3, [pc, #496]	; (8002db8 <HAL_GPIO_Init+0x2a8>)
 8002bc8:	429c      	cmp	r4, r3
 8002bca:	d007      	beq.n	8002bdc <HAL_GPIO_Init+0xcc>
 8002bcc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002bd0:	428c      	cmp	r4, r1
 8002bd2:	d003      	beq.n	8002bdc <HAL_GPIO_Init+0xcc>
 8002bd4:	21cd      	movs	r1, #205	; 0xcd
 8002bd6:	4873      	ldr	r0, [pc, #460]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002bd8:	f7fe fcc7 	bl	800156a <assert_failed>
      switch (GPIO_Init->Mode)
 8002bdc:	f8db 1004 	ldr.w	r1, [fp, #4]
 8002be0:	2912      	cmp	r1, #18
 8002be2:	f000 80c7 	beq.w	8002d74 <HAL_GPIO_Init+0x264>
 8002be6:	f200 8082 	bhi.w	8002cee <HAL_GPIO_Init+0x1de>
 8002bea:	2902      	cmp	r1, #2
 8002bec:	f000 80b5 	beq.w	8002d5a <HAL_GPIO_Init+0x24a>
 8002bf0:	d86c      	bhi.n	8002ccc <HAL_GPIO_Init+0x1bc>
 8002bf2:	2900      	cmp	r1, #0
 8002bf4:	f000 8088 	beq.w	8002d08 <HAL_GPIO_Init+0x1f8>
 8002bf8:	2901      	cmp	r1, #1
 8002bfa:	f000 80a2 	beq.w	8002d42 <HAL_GPIO_Init+0x232>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bfe:	2fff      	cmp	r7, #255	; 0xff
 8002c00:	bf82      	ittt	hi
 8002c02:	f108 4c80 	addhi.w	ip, r8, #1073741824	; 0x40000000
 8002c06:	f1ac 0c08 	subhi.w	ip, ip, #8
 8002c0a:	ea4f 028c 	movhi.w	r2, ip, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c0e:	f04f 0c0f 	mov.w	ip, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c12:	bf9d      	ittte	ls
 8002c14:	4620      	movls	r0, r4
 8002c16:	6821      	ldrls	r1, [r4, #0]
 8002c18:	ea4f 0288 	movls.w	r2, r8, lsl #2
 8002c1c:	6861      	ldrhi	r1, [r4, #4]
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c1e:	fa0c fe02 	lsl.w	lr, ip, r2
 8002c22:	ea21 010e 	bic.w	r1, r1, lr
 8002c26:	fa05 f202 	lsl.w	r2, r5, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c2a:	bf88      	it	hi
 8002c2c:	1d20      	addhi	r0, r4, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c32:	f8db 0004 	ldr.w	r0, [fp, #4]
 8002c36:	00c3      	lsls	r3, r0, #3
 8002c38:	d545      	bpl.n	8002cc6 <HAL_GPIO_Init+0x1b6>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c3a:	f8da 2018 	ldr.w	r2, [sl, #24]
 8002c3e:	f028 0103 	bic.w	r1, r8, #3
 8002c42:	f042 0201 	orr.w	r2, r2, #1
 8002c46:	f8ca 2018 	str.w	r2, [sl, #24]
 8002c4a:	f8da 2018 	ldr.w	r2, [sl, #24]
 8002c4e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002c52:	f002 0201 	and.w	r2, r2, #1
 8002c56:	9203      	str	r2, [sp, #12]
 8002c58:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c5c:	f008 0e03 	and.w	lr, r8, #3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c60:	9b01      	ldr	r3, [sp, #4]
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c62:	9a03      	ldr	r2, [sp, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c64:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8002c68:	688a      	ldr	r2, [r1, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c6a:	fa0c fc0e 	lsl.w	ip, ip, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c6e:	429c      	cmp	r4, r3
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c70:	ea22 0c0c 	bic.w	ip, r2, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c74:	f000 808f 	beq.w	8002d96 <HAL_GPIO_Init+0x286>
 8002c78:	4a4e      	ldr	r2, [pc, #312]	; (8002db4 <HAL_GPIO_Init+0x2a4>)
 8002c7a:	4294      	cmp	r4, r2
 8002c7c:	f000 808d 	beq.w	8002d9a <HAL_GPIO_Init+0x28a>
 8002c80:	4b4d      	ldr	r3, [pc, #308]	; (8002db8 <HAL_GPIO_Init+0x2a8>)
 8002c82:	429c      	cmp	r4, r3
 8002c84:	bf14      	ite	ne
 8002c86:	2203      	movne	r2, #3
 8002c88:	2202      	moveq	r2, #2
 8002c8a:	fa02 f20e 	lsl.w	r2, r2, lr
 8002c8e:	ea42 020c 	orr.w	r2, r2, ip
        AFIO->EXTICR[position >> 2u] = temp;
 8002c92:	608a      	str	r2, [r1, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8002c94:	6832      	ldr	r2, [r6, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c96:	03c1      	lsls	r1, r0, #15
          SET_BIT(EXTI->IMR, iocurrent);
 8002c98:	bf4c      	ite	mi
 8002c9a:	433a      	orrmi	r2, r7
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c9c:	43ba      	bicpl	r2, r7
 8002c9e:	6032      	str	r2, [r6, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8002ca0:	6872      	ldr	r2, [r6, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ca2:	0383      	lsls	r3, r0, #14
          SET_BIT(EXTI->EMR, iocurrent);
 8002ca4:	bf4c      	ite	mi
 8002ca6:	433a      	orrmi	r2, r7
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ca8:	43ba      	bicpl	r2, r7
 8002caa:	6072      	str	r2, [r6, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cac:	68b2      	ldr	r2, [r6, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cae:	02c1      	lsls	r1, r0, #11
          SET_BIT(EXTI->RTSR, iocurrent);
 8002cb0:	bf4c      	ite	mi
 8002cb2:	433a      	orrmi	r2, r7
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002cb4:	43ba      	bicpl	r2, r7
 8002cb6:	60b2      	str	r2, [r6, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cb8:	68f2      	ldr	r2, [r6, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cba:	0283      	lsls	r3, r0, #10
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cbc:	bf4c      	ite	mi
 8002cbe:	4317      	orrmi	r7, r2
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cc0:	ea22 0707 	bicpl.w	r7, r2, r7
 8002cc4:	60f7      	str	r7, [r6, #12]
	position++;
 8002cc6:	f108 0801 	add.w	r8, r8, #1
 8002cca:	e766      	b.n	8002b9a <HAL_GPIO_Init+0x8a>
      switch (GPIO_Init->Mode)
 8002ccc:	2903      	cmp	r1, #3
 8002cce:	d05e      	beq.n	8002d8e <HAL_GPIO_Init+0x27e>
 8002cd0:	2911      	cmp	r1, #17
 8002cd2:	d194      	bne.n	8002bfe <HAL_GPIO_Init+0xee>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002cd4:	f8db 200c 	ldr.w	r2, [fp, #12]
 8002cd8:	3a01      	subs	r2, #1
 8002cda:	2a02      	cmp	r2, #2
 8002cdc:	d903      	bls.n	8002ce6 <HAL_GPIO_Init+0x1d6>
 8002cde:	21dc      	movs	r1, #220	; 0xdc
 8002ce0:	4830      	ldr	r0, [pc, #192]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002ce2:	f7fe fc42 	bl	800156a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ce6:	f8db 500c 	ldr.w	r5, [fp, #12]
 8002cea:	3504      	adds	r5, #4
          break;
 8002cec:	e787      	b.n	8002bfe <HAL_GPIO_Init+0xee>
      switch (GPIO_Init->Mode)
 8002cee:	4833      	ldr	r0, [pc, #204]	; (8002dbc <HAL_GPIO_Init+0x2ac>)
 8002cf0:	4281      	cmp	r1, r0
 8002cf2:	d009      	beq.n	8002d08 <HAL_GPIO_Init+0x1f8>
 8002cf4:	d81b      	bhi.n	8002d2e <HAL_GPIO_Init+0x21e>
 8002cf6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8002cfa:	4281      	cmp	r1, r0
 8002cfc:	d004      	beq.n	8002d08 <HAL_GPIO_Init+0x1f8>
 8002cfe:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8002d02:	4281      	cmp	r1, r0
 8002d04:	f47f af7b 	bne.w	8002bfe <HAL_GPIO_Init+0xee>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002d08:	f8db 1008 	ldr.w	r1, [fp, #8]
 8002d0c:	2902      	cmp	r1, #2
 8002d0e:	d903      	bls.n	8002d18 <HAL_GPIO_Init+0x208>
 8002d10:	21f7      	movs	r1, #247	; 0xf7
 8002d12:	4824      	ldr	r0, [pc, #144]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002d14:	f7fe fc29 	bl	800156a <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d18:	f8db 1008 	ldr.w	r1, [fp, #8]
 8002d1c:	b3c9      	cbz	r1, 8002d92 <HAL_GPIO_Init+0x282>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d1e:	2901      	cmp	r1, #1
            GPIOx->BSRR = ioposition;
 8002d20:	bf0c      	ite	eq
 8002d22:	f8c4 9010 	streq.w	r9, [r4, #16]
            GPIOx->BRR = ioposition;
 8002d26:	f8c4 9014 	strne.w	r9, [r4, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d2a:	2508      	movs	r5, #8
 8002d2c:	e767      	b.n	8002bfe <HAL_GPIO_Init+0xee>
      switch (GPIO_Init->Mode)
 8002d2e:	4824      	ldr	r0, [pc, #144]	; (8002dc0 <HAL_GPIO_Init+0x2b0>)
 8002d30:	4281      	cmp	r1, r0
 8002d32:	d0e9      	beq.n	8002d08 <HAL_GPIO_Init+0x1f8>
 8002d34:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8002d38:	4281      	cmp	r1, r0
 8002d3a:	d0e5      	beq.n	8002d08 <HAL_GPIO_Init+0x1f8>
 8002d3c:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8002d40:	e7df      	b.n	8002d02 <HAL_GPIO_Init+0x1f2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002d42:	f8db 200c 	ldr.w	r2, [fp, #12]
 8002d46:	3a01      	subs	r2, #1
 8002d48:	2a02      	cmp	r2, #2
 8002d4a:	d903      	bls.n	8002d54 <HAL_GPIO_Init+0x244>
 8002d4c:	21d5      	movs	r1, #213	; 0xd5
 8002d4e:	4815      	ldr	r0, [pc, #84]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002d50:	f7fe fc0b 	bl	800156a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d54:	f8db 500c 	ldr.w	r5, [fp, #12]
          break;
 8002d58:	e751      	b.n	8002bfe <HAL_GPIO_Init+0xee>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002d5a:	f8db 200c 	ldr.w	r2, [fp, #12]
 8002d5e:	3a01      	subs	r2, #1
 8002d60:	2a02      	cmp	r2, #2
 8002d62:	d903      	bls.n	8002d6c <HAL_GPIO_Init+0x25c>
 8002d64:	21e3      	movs	r1, #227	; 0xe3
 8002d66:	480f      	ldr	r0, [pc, #60]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002d68:	f7fe fbff 	bl	800156a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d6c:	f8db 500c 	ldr.w	r5, [fp, #12]
 8002d70:	3508      	adds	r5, #8
          break;
 8002d72:	e744      	b.n	8002bfe <HAL_GPIO_Init+0xee>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002d74:	f8db 200c 	ldr.w	r2, [fp, #12]
 8002d78:	3a01      	subs	r2, #1
 8002d7a:	2a02      	cmp	r2, #2
 8002d7c:	d903      	bls.n	8002d86 <HAL_GPIO_Init+0x276>
 8002d7e:	21ea      	movs	r1, #234	; 0xea
 8002d80:	4808      	ldr	r0, [pc, #32]	; (8002da4 <HAL_GPIO_Init+0x294>)
 8002d82:	f7fe fbf2 	bl	800156a <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d86:	f8db 500c 	ldr.w	r5, [fp, #12]
 8002d8a:	350c      	adds	r5, #12
          break;
 8002d8c:	e737      	b.n	8002bfe <HAL_GPIO_Init+0xee>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d8e:	2500      	movs	r5, #0
 8002d90:	e735      	b.n	8002bfe <HAL_GPIO_Init+0xee>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d92:	2504      	movs	r5, #4
 8002d94:	e733      	b.n	8002bfe <HAL_GPIO_Init+0xee>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d96:	2200      	movs	r2, #0
 8002d98:	e777      	b.n	8002c8a <HAL_GPIO_Init+0x17a>
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	e775      	b.n	8002c8a <HAL_GPIO_Init+0x17a>
 8002d9e:	bf00      	nop
 8002da0:	40010800 	.word	0x40010800
 8002da4:	08005dbf 	.word	0x08005dbf
 8002da8:	10110000 	.word	0x10110000
 8002dac:	10220000 	.word	0x10220000
 8002db0:	40010400 	.word	0x40010400
 8002db4:	40010c00 	.word	0x40010c00
 8002db8:	40011000 	.word	0x40011000
 8002dbc:	10210000 	.word	0x10210000
 8002dc0:	10310000 	.word	0x10310000
 8002dc4:	40021000 	.word	0x40021000

08002dc8 <HAL_GPIO_DeInit>:
  uint32_t tmp;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002dc8:	4b43      	ldr	r3, [pc, #268]	; (8002ed8 <HAL_GPIO_DeInit+0x110>)
{
 8002dca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002dce:	4298      	cmp	r0, r3
{
 8002dd0:	4604      	mov	r4, r0
 8002dd2:	460d      	mov	r5, r1
 8002dd4:	469a      	mov	sl, r3
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002dd6:	d010      	beq.n	8002dfa <HAL_GPIO_DeInit+0x32>
 8002dd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ddc:	4298      	cmp	r0, r3
 8002dde:	d00c      	beq.n	8002dfa <HAL_GPIO_DeInit+0x32>
 8002de0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002de4:	4298      	cmp	r0, r3
 8002de6:	d008      	beq.n	8002dfa <HAL_GPIO_DeInit+0x32>
 8002de8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002dec:	4298      	cmp	r0, r3
 8002dee:	d004      	beq.n	8002dfa <HAL_GPIO_DeInit+0x32>
 8002df0:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8002df4:	4839      	ldr	r0, [pc, #228]	; (8002edc <HAL_GPIO_DeInit+0x114>)
 8002df6:	f7fe fbb8 	bl	800156a <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002dfa:	b2ab      	uxth	r3, r5
 8002dfc:	b113      	cbz	r3, 8002e04 <HAL_GPIO_DeInit+0x3c>
 8002dfe:	0c2b      	lsrs	r3, r5, #16
 8002e00:	041b      	lsls	r3, r3, #16
 8002e02:	b123      	cbz	r3, 8002e0e <HAL_GPIO_DeInit+0x46>
 8002e04:	f240 1169 	movw	r1, #361	; 0x169
 8002e08:	4834      	ldr	r0, [pc, #208]	; (8002edc <HAL_GPIO_DeInit+0x114>)
 8002e0a:	f7fe fbae 	bl	800156a <assert_failed>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
      tmp &= 0x0FuL << (4u * (position & 0x03u));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002e0e:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002e10:	f04f 0b01 	mov.w	fp, #1
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002e14:	f04f 080f 	mov.w	r8, #15
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e18:	1d22      	adds	r2, r4, #4
 8002e1a:	9201      	str	r2, [sp, #4]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002e1c:	4a30      	ldr	r2, [pc, #192]	; (8002ee0 <HAL_GPIO_DeInit+0x118>)
  while ((GPIO_Pin >> position) != 0u)
 8002e1e:	fa35 f103 	lsrs.w	r1, r5, r3
 8002e22:	d102      	bne.n	8002e2a <HAL_GPIO_DeInit+0x62>
      CLEAR_BIT(GPIOx->ODR, iocurrent);
    }

    position++;
  }
}
 8002e24:	b003      	add	sp, #12
 8002e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002e2a:	fa0b f603 	lsl.w	r6, fp, r3
    if (iocurrent)
 8002e2e:	402e      	ands	r6, r5
 8002e30:	d04c      	beq.n	8002ecc <HAL_GPIO_DeInit+0x104>
 8002e32:	f023 0103 	bic.w	r1, r3, #3
 8002e36:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002e3a:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002e3e:	f003 0c03 	and.w	ip, r3, #3
      tmp = AFIO->EXTICR[position >> 2u];
 8002e42:	6888      	ldr	r0, [r1, #8]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002e44:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002e48:	fa08 f90c 	lsl.w	r9, r8, ip
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002e4c:	4554      	cmp	r4, sl
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002e4e:	ea09 0e00 	and.w	lr, r9, r0
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002e52:	d03d      	beq.n	8002ed0 <HAL_GPIO_DeInit+0x108>
 8002e54:	4823      	ldr	r0, [pc, #140]	; (8002ee4 <HAL_GPIO_DeInit+0x11c>)
 8002e56:	4284      	cmp	r4, r0
 8002e58:	d03c      	beq.n	8002ed4 <HAL_GPIO_DeInit+0x10c>
 8002e5a:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8002e5e:	4284      	cmp	r4, r0
 8002e60:	bf14      	ite	ne
 8002e62:	2703      	movne	r7, #3
 8002e64:	2702      	moveq	r7, #2
 8002e66:	fa07 f70c 	lsl.w	r7, r7, ip
 8002e6a:	4577      	cmp	r7, lr
 8002e6c:	ea6f 0006 	mvn.w	r0, r6
 8002e70:	d10f      	bne.n	8002e92 <HAL_GPIO_DeInit+0xca>
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002e72:	688f      	ldr	r7, [r1, #8]
 8002e74:	ea27 0709 	bic.w	r7, r7, r9
 8002e78:	608f      	str	r7, [r1, #8]
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002e7a:	6811      	ldr	r1, [r2, #0]
 8002e7c:	4001      	ands	r1, r0
 8002e7e:	6011      	str	r1, [r2, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002e80:	6851      	ldr	r1, [r2, #4]
 8002e82:	4001      	ands	r1, r0
 8002e84:	6051      	str	r1, [r2, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002e86:	6891      	ldr	r1, [r2, #8]
 8002e88:	4001      	ands	r1, r0
 8002e8a:	6091      	str	r1, [r2, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002e8c:	68d1      	ldr	r1, [r2, #12]
 8002e8e:	4001      	ands	r1, r0
 8002e90:	60d1      	str	r1, [r2, #12]
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e92:	2eff      	cmp	r6, #255	; 0xff
 8002e94:	bf85      	ittet	hi
 8002e96:	f103 4180 	addhi.w	r1, r3, #1073741824	; 0x40000000
 8002e9a:	3908      	subhi	r1, #8
 8002e9c:	f8d4 c000 	ldrls.w	ip, [r4]
 8002ea0:	f8d4 c004 	ldrhi.w	ip, [r4, #4]
 8002ea4:	bf94      	ite	ls
 8002ea6:	0099      	lslls	r1, r3, #2
 8002ea8:	0089      	lslhi	r1, r1, #2
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002eaa:	fa08 f601 	lsl.w	r6, r8, r1
 8002eae:	ea2c 0606 	bic.w	r6, ip, r6
 8002eb2:	f04f 0c04 	mov.w	ip, #4
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002eb6:	bf98      	it	ls
 8002eb8:	4627      	movls	r7, r4
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002eba:	fa0c f101 	lsl.w	r1, ip, r1
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ebe:	bf88      	it	hi
 8002ec0:	9f01      	ldrhi	r7, [sp, #4]
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002ec2:	430e      	orrs	r6, r1
 8002ec4:	603e      	str	r6, [r7, #0]
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002ec6:	68e1      	ldr	r1, [r4, #12]
 8002ec8:	4008      	ands	r0, r1
 8002eca:	60e0      	str	r0, [r4, #12]
    position++;
 8002ecc:	3301      	adds	r3, #1
 8002ece:	e7a6      	b.n	8002e1e <HAL_GPIO_DeInit+0x56>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002ed0:	2700      	movs	r7, #0
 8002ed2:	e7c8      	b.n	8002e66 <HAL_GPIO_DeInit+0x9e>
 8002ed4:	2701      	movs	r7, #1
 8002ed6:	e7c6      	b.n	8002e66 <HAL_GPIO_DeInit+0x9e>
 8002ed8:	40010800 	.word	0x40010800
 8002edc:	08005dbf 	.word	0x08005dbf
 8002ee0:	40010400 	.word	0x40010400
 8002ee4:	40010c00 	.word	0x40010c00

08002ee8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ee8:	b570      	push	{r4, r5, r6, lr}
 8002eea:	4605      	mov	r5, r0
 8002eec:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002eee:	460c      	mov	r4, r1
 8002ef0:	b921      	cbnz	r1, 8002efc <HAL_GPIO_WritePin+0x14>
 8002ef2:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002ef6:	4808      	ldr	r0, [pc, #32]	; (8002f18 <HAL_GPIO_WritePin+0x30>)
 8002ef8:	f7fe fb37 	bl	800156a <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002efc:	2e01      	cmp	r6, #1
 8002efe:	d906      	bls.n	8002f0e <HAL_GPIO_WritePin+0x26>
 8002f00:	f240 11d5 	movw	r1, #469	; 0x1d5
 8002f04:	4804      	ldr	r0, [pc, #16]	; (8002f18 <HAL_GPIO_WritePin+0x30>)
 8002f06:	f7fe fb30 	bl	800156a <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f0a:	612c      	str	r4, [r5, #16]
  }
}
 8002f0c:	bd70      	pop	{r4, r5, r6, pc}
  if (PinState != GPIO_PIN_RESET)
 8002f0e:	2e00      	cmp	r6, #0
 8002f10:	d1fb      	bne.n	8002f0a <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f12:	0424      	lsls	r4, r4, #16
 8002f14:	e7f9      	b.n	8002f0a <HAL_GPIO_WritePin+0x22>
 8002f16:	bf00      	nop
 8002f18:	08005dbf 	.word	0x08005dbf

08002f1c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f1c:	b538      	push	{r3, r4, r5, lr}
 8002f1e:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002f20:	460c      	mov	r4, r1
 8002f22:	b921      	cbnz	r1, 8002f2e <HAL_GPIO_TogglePin+0x12>
 8002f24:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
 8002f28:	4804      	ldr	r0, [pc, #16]	; (8002f3c <HAL_GPIO_TogglePin+0x20>)
 8002f2a:	f7fe fb1e 	bl	800156a <assert_failed>

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002f2e:	68eb      	ldr	r3, [r5, #12]
 8002f30:	4223      	tst	r3, r4
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f32:	bf14      	ite	ne
 8002f34:	616c      	strne	r4, [r5, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f36:	612c      	streq	r4, [r5, #16]
  }
}
 8002f38:	bd38      	pop	{r3, r4, r5, pc}
 8002f3a:	bf00      	nop
 8002f3c:	08005dbf 	.word	0x08005dbf

08002f40 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f40:	6801      	ldr	r1, [r0, #0]
 8002f42:	2200      	movs	r2, #0
 8002f44:	694b      	ldr	r3, [r1, #20]
 8002f46:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8002f4a:	d010      	beq.n	8002f6e <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f4c:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8002f50:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f52:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f54:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f56:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f5a:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f5e:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f60:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f64:	f043 0304 	orr.w	r3, r3, #4
 8002f68:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 8002f6a:	2001      	movs	r0, #1
 8002f6c:	4770      	bx	lr
  }
  return HAL_OK;
 8002f6e:	4618      	mov	r0, r3
}
 8002f70:	4770      	bx	lr

08002f72 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002f72:	b570      	push	{r4, r5, r6, lr}
 8002f74:	4604      	mov	r4, r0
 8002f76:	460d      	mov	r5, r1
 8002f78:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f7a:	6820      	ldr	r0, [r4, #0]
 8002f7c:	6943      	ldr	r3, [r0, #20]
 8002f7e:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8002f82:	d001      	beq.n	8002f88 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8002f84:	2000      	movs	r0, #0
 8002f86:	e010      	b.n	8002faa <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002f88:	6942      	ldr	r2, [r0, #20]
 8002f8a:	06d2      	lsls	r2, r2, #27
 8002f8c:	d50e      	bpl.n	8002fac <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f8e:	f06f 0210 	mvn.w	r2, #16
 8002f92:	6142      	str	r2, [r0, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f94:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f96:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f98:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f9c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002fa0:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002fa2:	2001      	movs	r0, #1
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fa4:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002fa6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fac:	f7fe ffa4 	bl	8001ef8 <HAL_GetTick>
 8002fb0:	1b80      	subs	r0, r0, r6
 8002fb2:	42a8      	cmp	r0, r5
 8002fb4:	d801      	bhi.n	8002fba <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 8002fb6:	2d00      	cmp	r5, #0
 8002fb8:	d1df      	bne.n	8002f7a <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002fba:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002fbc:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002fbe:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002fc0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002fc4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fc8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002fca:	f042 0220 	orr.w	r2, r2, #32
 8002fce:	e7e8      	b.n	8002fa2 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>

08002fd0 <I2C_WaitOnFlagUntilTimeout>:
{
 8002fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fd4:	4604      	mov	r4, r0
 8002fd6:	4690      	mov	r8, r2
 8002fd8:	461f      	mov	r7, r3
 8002fda:	9e08      	ldr	r6, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fdc:	ea4f 4911 	mov.w	r9, r1, lsr #16
 8002fe0:	b28d      	uxth	r5, r1
 8002fe2:	6821      	ldr	r1, [r4, #0]
 8002fe4:	f1b9 0f01 	cmp.w	r9, #1
 8002fe8:	bf0c      	ite	eq
 8002fea:	694b      	ldreq	r3, [r1, #20]
 8002fec:	698b      	ldrne	r3, [r1, #24]
 8002fee:	ea35 0303 	bics.w	r3, r5, r3
 8002ff2:	bf0c      	ite	eq
 8002ff4:	2301      	moveq	r3, #1
 8002ff6:	2300      	movne	r3, #0
 8002ff8:	4598      	cmp	r8, r3
 8002ffa:	d001      	beq.n	8003000 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	e016      	b.n	800302e <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 8003000:	1c7b      	adds	r3, r7, #1
 8003002:	d0ef      	beq.n	8002fe4 <I2C_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003004:	f7fe ff78 	bl	8001ef8 <HAL_GetTick>
 8003008:	1b80      	subs	r0, r0, r6
 800300a:	42b8      	cmp	r0, r7
 800300c:	d801      	bhi.n	8003012 <I2C_WaitOnFlagUntilTimeout+0x42>
 800300e:	2f00      	cmp	r7, #0
 8003010:	d1e7      	bne.n	8002fe2 <I2C_WaitOnFlagUntilTimeout+0x12>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003012:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003014:	2220      	movs	r2, #32
        __HAL_UNLOCK(hi2c);
 8003016:	2001      	movs	r0, #1
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003018:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800301a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800301e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003022:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003024:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003028:	f042 0220 	orr.w	r2, r2, #32
 800302c:	6422      	str	r2, [r4, #64]	; 0x40
}
 800302e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08003034 <HAL_I2C_Init>:
{
 8003034:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8003036:	4604      	mov	r4, r0
 8003038:	b908      	cbnz	r0, 800303e <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 800303a:	2001      	movs	r0, #1
}
 800303c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800303e:	6802      	ldr	r2, [r0, #0]
 8003040:	4b75      	ldr	r3, [pc, #468]	; (8003218 <HAL_I2C_Init+0x1e4>)
 8003042:	429a      	cmp	r2, r3
 8003044:	d004      	beq.n	8003050 <HAL_I2C_Init+0x1c>
 8003046:	f240 11cd 	movw	r1, #461	; 0x1cd
 800304a:	4874      	ldr	r0, [pc, #464]	; (800321c <HAL_I2C_Init+0x1e8>)
 800304c:	f7fe fa8d 	bl	800156a <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003050:	6863      	ldr	r3, [r4, #4]
 8003052:	4a73      	ldr	r2, [pc, #460]	; (8003220 <HAL_I2C_Init+0x1ec>)
 8003054:	3b01      	subs	r3, #1
 8003056:	4293      	cmp	r3, r2
 8003058:	d904      	bls.n	8003064 <HAL_I2C_Init+0x30>
 800305a:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 800305e:	486f      	ldr	r0, [pc, #444]	; (800321c <HAL_I2C_Init+0x1e8>)
 8003060:	f7fe fa83 	bl	800156a <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003064:	68a3      	ldr	r3, [r4, #8]
 8003066:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800306a:	d004      	beq.n	8003076 <HAL_I2C_Init+0x42>
 800306c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8003070:	486a      	ldr	r0, [pc, #424]	; (800321c <HAL_I2C_Init+0x1e8>)
 8003072:	f7fe fa7a 	bl	800156a <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003076:	68e3      	ldr	r3, [r4, #12]
 8003078:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800307c:	f023 0303 	bic.w	r3, r3, #3
 8003080:	b123      	cbz	r3, 800308c <HAL_I2C_Init+0x58>
 8003082:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8003086:	4865      	ldr	r0, [pc, #404]	; (800321c <HAL_I2C_Init+0x1e8>)
 8003088:	f7fe fa6f 	bl	800156a <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800308c:	6923      	ldr	r3, [r4, #16]
 800308e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003092:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003096:	d004      	beq.n	80030a2 <HAL_I2C_Init+0x6e>
 8003098:	f240 11d1 	movw	r1, #465	; 0x1d1
 800309c:	485f      	ldr	r0, [pc, #380]	; (800321c <HAL_I2C_Init+0x1e8>)
 800309e:	f7fe fa64 	bl	800156a <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80030a2:	6963      	ldr	r3, [r4, #20]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d904      	bls.n	80030b2 <HAL_I2C_Init+0x7e>
 80030a8:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 80030ac:	485b      	ldr	r0, [pc, #364]	; (800321c <HAL_I2C_Init+0x1e8>)
 80030ae:	f7fe fa5c 	bl	800156a <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80030b2:	69a3      	ldr	r3, [r4, #24]
 80030b4:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 80030b8:	d004      	beq.n	80030c4 <HAL_I2C_Init+0x90>
 80030ba:	f240 11d3 	movw	r1, #467	; 0x1d3
 80030be:	4857      	ldr	r0, [pc, #348]	; (800321c <HAL_I2C_Init+0x1e8>)
 80030c0:	f7fe fa53 	bl	800156a <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80030c4:	69e3      	ldr	r3, [r4, #28]
 80030c6:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 80030ca:	d004      	beq.n	80030d6 <HAL_I2C_Init+0xa2>
 80030cc:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 80030d0:	4852      	ldr	r0, [pc, #328]	; (800321c <HAL_I2C_Init+0x1e8>)
 80030d2:	f7fe fa4a 	bl	800156a <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80030d6:	6a23      	ldr	r3, [r4, #32]
 80030d8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80030dc:	d004      	beq.n	80030e8 <HAL_I2C_Init+0xb4>
 80030de:	f240 11d5 	movw	r1, #469	; 0x1d5
 80030e2:	484e      	ldr	r0, [pc, #312]	; (800321c <HAL_I2C_Init+0x1e8>)
 80030e4:	f7fe fa41 	bl	800156a <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030e8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80030ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030f0:	b923      	cbnz	r3, 80030fc <HAL_I2C_Init+0xc8>
    hi2c->Lock = HAL_UNLOCKED;
 80030f2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80030f6:	4620      	mov	r0, r4
 80030f8:	f7fe f854 	bl	80011a4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80030fc:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80030fe:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003100:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003104:	6813      	ldr	r3, [r2, #0]
 8003106:	f023 0301 	bic.w	r3, r3, #1
 800310a:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800310c:	f001 fa38 	bl	8004580 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003110:	6863      	ldr	r3, [r4, #4]
 8003112:	4a44      	ldr	r2, [pc, #272]	; (8003224 <HAL_I2C_Init+0x1f0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d84d      	bhi.n	80031b4 <HAL_I2C_Init+0x180>
 8003118:	4a43      	ldr	r2, [pc, #268]	; (8003228 <HAL_I2C_Init+0x1f4>)
 800311a:	4290      	cmp	r0, r2
 800311c:	d98d      	bls.n	800303a <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 800311e:	4943      	ldr	r1, [pc, #268]	; (800322c <HAL_I2C_Init+0x1f8>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003120:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8003122:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003126:	6855      	ldr	r5, [r2, #4]
 8003128:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800312c:	430d      	orrs	r5, r1
 800312e:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003130:	6a15      	ldr	r5, [r2, #32]
 8003132:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8003136:	3101      	adds	r1, #1
 8003138:	4329      	orrs	r1, r5
 800313a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800313c:	69d1      	ldr	r1, [r2, #28]
 800313e:	4d39      	ldr	r5, [pc, #228]	; (8003224 <HAL_I2C_Init+0x1f0>)
 8003140:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003144:	42ab      	cmp	r3, r5
 8003146:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800314a:	f100 30ff 	add.w	r0, r0, #4294967295
 800314e:	d849      	bhi.n	80031e4 <HAL_I2C_Init+0x1b0>
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	fbb0 f0f3 	udiv	r0, r0, r3
 8003156:	1c43      	adds	r3, r0, #1
 8003158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315c:	2b04      	cmp	r3, #4
 800315e:	bf38      	it	cc
 8003160:	2304      	movcc	r3, #4
 8003162:	430b      	orrs	r3, r1
 8003164:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003166:	6811      	ldr	r1, [r2, #0]
 8003168:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 800316c:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8003170:	4303      	orrs	r3, r0
 8003172:	430b      	orrs	r3, r1
 8003174:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003176:	6891      	ldr	r1, [r2, #8]
 8003178:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800317c:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8003180:	4303      	orrs	r3, r0
 8003182:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003186:	430b      	orrs	r3, r1
 8003188:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800318a:	68d1      	ldr	r1, [r2, #12]
 800318c:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8003190:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003194:	4303      	orrs	r3, r0
 8003196:	430b      	orrs	r3, r1
 8003198:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 800319a:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800319c:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 800319e:	f043 0301 	orr.w	r3, r3, #1
 80031a2:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80031a4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031a6:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ac:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ae:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80031b2:	e743      	b.n	800303c <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031b4:	4a1e      	ldr	r2, [pc, #120]	; (8003230 <HAL_I2C_Init+0x1fc>)
 80031b6:	4290      	cmp	r0, r2
 80031b8:	f67f af3f 	bls.w	800303a <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80031bc:	4e1b      	ldr	r6, [pc, #108]	; (800322c <HAL_I2C_Init+0x1f8>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031be:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80031c2:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031c6:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031c8:	4371      	muls	r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031ca:	6855      	ldr	r5, [r2, #4]
 80031cc:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80031d0:	4335      	orrs	r5, r6
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031d2:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031d6:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031d8:	6a15      	ldr	r5, [r2, #32]
 80031da:	fbb1 f1f6 	udiv	r1, r1, r6
 80031de:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80031e2:	e7a8      	b.n	8003136 <HAL_I2C_Init+0x102>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031e4:	68a5      	ldr	r5, [r4, #8]
 80031e6:	b955      	cbnz	r5, 80031fe <HAL_I2C_Init+0x1ca>
 80031e8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80031ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80031f0:	1c43      	adds	r3, r0, #1
 80031f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f6:	b16b      	cbz	r3, 8003214 <HAL_I2C_Init+0x1e0>
 80031f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031fc:	e7b1      	b.n	8003162 <HAL_I2C_Init+0x12e>
 80031fe:	2519      	movs	r5, #25
 8003200:	436b      	muls	r3, r5
 8003202:	fbb0 f0f3 	udiv	r0, r0, r3
 8003206:	1c43      	adds	r3, r0, #1
 8003208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800320c:	b113      	cbz	r3, 8003214 <HAL_I2C_Init+0x1e0>
 800320e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003212:	e7a6      	b.n	8003162 <HAL_I2C_Init+0x12e>
 8003214:	2301      	movs	r3, #1
 8003216:	e7a4      	b.n	8003162 <HAL_I2C_Init+0x12e>
 8003218:	40005400 	.word	0x40005400
 800321c:	08005df8 	.word	0x08005df8
 8003220:	00061a7f 	.word	0x00061a7f
 8003224:	000186a0 	.word	0x000186a0
 8003228:	001e847f 	.word	0x001e847f
 800322c:	000f4240 	.word	0x000f4240
 8003230:	003d08ff 	.word	0x003d08ff

08003234 <HAL_I2C_Slave_Receive>:
{
 8003234:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8003238:	4604      	mov	r4, r0
 800323a:	461e      	mov	r6, r3
 800323c:	460d      	mov	r5, r1
 800323e:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8003240:	f7fe fe5a 	bl	8001ef8 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003244:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8003248:	4607      	mov	r7, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800324a:	2b20      	cmp	r3, #32
 800324c:	f040 80a7 	bne.w	800339e <HAL_I2C_Slave_Receive+0x16a>
    if ((pData == NULL) || (Size == (uint16_t)0))
 8003250:	b925      	cbnz	r5, 800325c <HAL_I2C_Slave_Receive+0x28>
        return HAL_ERROR;
 8003252:	2501      	movs	r5, #1
}
 8003254:	4628      	mov	r0, r5
 8003256:	b004      	add	sp, #16
 8003258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((pData == NULL) || (Size == (uint16_t)0))
 800325c:	f1b8 0f00 	cmp.w	r8, #0
 8003260:	d0f7      	beq.n	8003252 <HAL_I2C_Slave_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8003262:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003266:	2b01      	cmp	r3, #1
 8003268:	f000 8099 	beq.w	800339e <HAL_I2C_Slave_Receive+0x16a>
 800326c:	2301      	movs	r3, #1
 800326e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003272:	6823      	ldr	r3, [r4, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	07d2      	lsls	r2, r2, #31
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003278:	f04f 0222 	mov.w	r2, #34	; 0x22
      __HAL_I2C_ENABLE(hi2c);
 800327c:	bf5e      	ittt	pl
 800327e:	6818      	ldrpl	r0, [r3, #0]
 8003280:	f040 0001 	orrpl.w	r0, r0, #1
 8003284:	6018      	strpl	r0, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003286:	6818      	ldr	r0, [r3, #0]
 8003288:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 800328c:	6018      	str	r0, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800328e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8003292:	2220      	movs	r2, #32
 8003294:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003298:	2200      	movs	r2, #0
 800329a:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 800329c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032a0:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 80032a2:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 80032a4:	8521      	strh	r1, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032a6:	493f      	ldr	r1, [pc, #252]	; (80033a4 <HAL_I2C_Slave_Receive+0x170>)
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 80032a8:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032aa:	62e1      	str	r1, [r4, #44]	; 0x2c
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ac:	6819      	ldr	r1, [r3, #0]
 80032ae:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80032b2:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 80032b4:	9700      	str	r7, [sp, #0]
 80032b6:	4633      	mov	r3, r6
 80032b8:	493b      	ldr	r1, [pc, #236]	; (80033a8 <HAL_I2C_Slave_Receive+0x174>)
 80032ba:	f7ff fe89 	bl	8002fd0 <I2C_WaitOnFlagUntilTimeout>
 80032be:	4605      	mov	r5, r0
 80032c0:	2800      	cmp	r0, #0
 80032c2:	d1c6      	bne.n	8003252 <HAL_I2C_Slave_Receive+0x1e>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032c4:	6823      	ldr	r3, [r4, #0]
 80032c6:	9002      	str	r0, [sp, #8]
 80032c8:	695a      	ldr	r2, [r3, #20]
 80032ca:	9202      	str	r2, [sp, #8]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	9302      	str	r3, [sp, #8]
 80032d0:	9b02      	ldr	r3, [sp, #8]
    while (hi2c->XferSize > 0U)
 80032d2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80032d4:	b9c3      	cbnz	r3, 8003308 <HAL_I2C_Slave_Receive+0xd4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	695a      	ldr	r2, [r3, #20]
 80032da:	06d2      	lsls	r2, r2, #27
 80032dc:	d541      	bpl.n	8003362 <HAL_I2C_Slave_Receive+0x12e>
    __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80032de:	2200      	movs	r2, #0
 80032e0:	9203      	str	r2, [sp, #12]
 80032e2:	6959      	ldr	r1, [r3, #20]
 80032e4:	9103      	str	r1, [sp, #12]
 80032e6:	6819      	ldr	r1, [r3, #0]
 80032e8:	f041 0101 	orr.w	r1, r1, #1
 80032ec:	6019      	str	r1, [r3, #0]
 80032ee:	9903      	ldr	r1, [sp, #12]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032f0:	6819      	ldr	r1, [r3, #0]
 80032f2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80032f6:	6019      	str	r1, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80032f8:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 80032fa:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80032fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003302:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    return HAL_OK;
 8003306:	e7a5      	b.n	8003254 <HAL_I2C_Slave_Receive+0x20>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003308:	463a      	mov	r2, r7
 800330a:	4631      	mov	r1, r6
 800330c:	4620      	mov	r0, r4
 800330e:	f7ff fe30 	bl	8002f72 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003312:	6823      	ldr	r3, [r4, #0]
 8003314:	b120      	cbz	r0, 8003320 <HAL_I2C_Slave_Receive+0xec>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	e798      	b.n	8003252 <HAL_I2C_Slave_Receive+0x1e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003324:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003326:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8003328:	6a61      	ldr	r1, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800332a:	3a01      	subs	r2, #1
 800332c:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800332e:	1c4b      	adds	r3, r1, #1
      hi2c->XferCount--;
 8003330:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003332:	6822      	ldr	r2, [r4, #0]
      hi2c->pBuffPtr++;
 8003334:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003336:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003338:	6950      	ldr	r0, [r2, #20]
      hi2c->XferSize--;
 800333a:	3b01      	subs	r3, #1
 800333c:	b29b      	uxth	r3, r3
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800333e:	0740      	lsls	r0, r0, #29
      hi2c->XferSize--;
 8003340:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003342:	d5c6      	bpl.n	80032d2 <HAL_I2C_Slave_Receive+0x9e>
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0c4      	beq.n	80032d2 <HAL_I2C_Slave_Receive+0x9e>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003348:	6913      	ldr	r3, [r2, #16]
 800334a:	704b      	strb	r3, [r1, #1]
        hi2c->pBuffPtr++;
 800334c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800334e:	3301      	adds	r3, #1
 8003350:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8003352:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003354:	3b01      	subs	r3, #1
 8003356:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8003358:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800335a:	3b01      	subs	r3, #1
 800335c:	b29b      	uxth	r3, r3
 800335e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003360:	e7b7      	b.n	80032d2 <HAL_I2C_Slave_Receive+0x9e>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003362:	4620      	mov	r0, r4
 8003364:	f7ff fdec 	bl	8002f40 <I2C_IsAcknowledgeFailed>
 8003368:	b998      	cbnz	r0, 8003392 <HAL_I2C_Slave_Receive+0x15e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800336a:	f7fe fdc5 	bl	8001ef8 <HAL_GetTick>
 800336e:	1bc0      	subs	r0, r0, r7
 8003370:	4286      	cmp	r6, r0
 8003372:	d301      	bcc.n	8003378 <HAL_I2C_Slave_Receive+0x144>
 8003374:	2e00      	cmp	r6, #0
 8003376:	d1ae      	bne.n	80032d6 <HAL_I2C_Slave_Receive+0xa2>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003378:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 800337a:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 800337c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800337e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003382:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003386:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003388:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800338c:	f042 0220 	orr.w	r2, r2, #32
 8003390:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003392:	6822      	ldr	r2, [r4, #0]
 8003394:	6813      	ldr	r3, [r2, #0]
 8003396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800339a:	6013      	str	r3, [r2, #0]
 800339c:	e759      	b.n	8003252 <HAL_I2C_Slave_Receive+0x1e>
    return HAL_BUSY;
 800339e:	2502      	movs	r5, #2
 80033a0:	e758      	b.n	8003254 <HAL_I2C_Slave_Receive+0x20>
 80033a2:	bf00      	nop
 80033a4:	ffff0000 	.word	0xffff0000
 80033a8:	00010002 	.word	0x00010002

080033ac <HAL_I2C_MasterTxCpltCallback>:
 80033ac:	4770      	bx	lr

080033ae <HAL_I2C_MasterRxCpltCallback>:
 80033ae:	4770      	bx	lr

080033b0 <HAL_I2C_SlaveTxCpltCallback>:
 80033b0:	4770      	bx	lr

080033b2 <HAL_I2C_AddrCallback>:
}
 80033b2:	4770      	bx	lr

080033b4 <HAL_I2C_ListenCpltCallback>:
 80033b4:	4770      	bx	lr

080033b6 <HAL_I2C_MemTxCpltCallback>:
 80033b6:	4770      	bx	lr

080033b8 <HAL_I2C_MemRxCpltCallback>:
 80033b8:	4770      	bx	lr

080033ba <HAL_I2C_ErrorCallback>:
 80033ba:	4770      	bx	lr

080033bc <HAL_I2C_AbortCpltCallback>:
 80033bc:	4770      	bx	lr

080033be <I2C_DMAAbort>:
  hi2c->hdmatx->XferCpltCallback = NULL;
 80033be:	2300      	movs	r3, #0
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80033c0:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80033c2:	b570      	push	{r4, r5, r6, lr}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033c4:	6802      	ldr	r2, [r0, #0]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033c6:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ca:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferCpltCallback = NULL;
 80033cc:	6b46      	ldr	r6, [r0, #52]	; 0x34
  hi2c->hdmarx->XferCpltCallback = NULL;
 80033ce:	6b85      	ldr	r5, [r0, #56]	; 0x38
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033d0:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
  hi2c->hdmatx->XferCpltCallback = NULL;
 80033d4:	62b3      	str	r3, [r6, #40]	; 0x28
  hi2c->hdmarx->XferCpltCallback = NULL;
 80033d6:	62ab      	str	r3, [r5, #40]	; 0x28
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033d8:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 80033da:	8543      	strh	r3, [r0, #42]	; 0x2a
  __HAL_I2C_DISABLE(hi2c);
 80033dc:	6814      	ldr	r4, [r2, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 80033de:	6373      	str	r3, [r6, #52]	; 0x34
  __HAL_I2C_DISABLE(hi2c);
 80033e0:	f024 0401 	bic.w	r4, r4, #1
  hi2c->hdmarx->XferAbortCallback = NULL;
 80033e4:	636b      	str	r3, [r5, #52]	; 0x34
  __HAL_I2C_DISABLE(hi2c);
 80033e6:	6014      	str	r4, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80033e8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80033ec:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80033ee:	2c60      	cmp	r4, #96	; 0x60
 80033f0:	d108      	bne.n	8003404 <I2C_DMAAbort+0x46>
    hi2c->State         = HAL_I2C_STATE_READY;
 80033f2:	2220      	movs	r2, #32
 80033f4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80033f8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80033fc:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80033fe:	f7ff ffdd 	bl	80033bc <HAL_I2C_AbortCpltCallback>
}
 8003402:	bd70      	pop	{r4, r5, r6, pc}
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003404:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8003408:	2928      	cmp	r1, #40	; 0x28
 800340a:	d10d      	bne.n	8003428 <I2C_DMAAbort+0x6a>
      __HAL_I2C_ENABLE(hi2c);
 800340c:	6814      	ldr	r4, [r2, #0]
 800340e:	f044 0401 	orr.w	r4, r4, #1
 8003412:	6014      	str	r4, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003414:	6814      	ldr	r4, [r2, #0]
 8003416:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 800341a:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800341c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800341e:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    HAL_I2C_ErrorCallback(hi2c);
 8003422:	f7ff ffca 	bl	80033ba <HAL_I2C_ErrorCallback>
}
 8003426:	e7ec      	b.n	8003402 <I2C_DMAAbort+0x44>
      hi2c->State = HAL_I2C_STATE_READY;
 8003428:	2220      	movs	r2, #32
 800342a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800342e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8003432:	e7f6      	b.n	8003422 <I2C_DMAAbort+0x64>

08003434 <I2C_ITError>:
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003434:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003438:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
{
 800343c:	b510      	push	{r4, lr}
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800343e:	2910      	cmp	r1, #16
{
 8003440:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	6803      	ldr	r3, [r0, #0]
  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003446:	d105      	bne.n	8003454 <I2C_ITError+0x20>
 8003448:	2a22      	cmp	r2, #34	; 0x22
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800344a:	bf02      	ittt	eq
 800344c:	6819      	ldreq	r1, [r3, #0]
 800344e:	f421 6100 	biceq.w	r1, r1, #2048	; 0x800
 8003452:	6019      	streq	r1, [r3, #0]
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003454:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8003458:	2928      	cmp	r1, #40	; 0x28
 800345a:	d13a      	bne.n	80034d2 <I2C_ITError+0x9e>
    hi2c->PreviousState = I2C_STATE_NONE;
 800345c:	2200      	movs	r2, #0
 800345e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003460:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800346a:	d059      	beq.n	8003520 <I2C_ITError+0xec>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800346c:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800346e:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003470:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003474:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003476:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800347a:	2b01      	cmp	r3, #1
 800347c:	4b3c      	ldr	r3, [pc, #240]	; (8003570 <I2C_ITError+0x13c>)
 800347e:	d035      	beq.n	80034ec <I2C_ITError+0xb8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003480:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003482:	f7ff fa65 	bl	8002950 <HAL_DMA_Abort_IT>
 8003486:	b150      	cbz	r0, 800349e <I2C_ITError+0x6a>
        __HAL_I2C_DISABLE(hi2c);
 8003488:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800348a:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 800348c:	6813      	ldr	r3, [r2, #0]
 800348e:	f023 0301 	bic.w	r3, r3, #1
 8003492:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003494:	2320      	movs	r3, #32
 8003496:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800349a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800349c:	4798      	blx	r3
  CurrentState = hi2c->State;
 800349e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80034a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
  CurrentState = hi2c->State;
 80034a4:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80034a6:	0752      	lsls	r2, r2, #29
 80034a8:	d512      	bpl.n	80034d0 <I2C_ITError+0x9c>
 80034aa:	2b28      	cmp	r3, #40	; 0x28
 80034ac:	d110      	bne.n	80034d0 <I2C_ITError+0x9c>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034ae:	6822      	ldr	r2, [r4, #0]
    HAL_I2C_ListenCpltCallback(hi2c);
 80034b0:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034b2:	6853      	ldr	r3, [r2, #4]
 80034b4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034b8:	6053      	str	r3, [r2, #4]
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80034ba:	4b2e      	ldr	r3, [pc, #184]	; (8003574 <I2C_ITError+0x140>)
    hi2c->State         = HAL_I2C_STATE_READY;
 80034bc:	2220      	movs	r2, #32
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80034be:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80034c0:	2300      	movs	r3, #0
 80034c2:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80034c4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80034c8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80034cc:	f7ff ff72 	bl	80033b4 <HAL_I2C_ListenCpltCallback>
}
 80034d0:	bd10      	pop	{r4, pc}
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80034d2:	6859      	ldr	r1, [r3, #4]
 80034d4:	0509      	lsls	r1, r1, #20
 80034d6:	d404      	bmi.n	80034e2 <I2C_ITError+0xae>
 80034d8:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State = HAL_I2C_STATE_READY;
 80034da:	bf1c      	itt	ne
 80034dc:	2220      	movne	r2, #32
 80034de:	f884 203d 	strbne.w	r2, [r4, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80034e2:	2200      	movs	r2, #0
 80034e4:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e6:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 80034ea:	e7bb      	b.n	8003464 <I2C_ITError+0x30>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034ec:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80034ee:	6343      	str	r3, [r0, #52]	; 0x34
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80034f0:	f7ff fa2e 	bl	8002950 <HAL_DMA_Abort_IT>
 80034f4:	2800      	cmp	r0, #0
 80034f6:	d0d2      	beq.n	800349e <I2C_ITError+0x6a>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80034f8:	6823      	ldr	r3, [r4, #0]
 80034fa:	695a      	ldr	r2, [r3, #20]
 80034fc:	0652      	lsls	r2, r2, #25
 80034fe:	d505      	bpl.n	800350c <I2C_ITError+0xd8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003504:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003508:	3301      	adds	r3, #1
 800350a:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 800350c:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800350e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8003510:	6813      	ldr	r3, [r2, #0]
 8003512:	f023 0301 	bic.w	r3, r3, #1
 8003516:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003518:	2320      	movs	r3, #32
 800351a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 800351e:	e7bc      	b.n	800349a <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003520:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8003524:	2960      	cmp	r1, #96	; 0x60
 8003526:	d115      	bne.n	8003554 <I2C_ITError+0x120>
    hi2c->State = HAL_I2C_STATE_READY;
 8003528:	2120      	movs	r1, #32
 800352a:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800352e:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003530:	695a      	ldr	r2, [r3, #20]
 8003532:	0650      	lsls	r0, r2, #25
 8003534:	d505      	bpl.n	8003542 <I2C_ITError+0x10e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003536:	691a      	ldr	r2, [r3, #16]
 8003538:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800353a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800353c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800353e:	3301      	adds	r3, #1
 8003540:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8003542:	6822      	ldr	r2, [r4, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8003544:	4620      	mov	r0, r4
    __HAL_I2C_DISABLE(hi2c);
 8003546:	6813      	ldr	r3, [r2, #0]
 8003548:	f023 0301 	bic.w	r3, r3, #1
 800354c:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 800354e:	f7ff ff35 	bl	80033bc <HAL_I2C_AbortCpltCallback>
 8003552:	e7a4      	b.n	800349e <I2C_ITError+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003554:	695a      	ldr	r2, [r3, #20]
 8003556:	0651      	lsls	r1, r2, #25
 8003558:	d505      	bpl.n	8003566 <I2C_ITError+0x132>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800355a:	691a      	ldr	r2, [r3, #16]
 800355c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800355e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003560:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003562:	3301      	adds	r3, #1
 8003564:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8003566:	4620      	mov	r0, r4
 8003568:	f7ff ff27 	bl	80033ba <HAL_I2C_ErrorCallback>
 800356c:	e797      	b.n	800349e <I2C_ITError+0x6a>
 800356e:	bf00      	nop
 8003570:	080033bf 	.word	0x080033bf
 8003574:	ffff0000 	.word	0xffff0000

08003578 <HAL_I2C_EV_IRQHandler>:
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003578:	6803      	ldr	r3, [r0, #0]
{
 800357a:	b530      	push	{r4, r5, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800357c:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800357e:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003580:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
{
 8003584:	4604      	mov	r4, r0
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003586:	b2c9      	uxtb	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003588:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800358c:	2910      	cmp	r1, #16
{
 800358e:	b08d      	sub	sp, #52	; 0x34
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003590:	b2c0      	uxtb	r0, r0
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003592:	d002      	beq.n	800359a <HAL_I2C_EV_IRQHandler+0x22>
 8003594:	2940      	cmp	r1, #64	; 0x40
 8003596:	f040 82b9 	bne.w	8003b0c <HAL_I2C_EV_IRQHandler+0x594>
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800359a:	6999      	ldr	r1, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800359c:	6958      	ldr	r0, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800359e:	f010 0f01 	tst.w	r0, #1
 80035a2:	d107      	bne.n	80035b4 <HAL_I2C_EV_IRQHandler+0x3c>
 80035a4:	f5b5 0f2a 	cmp.w	r5, #11141120	; 0xaa0000
 80035a8:	d002      	beq.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 80035aa:	f1b5 4f2a 	cmp.w	r5, #2852126720	; 0xaa000000
 80035ae:	d152      	bne.n	8003656 <HAL_I2C_EV_IRQHandler+0xde>
}
 80035b0:	b00d      	add	sp, #52	; 0x34
 80035b2:	bd30      	pop	{r4, r5, pc}
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035b4:	0595      	lsls	r5, r2, #22
 80035b6:	d54e      	bpl.n	8003656 <HAL_I2C_EV_IRQHandler+0xde>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80035b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80035ba:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 80035be:	d10c      	bne.n	80035da <HAL_I2C_EV_IRQHandler+0x62>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80035c0:	2201      	movs	r2, #1
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80035c2:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035c4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80035c8:	2a40      	cmp	r2, #64	; 0x40
 80035ca:	d111      	bne.n	80035f0 <HAL_I2C_EV_IRQHandler+0x78>
    if (hi2c->EventCount == 0U)
 80035cc:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80035ce:	b952      	cbnz	r2, 80035e6 <HAL_I2C_EV_IRQHandler+0x6e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80035d0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80035d2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80035d6:	611a      	str	r2, [r3, #16]
 80035d8:	e7ea      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80035da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80035dc:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
 80035e0:	d1f0      	bne.n	80035c4 <HAL_I2C_EV_IRQHandler+0x4c>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80035e2:	2208      	movs	r2, #8
 80035e4:	e7ed      	b.n	80035c2 <HAL_I2C_EV_IRQHandler+0x4a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80035e6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80035e8:	f042 0201 	orr.w	r2, r2, #1
 80035ec:	b2d2      	uxtb	r2, r2
 80035ee:	e7f2      	b.n	80035d6 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035f0:	6922      	ldr	r2, [r4, #16]
 80035f2:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80035f6:	d11b      	bne.n	8003630 <HAL_I2C_EV_IRQHandler+0xb8>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80035f8:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80035fc:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80035fe:	6c62      	ldr	r2, [r4, #68]	; 0x44
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003600:	d112      	bne.n	8003628 <HAL_I2C_EV_IRQHandler+0xb0>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003602:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003606:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8003608:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800360a:	b912      	cbnz	r2, 8003612 <HAL_I2C_EV_IRQHandler+0x9a>
  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800360c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800360e:	2900      	cmp	r1, #0
 8003610:	d0ce      	beq.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8003612:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003614:	b91a      	cbnz	r2, 800361e <HAL_I2C_EV_IRQHandler+0xa6>
 8003616:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003618:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800361a:	2a00      	cmp	r2, #0
 800361c:	d0c8      	beq.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800361e:	685a      	ldr	r2, [r3, #4]
 8003620:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	e7c3      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003628:	f042 0201 	orr.w	r2, r2, #1
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	e7ea      	b.n	8003606 <HAL_I2C_EV_IRQHandler+0x8e>
      if (hi2c->EventCount == 0U)
 8003630:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003632:	b932      	cbnz	r2, 8003642 <HAL_I2C_EV_IRQHandler+0xca>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003634:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003636:	11d2      	asrs	r2, r2, #7
 8003638:	f002 0206 	and.w	r2, r2, #6
 800363c:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003640:	e7c9      	b.n	80035d6 <HAL_I2C_EV_IRQHandler+0x5e>
      else if (hi2c->EventCount == 1U)
 8003642:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003644:	2a01      	cmp	r2, #1
 8003646:	d1b3      	bne.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003648:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800364a:	11d2      	asrs	r2, r2, #7
 800364c:	f002 0206 	and.w	r2, r2, #6
 8003650:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 8003654:	e7bf      	b.n	80035d6 <HAL_I2C_EV_IRQHandler+0x5e>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003656:	0705      	lsls	r5, r0, #28
 8003658:	d503      	bpl.n	8003662 <HAL_I2C_EV_IRQHandler+0xea>
 800365a:	0595      	lsls	r5, r2, #22
 800365c:	d501      	bpl.n	8003662 <HAL_I2C_EV_IRQHandler+0xea>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800365e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003660:	e7e4      	b.n	800362c <HAL_I2C_EV_IRQHandler+0xb4>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003662:	0785      	lsls	r5, r0, #30
 8003664:	f140 80e6 	bpl.w	8003834 <HAL_I2C_EV_IRQHandler+0x2bc>
 8003668:	0595      	lsls	r5, r2, #22
 800366a:	f140 80e3 	bpl.w	8003834 <HAL_I2C_EV_IRQHandler+0x2bc>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800366e:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003672:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003674:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003676:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800367a:	b2c9      	uxtb	r1, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800367c:	2822      	cmp	r0, #34	; 0x22
 800367e:	f040 80d1 	bne.w	8003824 <HAL_I2C_EV_IRQHandler+0x2ac>
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003682:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003684:	b940      	cbnz	r0, 8003698 <HAL_I2C_EV_IRQHandler+0x120>
 8003686:	2940      	cmp	r1, #64	; 0x40
 8003688:	d106      	bne.n	8003698 <HAL_I2C_EV_IRQHandler+0x120>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800368a:	9000      	str	r0, [sp, #0]
 800368c:	695a      	ldr	r2, [r3, #20]
 800368e:	9200      	str	r2, [sp, #0]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	9300      	str	r3, [sp, #0]
 8003694:	9b00      	ldr	r3, [sp, #0]
 8003696:	e78b      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003698:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800369a:	b981      	cbnz	r1, 80036be <HAL_I2C_EV_IRQHandler+0x146>
 800369c:	6920      	ldr	r0, [r4, #16]
 800369e:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 80036a2:	d10c      	bne.n	80036be <HAL_I2C_EV_IRQHandler+0x146>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036a4:	9101      	str	r1, [sp, #4]
 80036a6:	695a      	ldr	r2, [r3, #20]
 80036a8:	9201      	str	r2, [sp, #4]
 80036aa:	699a      	ldr	r2, [r3, #24]
 80036ac:	9201      	str	r2, [sp, #4]
 80036ae:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036b6:	601a      	str	r2, [r3, #0]
            hi2c->EventCount++;
 80036b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80036ba:	3301      	adds	r3, #1
 80036bc:	e028      	b.n	8003710 <HAL_I2C_EV_IRQHandler+0x198>
      if (hi2c->XferCount == 0U)
 80036be:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80036c0:	b289      	uxth	r1, r1
 80036c2:	b951      	cbnz	r1, 80036da <HAL_I2C_EV_IRQHandler+0x162>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036c4:	9102      	str	r1, [sp, #8]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	9202      	str	r2, [sp, #8]
 80036ca:	699a      	ldr	r2, [r3, #24]
 80036cc:	9202      	str	r2, [sp, #8]
 80036ce:	9a02      	ldr	r2, [sp, #8]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	e019      	b.n	800370e <HAL_I2C_EV_IRQHandler+0x196>
      else if (hi2c->XferCount == 1U)
 80036da:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 80036dc:	b289      	uxth	r1, r1
 80036de:	2901      	cmp	r1, #1
 80036e0:	d14a      	bne.n	8003778 <HAL_I2C_EV_IRQHandler+0x200>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80036e2:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80036e6:	d11c      	bne.n	8003722 <HAL_I2C_EV_IRQHandler+0x1aa>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036ee:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80036f6:	d00d      	beq.n	8003714 <HAL_I2C_EV_IRQHandler+0x19c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036fe:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003700:	2200      	movs	r2, #0
 8003702:	9203      	str	r2, [sp, #12]
 8003704:	695a      	ldr	r2, [r3, #20]
 8003706:	9203      	str	r2, [sp, #12]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	9303      	str	r3, [sp, #12]
 800370c:	9b03      	ldr	r3, [sp, #12]
      hi2c->EventCount = 0U;
 800370e:	2300      	movs	r3, #0
 8003710:	6523      	str	r3, [r4, #80]	; 0x50
 8003712:	e74d      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003714:	9204      	str	r2, [sp, #16]
 8003716:	695a      	ldr	r2, [r3, #20]
 8003718:	9204      	str	r2, [sp, #16]
 800371a:	699a      	ldr	r2, [r3, #24]
 800371c:	9204      	str	r2, [sp, #16]
 800371e:	9a04      	ldr	r2, [sp, #16]
 8003720:	e7d6      	b.n	80036d0 <HAL_I2C_EV_IRQHandler+0x158>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003722:	2a08      	cmp	r2, #8
 8003724:	d01c      	beq.n	8003760 <HAL_I2C_EV_IRQHandler+0x1e8>
 8003726:	2a20      	cmp	r2, #32
 8003728:	d01a      	beq.n	8003760 <HAL_I2C_EV_IRQHandler+0x1e8>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800372a:	2d12      	cmp	r5, #18
 800372c:	d10d      	bne.n	800374a <HAL_I2C_EV_IRQHandler+0x1d2>
 800372e:	2a01      	cmp	r2, #1
 8003730:	d116      	bne.n	8003760 <HAL_I2C_EV_IRQHandler+0x1e8>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003738:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800373a:	2200      	movs	r2, #0
 800373c:	9205      	str	r2, [sp, #20]
 800373e:	695a      	ldr	r2, [r3, #20]
 8003740:	9205      	str	r2, [sp, #20]
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	9305      	str	r3, [sp, #20]
 8003746:	9b05      	ldr	r3, [sp, #20]
 8003748:	e7e1      	b.n	800370e <HAL_I2C_EV_IRQHandler+0x196>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800374a:	2a10      	cmp	r2, #16
 800374c:	d8f1      	bhi.n	8003732 <HAL_I2C_EV_IRQHandler+0x1ba>
 800374e:	4990      	ldr	r1, [pc, #576]	; (8003990 <HAL_I2C_EV_IRQHandler+0x418>)
 8003750:	fa21 f202 	lsr.w	r2, r1, r2
 8003754:	07d2      	lsls	r2, r2, #31
 8003756:	d5ec      	bpl.n	8003732 <HAL_I2C_EV_IRQHandler+0x1ba>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800375e:	e7eb      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x1c0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003766:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003768:	2200      	movs	r2, #0
 800376a:	9206      	str	r2, [sp, #24]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	9206      	str	r2, [sp, #24]
 8003770:	699a      	ldr	r2, [r3, #24]
 8003772:	9206      	str	r2, [sp, #24]
 8003774:	9a06      	ldr	r2, [sp, #24]
 8003776:	e7ab      	b.n	80036d0 <HAL_I2C_EV_IRQHandler+0x158>
      else if (hi2c->XferCount == 2U)
 8003778:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 800377a:	b289      	uxth	r1, r1
 800377c:	2902      	cmp	r1, #2
 800377e:	d133      	bne.n	80037e8 <HAL_I2C_EV_IRQHandler+0x270>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003780:	2a10      	cmp	r2, #16
 8003782:	d805      	bhi.n	8003790 <HAL_I2C_EV_IRQHandler+0x218>
 8003784:	4982      	ldr	r1, [pc, #520]	; (8003990 <HAL_I2C_EV_IRQHandler+0x418>)
 8003786:	40d1      	lsrs	r1, r2
 8003788:	43c9      	mvns	r1, r1
 800378a:	f011 0101 	ands.w	r1, r1, #1
 800378e:	d020      	beq.n	80037d2 <HAL_I2C_EV_IRQHandler+0x25a>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003790:	6819      	ldr	r1, [r3, #0]
 8003792:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003796:	6019      	str	r1, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003798:	2100      	movs	r1, #0
 800379a:	9107      	str	r1, [sp, #28]
 800379c:	6959      	ldr	r1, [r3, #20]
 800379e:	9107      	str	r1, [sp, #28]
 80037a0:	6999      	ldr	r1, [r3, #24]
 80037a2:	9107      	str	r1, [sp, #28]
 80037a4:	9907      	ldr	r1, [sp, #28]
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037a6:	6819      	ldr	r1, [r3, #0]
 80037a8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80037ac:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80037ae:	6859      	ldr	r1, [r3, #4]
 80037b0:	050d      	lsls	r5, r1, #20
 80037b2:	d5ac      	bpl.n	800370e <HAL_I2C_EV_IRQHandler+0x196>
 80037b4:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80037b8:	d006      	beq.n	80037c8 <HAL_I2C_EV_IRQHandler+0x250>
 80037ba:	1e51      	subs	r1, r2, #1
 80037bc:	291f      	cmp	r1, #31
 80037be:	d8a6      	bhi.n	800370e <HAL_I2C_EV_IRQHandler+0x196>
 80037c0:	4a74      	ldr	r2, [pc, #464]	; (8003994 <HAL_I2C_EV_IRQHandler+0x41c>)
 80037c2:	40ca      	lsrs	r2, r1
 80037c4:	07d0      	lsls	r0, r2, #31
 80037c6:	d5a2      	bpl.n	800370e <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80037ce:	605a      	str	r2, [r3, #4]
 80037d0:	e79d      	b.n	800370e <HAL_I2C_EV_IRQHandler+0x196>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d2:	6818      	ldr	r0, [r3, #0]
 80037d4:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
 80037d8:	6018      	str	r0, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037da:	9108      	str	r1, [sp, #32]
 80037dc:	6959      	ldr	r1, [r3, #20]
 80037de:	9108      	str	r1, [sp, #32]
 80037e0:	6999      	ldr	r1, [r3, #24]
 80037e2:	9108      	str	r1, [sp, #32]
 80037e4:	9908      	ldr	r1, [sp, #32]
 80037e6:	e7e2      	b.n	80037ae <HAL_I2C_EV_IRQHandler+0x236>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037e8:	6819      	ldr	r1, [r3, #0]
 80037ea:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80037ee:	6019      	str	r1, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80037f0:	6859      	ldr	r1, [r3, #4]
 80037f2:	0509      	lsls	r1, r1, #20
 80037f4:	d50e      	bpl.n	8003814 <HAL_I2C_EV_IRQHandler+0x29c>
 80037f6:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 80037fa:	d007      	beq.n	800380c <HAL_I2C_EV_IRQHandler+0x294>
 80037fc:	3a01      	subs	r2, #1
 80037fe:	2a1f      	cmp	r2, #31
 8003800:	d808      	bhi.n	8003814 <HAL_I2C_EV_IRQHandler+0x29c>
 8003802:	4964      	ldr	r1, [pc, #400]	; (8003994 <HAL_I2C_EV_IRQHandler+0x41c>)
 8003804:	fa21 f202 	lsr.w	r2, r1, r2
 8003808:	07d2      	lsls	r2, r2, #31
 800380a:	d503      	bpl.n	8003814 <HAL_I2C_EV_IRQHandler+0x29c>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003812:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003814:	2200      	movs	r2, #0
 8003816:	9209      	str	r2, [sp, #36]	; 0x24
 8003818:	695a      	ldr	r2, [r3, #20]
 800381a:	9209      	str	r2, [sp, #36]	; 0x24
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	9309      	str	r3, [sp, #36]	; 0x24
 8003820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003822:	e774      	b.n	800370e <HAL_I2C_EV_IRQHandler+0x196>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003824:	2200      	movs	r2, #0
 8003826:	920a      	str	r2, [sp, #40]	; 0x28
 8003828:	695a      	ldr	r2, [r3, #20]
 800382a:	920a      	str	r2, [sp, #40]	; 0x28
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	930a      	str	r3, [sp, #40]	; 0x28
 8003830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003832:	e6bd      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003834:	f011 0f04 	tst.w	r1, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003838:	6859      	ldr	r1, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800383a:	f000 80ad 	beq.w	8003998 <HAL_I2C_EV_IRQHandler+0x420>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800383e:	050d      	lsls	r5, r1, #20
 8003840:	f53f aeb6 	bmi.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 8003844:	f3c0 0180 	ubfx	r1, r0, #2, #1
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003848:	0600      	lsls	r0, r0, #24
 800384a:	d569      	bpl.n	8003920 <HAL_I2C_EV_IRQHandler+0x3a8>
 800384c:	0555      	lsls	r5, r2, #21
 800384e:	d567      	bpl.n	8003920 <HAL_I2C_EV_IRQHandler+0x3a8>
 8003850:	2900      	cmp	r1, #0
 8003852:	d168      	bne.n	8003926 <HAL_I2C_EV_IRQHandler+0x3ae>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003854:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003858:	8d25      	ldrh	r5, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800385a:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800385e:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003860:	b2c9      	uxtb	r1, r1
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003862:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003864:	b9c5      	cbnz	r5, 8003898 <HAL_I2C_EV_IRQHandler+0x320>
 8003866:	2a21      	cmp	r2, #33	; 0x21
 8003868:	d118      	bne.n	800389c <HAL_I2C_EV_IRQHandler+0x324>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800386a:	2808      	cmp	r0, #8
 800386c:	d078      	beq.n	8003960 <HAL_I2C_EV_IRQHandler+0x3e8>
 800386e:	2820      	cmp	r0, #32
 8003870:	d076      	beq.n	8003960 <HAL_I2C_EV_IRQHandler+0x3e8>
 8003872:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8003876:	d073      	beq.n	8003960 <HAL_I2C_EV_IRQHandler+0x3e8>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800387e:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003880:	2311      	movs	r3, #17
 8003882:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003884:	2300      	movs	r3, #0
 8003886:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800388a:	2320      	movs	r3, #32
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800388c:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 800388e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003892:	f7ff fd8b 	bl	80033ac <HAL_I2C_MasterTxCpltCallback>
 8003896:	e68b      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003898:	2a21      	cmp	r2, #33	; 0x21
 800389a:	d005      	beq.n	80038a8 <HAL_I2C_EV_IRQHandler+0x330>
 800389c:	2940      	cmp	r1, #64	; 0x40
 800389e:	f47f ae87 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80038a2:	2a22      	cmp	r2, #34	; 0x22
 80038a4:	f47f ae84 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount == 0U)
 80038a8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80038aa:	b292      	uxth	r2, r2
 80038ac:	b91a      	cbnz	r2, 80038b6 <HAL_I2C_EV_IRQHandler+0x33e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80038ae:	685a      	ldr	r2, [r3, #4]
 80038b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b4:	e6b6      	b.n	8003624 <HAL_I2C_EV_IRQHandler+0xac>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038b6:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80038ba:	2a40      	cmp	r2, #64	; 0x40
 80038bc:	d126      	bne.n	800390c <HAL_I2C_EV_IRQHandler+0x394>
        if (hi2c->EventCount == 0U)
 80038be:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80038c0:	b962      	cbnz	r2, 80038dc <HAL_I2C_EV_IRQHandler+0x364>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038c2:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80038c4:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038c6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80038c8:	d104      	bne.n	80038d4 <HAL_I2C_EV_IRQHandler+0x35c>
 80038ca:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038cc:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 80038ce:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80038d0:	3302      	adds	r3, #2
 80038d2:	e71d      	b.n	8003710 <HAL_I2C_EV_IRQHandler+0x198>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80038d4:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80038d8:	611a      	str	r2, [r3, #16]
 80038da:	e6ed      	b.n	80036b8 <HAL_I2C_EV_IRQHandler+0x140>
        else if (hi2c->EventCount == 1U)
 80038dc:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80038de:	2a01      	cmp	r2, #1
 80038e0:	d102      	bne.n	80038e8 <HAL_I2C_EV_IRQHandler+0x370>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80038e2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	e7f7      	b.n	80038d8 <HAL_I2C_EV_IRQHandler+0x360>
        else if (hi2c->EventCount == 2U)
 80038e8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80038ea:	2a02      	cmp	r2, #2
 80038ec:	f47f ae60 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038f0:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80038f4:	2a22      	cmp	r2, #34	; 0x22
 80038f6:	d104      	bne.n	8003902 <HAL_I2C_EV_IRQHandler+0x38a>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038fe:	601a      	str	r2, [r3, #0]
 8003900:	e656      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003902:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003906:	2a21      	cmp	r2, #33	; 0x21
 8003908:	f47f ae52 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800390c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800390e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003912:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8003914:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003916:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003918:	3b01      	subs	r3, #1
 800391a:	b29b      	uxth	r3, r3
 800391c:	8563      	strh	r3, [r4, #42]	; 0x2a
 800391e:	e647      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003920:	2900      	cmp	r1, #0
 8003922:	f43f ae45 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 8003926:	0590      	lsls	r0, r2, #22
 8003928:	f57f ae42 	bpl.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800392c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800392e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003932:	2a21      	cmp	r2, #33	; 0x21
 8003934:	f47f ae3c 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->XferCount != 0U)
 8003938:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800393a:	b292      	uxth	r2, r2
 800393c:	2a00      	cmp	r2, #0
 800393e:	d1e5      	bne.n	800390c <HAL_I2C_EV_IRQHandler+0x394>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003940:	2908      	cmp	r1, #8
 8003942:	d00d      	beq.n	8003960 <HAL_I2C_EV_IRQHandler+0x3e8>
 8003944:	2920      	cmp	r1, #32
 8003946:	d00b      	beq.n	8003960 <HAL_I2C_EV_IRQHandler+0x3e8>
 8003948:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800394c:	d008      	beq.n	8003960 <HAL_I2C_EV_IRQHandler+0x3e8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800394e:	6859      	ldr	r1, [r3, #4]
 8003950:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 8003954:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003956:	2311      	movs	r3, #17
 8003958:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800395a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 800395e:	e794      	b.n	800388a <HAL_I2C_EV_IRQHandler+0x312>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003960:	685a      	ldr	r2, [r3, #4]
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003962:	4620      	mov	r0, r4
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003964:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003968:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003970:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003972:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003974:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003976:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003978:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800397c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003980:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003984:	2a40      	cmp	r2, #64	; 0x40
 8003986:	d184      	bne.n	8003892 <HAL_I2C_EV_IRQHandler+0x31a>
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003988:	f7ff fd15 	bl	80033b6 <HAL_I2C_MemTxCpltCallback>
 800398c:	e610      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 800398e:	bf00      	nop
 8003990:	00010014 	.word	0x00010014
 8003994:	80008081 	.word	0x80008081
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003998:	0509      	lsls	r1, r1, #20
 800399a:	f53f ae09 	bmi.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800399e:	0645      	lsls	r5, r0, #25
 80039a0:	f3c0 0180 	ubfx	r1, r0, #2, #1
 80039a4:	d548      	bpl.n	8003a38 <HAL_I2C_EV_IRQHandler+0x4c0>
 80039a6:	0550      	lsls	r0, r2, #21
 80039a8:	d546      	bpl.n	8003a38 <HAL_I2C_EV_IRQHandler+0x4c0>
 80039aa:	2900      	cmp	r1, #0
 80039ac:	d147      	bne.n	8003a3e <HAL_I2C_EV_IRQHandler+0x4c6>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80039ae:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80039b2:	2a22      	cmp	r2, #34	; 0x22
 80039b4:	f47f adfc 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    tmp = hi2c->XferCount;
 80039b8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80039ba:	b292      	uxth	r2, r2
    if (tmp > 3U)
 80039bc:	2a03      	cmp	r2, #3
 80039be:	d914      	bls.n	80039ea <HAL_I2C_EV_IRQHandler+0x472>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c0:	691a      	ldr	r2, [r3, #16]
 80039c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039c4:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80039c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039c8:	3301      	adds	r3, #1
 80039ca:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80039cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 80039d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2b03      	cmp	r3, #3
 80039da:	f47f ade9 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039de:	6822      	ldr	r2, [r4, #0]
 80039e0:	6853      	ldr	r3, [r2, #4]
 80039e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039e6:	6053      	str	r3, [r2, #4]
 80039e8:	e5e2      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80039ea:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80039ec:	2802      	cmp	r0, #2
 80039ee:	f43f addf 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 80039f2:	2a01      	cmp	r2, #1
 80039f4:	f63f addc 	bhi.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039fe:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003a06:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a08:	691a      	ldr	r2, [r3, #16]
 8003a0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a0c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003a0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a10:	3301      	adds	r3, #1
 8003a12:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003a14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8003a1c:	2320      	movs	r3, #32
 8003a1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a22:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a26:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a2a:	2b40      	cmp	r3, #64	; 0x40
 8003a2c:	d168      	bne.n	8003b00 <HAL_I2C_EV_IRQHandler+0x588>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003a2e:	6321      	str	r1, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003a30:	4620      	mov	r0, r4
 8003a32:	f7ff fcc1 	bl	80033b8 <HAL_I2C_MemRxCpltCallback>
 8003a36:	e5bb      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a38:	2900      	cmp	r1, #0
 8003a3a:	f43f adb9 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 8003a3e:	0592      	lsls	r2, r2, #22
 8003a40:	f57f adb6 	bpl.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a44:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8003a46:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8003a48:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003a4a:	b280      	uxth	r0, r0
 8003a4c:	2804      	cmp	r0, #4
 8003a4e:	d109      	bne.n	8003a64 <HAL_I2C_EV_IRQHandler+0x4ec>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a50:	685a      	ldr	r2, [r3, #4]
 8003a52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a56:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8003a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a5e:	3301      	adds	r3, #1
 8003a60:	6263      	str	r3, [r4, #36]	; 0x24
 8003a62:	e758      	b.n	8003916 <HAL_I2C_EV_IRQHandler+0x39e>
  else if (hi2c->XferCount == 3U)
 8003a64:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8003a66:	b280      	uxth	r0, r0
 8003a68:	2803      	cmp	r0, #3
 8003a6a:	d10c      	bne.n	8003a86 <HAL_I2C_EV_IRQHandler+0x50e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a6c:	6858      	ldr	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003a6e:	2a04      	cmp	r2, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a70:	f420 6080 	bic.w	r0, r0, #1024	; 0x400
 8003a74:	6058      	str	r0, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003a76:	d0ef      	beq.n	8003a58 <HAL_I2C_EV_IRQHandler+0x4e0>
 8003a78:	2a02      	cmp	r2, #2
 8003a7a:	d0ed      	beq.n	8003a58 <HAL_I2C_EV_IRQHandler+0x4e0>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	e7e8      	b.n	8003a58 <HAL_I2C_EV_IRQHandler+0x4e0>
  else if (hi2c->XferCount == 2U)
 8003a86:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
 8003a88:	b280      	uxth	r0, r0
 8003a8a:	2802      	cmp	r0, #2
 8003a8c:	d1e4      	bne.n	8003a58 <HAL_I2C_EV_IRQHandler+0x4e0>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003a8e:	2a01      	cmp	r2, #1
 8003a90:	d001      	beq.n	8003a96 <HAL_I2C_EV_IRQHandler+0x51e>
 8003a92:	2a10      	cmp	r2, #16
 8003a94:	d128      	bne.n	8003ae8 <HAL_I2C_EV_IRQHandler+0x570>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 8003aa2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003aa4:	1c53      	adds	r3, r2, #1
 8003aa6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003aa8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 8003ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ab8:	6822      	ldr	r2, [r4, #0]
    hi2c->pBuffPtr++;
 8003aba:	3301      	adds	r3, #1
 8003abc:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003abe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ac6:	6853      	ldr	r3, [r2, #4]
 8003ac8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003acc:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003ace:	2320      	movs	r3, #32
 8003ad0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ad4:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8003ad8:	2b40      	cmp	r3, #64	; 0x40
 8003ada:	f04f 0300 	mov.w	r3, #0
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ade:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ae2:	d10d      	bne.n	8003b00 <HAL_I2C_EV_IRQHandler+0x588>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ae4:	6323      	str	r3, [r4, #48]	; 0x30
 8003ae6:	e7a3      	b.n	8003a30 <HAL_I2C_EV_IRQHandler+0x4b8>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003ae8:	2a04      	cmp	r2, #4
 8003aea:	d001      	beq.n	8003af0 <HAL_I2C_EV_IRQHandler+0x578>
 8003aec:	2a02      	cmp	r2, #2
 8003aee:	d103      	bne.n	8003af8 <HAL_I2C_EV_IRQHandler+0x580>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003af6:	e7d1      	b.n	8003a9c <HAL_I2C_EV_IRQHandler+0x524>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003afe:	e7cd      	b.n	8003a9c <HAL_I2C_EV_IRQHandler+0x524>
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b00:	2312      	movs	r3, #18
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b02:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b04:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b06:	f7ff fc52 	bl	80033ae <HAL_I2C_MasterRxCpltCallback>
 8003b0a:	e551      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003b0c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003b0e:	b321      	cbz	r1, 8003b5a <HAL_I2C_EV_IRQHandler+0x5e2>
  uint32_t sr2itflags               = 0U;
 8003b10:	2500      	movs	r5, #0
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b12:	6959      	ldr	r1, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b14:	f011 0f02 	tst.w	r1, #2
 8003b18:	d029      	beq.n	8003b6e <HAL_I2C_EV_IRQHandler+0x5f6>
 8003b1a:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003b1e:	d026      	beq.n	8003b6e <HAL_I2C_EV_IRQHandler+0x5f6>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003b20:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b22:	b102      	cbz	r2, 8003b26 <HAL_I2C_EV_IRQHandler+0x5ae>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b24:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b26:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003b2a:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003b2e:	2a28      	cmp	r2, #40	; 0x28
 8003b30:	d116      	bne.n	8003b60 <HAL_I2C_EV_IRQHandler+0x5e8>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003b32:	685a      	ldr	r2, [r3, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003b34:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003b38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b3c:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003b3e:	062b      	lsls	r3, r5, #24
    __HAL_UNLOCK(hi2c);
 8003b40:	f04f 0300 	mov.w	r3, #0
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003b44:	f001 0101 	and.w	r1, r1, #1
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003b48:	bf54      	ite	pl
 8003b4a:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003b4c:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8003b4e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003b52:	4620      	mov	r0, r4
 8003b54:	f7ff fc2d 	bl	80033b2 <HAL_I2C_AddrCallback>
 8003b58:	e52a      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b5a:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b5c:	6959      	ldr	r1, [r3, #20]
 8003b5e:	e7d9      	b.n	8003b14 <HAL_I2C_EV_IRQHandler+0x59c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b60:	f06f 0202 	mvn.w	r2, #2
 8003b64:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8003b66:	2300      	movs	r3, #0
 8003b68:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8003b6c:	e520      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b6e:	06cd      	lsls	r5, r1, #27
 8003b70:	f140 80b1 	bpl.w	8003cd6 <HAL_I2C_EV_IRQHandler+0x75e>
 8003b74:	0595      	lsls	r5, r2, #22
 8003b76:	f140 80ae 	bpl.w	8003cd6 <HAL_I2C_EV_IRQHandler+0x75e>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b7a:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b7e:	685a      	ldr	r2, [r3, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b80:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003b86:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003b88:	2200      	movs	r2, #0
 8003b8a:	920b      	str	r2, [sp, #44]	; 0x2c
 8003b8c:	695a      	ldr	r2, [r3, #20]
 8003b8e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	f042 0201 	orr.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ba0:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	0511      	lsls	r1, r2, #20
 8003ba6:	d520      	bpl.n	8003bea <HAL_I2C_EV_IRQHandler+0x672>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003ba8:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8003bac:	2a22      	cmp	r2, #34	; 0x22
 8003bae:	d14a      	bne.n	8003c46 <HAL_I2C_EV_IRQHandler+0x6ce>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003bb0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003bb2:	6802      	ldr	r2, [r0, #0]
 8003bb4:	6852      	ldr	r2, [r2, #4]
 8003bb6:	b292      	uxth	r2, r2
 8003bb8:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003bba:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003bbc:	b292      	uxth	r2, r2
 8003bbe:	b11a      	cbz	r2, 8003bc8 <HAL_I2C_EV_IRQHandler+0x650>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bc0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003bc2:	f042 0204 	orr.w	r2, r2, #4
 8003bc6:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bce:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003bd0:	f7fe ff9a 	bl	8002b08 <HAL_DMA_GetState>
 8003bd4:	2801      	cmp	r0, #1
 8003bd6:	d008      	beq.n	8003bea <HAL_I2C_EV_IRQHandler+0x672>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003bd8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003bda:	4b79      	ldr	r3, [pc, #484]	; (8003dc0 <HAL_I2C_EV_IRQHandler+0x848>)
 8003bdc:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003bde:	f7fe feb7 	bl	8002950 <HAL_DMA_Abort_IT>
 8003be2:	b110      	cbz	r0, 8003bea <HAL_I2C_EV_IRQHandler+0x672>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003be4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003be6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003be8:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8003bea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	b313      	cbz	r3, 8003c36 <HAL_I2C_EV_IRQHandler+0x6be>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bf0:	6823      	ldr	r3, [r4, #0]
 8003bf2:	695a      	ldr	r2, [r3, #20]
 8003bf4:	0752      	lsls	r2, r2, #29
 8003bf6:	d509      	bpl.n	8003c0c <HAL_I2C_EV_IRQHandler+0x694>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf8:	691a      	ldr	r2, [r3, #16]
 8003bfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bfc:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c00:	3301      	adds	r3, #1
 8003c02:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003c04:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003c0c:	6823      	ldr	r3, [r4, #0]
 8003c0e:	695a      	ldr	r2, [r3, #20]
 8003c10:	0650      	lsls	r0, r2, #25
 8003c12:	d509      	bpl.n	8003c28 <HAL_I2C_EV_IRQHandler+0x6b0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c14:	691a      	ldr	r2, [r3, #16]
 8003c16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c18:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003c1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003c20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8003c28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	b11b      	cbz	r3, 8003c36 <HAL_I2C_EV_IRQHandler+0x6be>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c30:	f043 0304 	orr.w	r3, r3, #4
 8003c34:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c38:	b313      	cbz	r3, 8003c80 <HAL_I2C_EV_IRQHandler+0x708>
    I2C_ITError(hi2c);
 8003c3a:	4620      	mov	r0, r4
}
 8003c3c:	b00d      	add	sp, #52	; 0x34
 8003c3e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    I2C_ITError(hi2c);
 8003c42:	f7ff bbf7 	b.w	8003434 <I2C_ITError>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003c46:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c48:	6802      	ldr	r2, [r0, #0]
 8003c4a:	6852      	ldr	r2, [r2, #4]
 8003c4c:	b292      	uxth	r2, r2
 8003c4e:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8003c50:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003c52:	b292      	uxth	r2, r2
 8003c54:	b11a      	cbz	r2, 8003c5e <HAL_I2C_EV_IRQHandler+0x6e6>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c56:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003c58:	f042 0204 	orr.w	r2, r2, #4
 8003c5c:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c64:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003c66:	f7fe ff4f 	bl	8002b08 <HAL_DMA_GetState>
 8003c6a:	2801      	cmp	r0, #1
 8003c6c:	d0bd      	beq.n	8003bea <HAL_I2C_EV_IRQHandler+0x672>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003c6e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c70:	4b53      	ldr	r3, [pc, #332]	; (8003dc0 <HAL_I2C_EV_IRQHandler+0x848>)
 8003c72:	6343      	str	r3, [r0, #52]	; 0x34
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003c74:	f7fe fe6c 	bl	8002950 <HAL_DMA_Abort_IT>
 8003c78:	2800      	cmp	r0, #0
 8003c7a:	d0b6      	beq.n	8003bea <HAL_I2C_EV_IRQHandler+0x672>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003c7c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003c7e:	e7b2      	b.n	8003be6 <HAL_I2C_EV_IRQHandler+0x66e>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003c80:	2d2a      	cmp	r5, #42	; 0x2a
 8003c82:	d106      	bne.n	8003c92 <HAL_I2C_EV_IRQHandler+0x71a>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c84:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c86:	2328      	movs	r3, #40	; 0x28
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c88:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c8a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c8e:	f7fd fc69 	bl	8001564 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003c92:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003c96:	2b28      	cmp	r3, #40	; 0x28
 8003c98:	d10c      	bne.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x73c>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c9a:	4b4a      	ldr	r3, [pc, #296]	; (8003dc4 <HAL_I2C_EV_IRQHandler+0x84c>)
      hi2c->State = HAL_I2C_STATE_READY;
 8003c9c:	2220      	movs	r2, #32
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c9e:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ca0:	2300      	movs	r3, #0
      HAL_I2C_ListenCpltCallback(hi2c);
 8003ca2:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ca4:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003ca6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003caa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003cae:	f7ff fb81 	bl	80033b4 <HAL_I2C_ListenCpltCallback>
 8003cb2:	e47d      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003cb4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003cb6:	2b22      	cmp	r3, #34	; 0x22
 8003cb8:	d002      	beq.n	8003cc0 <HAL_I2C_EV_IRQHandler+0x748>
 8003cba:	2d22      	cmp	r5, #34	; 0x22
 8003cbc:	f47f ac78 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cc0:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8003cc2:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cc4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003cc6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cca:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003cce:	4620      	mov	r0, r4
 8003cd0:	f7fd fc48 	bl	8001564 <HAL_I2C_SlaveRxCpltCallback>
 8003cd4:	e46c      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003cd6:	f000 00f7 	and.w	r0, r0, #247	; 0xf7
 8003cda:	2821      	cmp	r0, #33	; 0x21
 8003cdc:	f3c1 0580 	ubfx	r5, r1, #2, #1
 8003ce0:	d135      	bne.n	8003d4e <HAL_I2C_EV_IRQHandler+0x7d6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce2:	0609      	lsls	r1, r1, #24
 8003ce4:	d527      	bpl.n	8003d36 <HAL_I2C_EV_IRQHandler+0x7be>
 8003ce6:	0551      	lsls	r1, r2, #21
 8003ce8:	d525      	bpl.n	8003d36 <HAL_I2C_EV_IRQHandler+0x7be>
 8003cea:	bb3d      	cbnz	r5, 8003d3c <HAL_I2C_EV_IRQHandler+0x7c4>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cec:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003cf0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cf2:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8003cf4:	b292      	uxth	r2, r2
 8003cf6:	2a00      	cmp	r2, #0
 8003cf8:	f43f ac5a 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cfc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003cfe:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003d02:	611d      	str	r5, [r3, #16]
    hi2c->pBuffPtr++;
 8003d04:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003d06:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d08:	3a01      	subs	r2, #1
 8003d0a:	b292      	uxth	r2, r2
 8003d0c:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d0e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d10:	b292      	uxth	r2, r2
 8003d12:	2a00      	cmp	r2, #0
 8003d14:	f47f ac4c 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 8003d18:	2929      	cmp	r1, #41	; 0x29
 8003d1a:	f47f ac49 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d24:	605a      	str	r2, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d26:	2328      	movs	r3, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003d28:	6320      	str	r0, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d2e:	4620      	mov	r0, r4
 8003d30:	f7ff fb3e 	bl	80033b0 <HAL_I2C_SlaveTxCpltCallback>
 8003d34:	e43c      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d36:	2d00      	cmp	r5, #0
 8003d38:	f43f ac3a 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 8003d3c:	0595      	lsls	r5, r2, #22
 8003d3e:	f57f ac37 	bpl.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8003d42:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003d44:	b292      	uxth	r2, r2
 8003d46:	2a00      	cmp	r2, #0
 8003d48:	f47f ade0 	bne.w	800390c <HAL_I2C_EV_IRQHandler+0x394>
 8003d4c:	e430      	b.n	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d4e:	0648      	lsls	r0, r1, #25
 8003d50:	d527      	bpl.n	8003da2 <HAL_I2C_EV_IRQHandler+0x82a>
 8003d52:	0551      	lsls	r1, r2, #21
 8003d54:	d525      	bpl.n	8003da2 <HAL_I2C_EV_IRQHandler+0x82a>
 8003d56:	bb3d      	cbnz	r5, 8003da8 <HAL_I2C_EV_IRQHandler+0x830>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d58:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8003d5c:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d5e:	b2d2      	uxtb	r2, r2
  if (hi2c->XferCount != 0U)
 8003d60:	b289      	uxth	r1, r1
 8003d62:	2900      	cmp	r1, #0
 8003d64:	f43f ac24 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d68:	6919      	ldr	r1, [r3, #16]
 8003d6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d6c:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 8003d6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d70:	3301      	adds	r3, #1
 8003d72:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8003d74:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003d76:	3b01      	subs	r3, #1
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f47f ac15 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 8003d86:	2a2a      	cmp	r2, #42	; 0x2a
 8003d88:	f47f ac12 	bne.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d8c:	6822      	ldr	r2, [r4, #0]
 8003d8e:	6853      	ldr	r3, [r2, #4]
 8003d90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d94:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003d96:	2322      	movs	r3, #34	; 0x22
 8003d98:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d9a:	2328      	movs	r3, #40	; 0x28
 8003d9c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8003da0:	e795      	b.n	8003cce <HAL_I2C_EV_IRQHandler+0x756>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003da2:	2d00      	cmp	r5, #0
 8003da4:	f43f ac04 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
 8003da8:	0592      	lsls	r2, r2, #22
 8003daa:	f57f ac01 	bpl.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
  if (hi2c->XferCount != 0U)
 8003dae:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003db0:	b292      	uxth	r2, r2
 8003db2:	2a00      	cmp	r2, #0
 8003db4:	f43f abfc 	beq.w	80035b0 <HAL_I2C_EV_IRQHandler+0x38>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003db8:	691a      	ldr	r2, [r3, #16]
 8003dba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dbc:	701a      	strb	r2, [r3, #0]
 8003dbe:	e64d      	b.n	8003a5c <HAL_I2C_EV_IRQHandler+0x4e4>
 8003dc0:	080033bf 	.word	0x080033bf
 8003dc4:	ffff0000 	.word	0xffff0000

08003dc8 <HAL_I2C_ER_IRQHandler>:
{
 8003dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003dca:	6803      	ldr	r3, [r0, #0]
{
 8003dcc:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003dce:	695f      	ldr	r7, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003dd0:	685e      	ldr	r6, [r3, #4]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003dd2:	f3c7 2500 	ubfx	r5, r7, #8, #1
 8003dd6:	b155      	cbz	r5, 8003dee <HAL_I2C_ER_IRQHandler+0x26>
 8003dd8:	f3c6 2500 	ubfx	r5, r6, #8, #1
 8003ddc:	b13d      	cbz	r5, 8003dee <HAL_I2C_ER_IRQHandler+0x26>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003dde:	f46f 7280 	mvn.w	r2, #256	; 0x100
    error |= HAL_I2C_ERROR_BERR;
 8003de2:	2501      	movs	r5, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003de4:	615a      	str	r2, [r3, #20]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dec:	601a      	str	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003dee:	05b9      	lsls	r1, r7, #22
 8003df0:	d506      	bpl.n	8003e00 <HAL_I2C_ER_IRQHandler+0x38>
 8003df2:	05f2      	lsls	r2, r6, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003df4:	bf42      	ittt	mi
 8003df6:	f46f 7200 	mvnmi.w	r2, #512	; 0x200
    error |= HAL_I2C_ERROR_ARLO;
 8003dfa:	f045 0502 	orrmi.w	r5, r5, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003dfe:	615a      	strmi	r2, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e00:	0578      	lsls	r0, r7, #21
 8003e02:	d537      	bpl.n	8003e74 <HAL_I2C_ER_IRQHandler+0xac>
 8003e04:	05f1      	lsls	r1, r6, #23
 8003e06:	d535      	bpl.n	8003e74 <HAL_I2C_ER_IRQHandler+0xac>
    tmp1 = hi2c->Mode;
 8003e08:	f894 c03e 	ldrb.w	ip, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 8003e0c:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 8003e0e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003e12:	f1bc 0f20 	cmp.w	ip, #32
    tmp2 = hi2c->XferCount;
 8003e16:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 8003e18:	b2d2      	uxtb	r2, r2
    tmp4 = hi2c->PreviousState;
 8003e1a:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003e1c:	d15a      	bne.n	8003ed4 <HAL_I2C_ER_IRQHandler+0x10c>
 8003e1e:	2900      	cmp	r1, #0
 8003e20:	d158      	bne.n	8003ed4 <HAL_I2C_ER_IRQHandler+0x10c>
 8003e22:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 8003e26:	2921      	cmp	r1, #33	; 0x21
 8003e28:	d003      	beq.n	8003e32 <HAL_I2C_ER_IRQHandler+0x6a>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003e2a:	2a28      	cmp	r2, #40	; 0x28
 8003e2c:	d152      	bne.n	8003ed4 <HAL_I2C_ER_IRQHandler+0x10c>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003e2e:	2821      	cmp	r0, #33	; 0x21
 8003e30:	d150      	bne.n	8003ed4 <HAL_I2C_ER_IRQHandler+0x10c>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e32:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e38:	b2d2      	uxtb	r2, r2
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003e3a:	2908      	cmp	r1, #8
 8003e3c:	d001      	beq.n	8003e42 <HAL_I2C_ER_IRQHandler+0x7a>
 8003e3e:	2920      	cmp	r1, #32
 8003e40:	d12a      	bne.n	8003e98 <HAL_I2C_ER_IRQHandler+0xd0>
 8003e42:	2a28      	cmp	r2, #40	; 0x28
 8003e44:	d128      	bne.n	8003e98 <HAL_I2C_ER_IRQHandler+0xd0>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e46:	4a2c      	ldr	r2, [pc, #176]	; (8003ef8 <HAL_I2C_ER_IRQHandler+0x130>)
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e48:	4620      	mov	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e4a:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e4c:	685a      	ldr	r2, [r3, #4]
 8003e4e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e52:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e54:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e58:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e60:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e62:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e64:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e66:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e68:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e6c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e70:	f7ff faa0 	bl	80033b4 <HAL_I2C_ListenCpltCallback>
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e74:	053a      	lsls	r2, r7, #20
 8003e76:	d53b      	bpl.n	8003ef0 <HAL_I2C_ER_IRQHandler+0x128>
 8003e78:	05f3      	lsls	r3, r6, #23
 8003e7a:	d539      	bpl.n	8003ef0 <HAL_I2C_ER_IRQHandler+0x128>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e7c:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003e80:	6823      	ldr	r3, [r4, #0]
    error |= HAL_I2C_ERROR_OVR;
 8003e82:	f045 0508 	orr.w	r5, r5, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e86:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode |= error;
 8003e88:	6c23      	ldr	r3, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 8003e8a:	4620      	mov	r0, r4
    hi2c->ErrorCode |= error;
 8003e8c:	431d      	orrs	r5, r3
 8003e8e:	6425      	str	r5, [r4, #64]	; 0x40
}
 8003e90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8003e94:	f7ff bace 	b.w	8003434 <I2C_ITError>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003e98:	2a21      	cmp	r2, #33	; 0x21
 8003e9a:	d117      	bne.n	8003ecc <HAL_I2C_ER_IRQHandler+0x104>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003e9c:	4916      	ldr	r1, [pc, #88]	; (8003ef8 <HAL_I2C_ER_IRQHandler+0x130>)
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003e9e:	4620      	mov	r0, r4
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003ea0:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003ea2:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003ea4:	2220      	movs	r2, #32
 8003ea6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003eb0:	685a      	ldr	r2, [r3, #4]
 8003eb2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eb6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ebc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ec4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ec6:	f7ff fa73 	bl	80033b0 <HAL_I2C_SlaveTxCpltCallback>
 8003eca:	e7d3      	b.n	8003e74 <HAL_I2C_ER_IRQHandler+0xac>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ecc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ed0:	615a      	str	r2, [r3, #20]
 8003ed2:	e7cf      	b.n	8003e74 <HAL_I2C_ER_IRQHandler+0xac>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ed4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ed8:	615a      	str	r2, [r3, #20]
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8003eda:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
      error |= HAL_I2C_ERROR_AF;
 8003ede:	f045 0504 	orr.w	r5, r5, #4
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8003ee2:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee4:	bf02      	ittt	eq
 8003ee6:	681a      	ldreq	r2, [r3, #0]
 8003ee8:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 8003eec:	601a      	streq	r2, [r3, #0]
 8003eee:	e7c1      	b.n	8003e74 <HAL_I2C_ER_IRQHandler+0xac>
  if (error != HAL_I2C_ERROR_NONE)
 8003ef0:	2d00      	cmp	r5, #0
 8003ef2:	d1c9      	bne.n	8003e88 <HAL_I2C_ER_IRQHandler+0xc0>
}
 8003ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	ffff0000 	.word	0xffff0000

08003efc <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003efc:	2201      	movs	r2, #1
 8003efe:	4b01      	ldr	r3, [pc, #4]	; (8003f04 <HAL_PWR_EnableBkUpAccess+0x8>)
 8003f00:	601a      	str	r2, [r3, #0]
}
 8003f02:	4770      	bx	lr
 8003f04:	420e0020 	.word	0x420e0020

08003f08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f08:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f0c:	4604      	mov	r4, r0
 8003f0e:	b908      	cbnz	r0, 8003f14 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8003f10:	2001      	movs	r0, #1
 8003f12:	e059      	b.n	8003fc8 <HAL_RCC_OscConfig+0xc0>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003f14:	6803      	ldr	r3, [r0, #0]
 8003f16:	b133      	cbz	r3, 8003f26 <HAL_RCC_OscConfig+0x1e>
 8003f18:	071a      	lsls	r2, r3, #28
 8003f1a:	d104      	bne.n	8003f26 <HAL_RCC_OscConfig+0x1e>
 8003f1c:	f240 1167 	movw	r1, #359	; 0x167
 8003f20:	48a0      	ldr	r0, [pc, #640]	; (80041a4 <HAL_RCC_OscConfig+0x29c>)
 8003f22:	f7fd fb22 	bl	800156a <assert_failed>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f26:	6823      	ldr	r3, [r4, #0]
 8003f28:	07db      	lsls	r3, r3, #31
 8003f2a:	d418      	bmi.n	8003f5e <HAL_RCC_OscConfig+0x56>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f2c:	6823      	ldr	r3, [r4, #0]
 8003f2e:	079f      	lsls	r7, r3, #30
 8003f30:	d471      	bmi.n	8004016 <HAL_RCC_OscConfig+0x10e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f32:	6823      	ldr	r3, [r4, #0]
 8003f34:	0719      	lsls	r1, r3, #28
 8003f36:	f100 80b9 	bmi.w	80040ac <HAL_RCC_OscConfig+0x1a4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f3a:	6823      	ldr	r3, [r4, #0]
 8003f3c:	075a      	lsls	r2, r3, #29
 8003f3e:	f100 80eb 	bmi.w	8004118 <HAL_RCC_OscConfig+0x210>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003f42:	69e3      	ldr	r3, [r4, #28]
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d904      	bls.n	8003f52 <HAL_RCC_OscConfig+0x4a>
 8003f48:	f240 21af 	movw	r1, #687	; 0x2af
 8003f4c:	4895      	ldr	r0, [pc, #596]	; (80041a4 <HAL_RCC_OscConfig+0x29c>)
 8003f4e:	f7fd fb0c 	bl	800156a <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f52:	69e0      	ldr	r0, [r4, #28]
 8003f54:	2800      	cmp	r0, #0
 8003f56:	f040 815d 	bne.w	8004214 <HAL_RCC_OscConfig+0x30c>
        }
      }
    }
  }

  return HAL_OK;
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	e034      	b.n	8003fc8 <HAL_RCC_OscConfig+0xc0>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003f5e:	6863      	ldr	r3, [r4, #4]
 8003f60:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8003f64:	d007      	beq.n	8003f76 <HAL_RCC_OscConfig+0x6e>
 8003f66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f6a:	d004      	beq.n	8003f76 <HAL_RCC_OscConfig+0x6e>
 8003f6c:	f240 116d 	movw	r1, #365	; 0x16d
 8003f70:	488c      	ldr	r0, [pc, #560]	; (80041a4 <HAL_RCC_OscConfig+0x29c>)
 8003f72:	f7fd fafa 	bl	800156a <assert_failed>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f76:	4d8c      	ldr	r5, [pc, #560]	; (80041a8 <HAL_RCC_OscConfig+0x2a0>)
 8003f78:	686b      	ldr	r3, [r5, #4]
 8003f7a:	f003 030c 	and.w	r3, r3, #12
 8003f7e:	2b04      	cmp	r3, #4
 8003f80:	d007      	beq.n	8003f92 <HAL_RCC_OscConfig+0x8a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f82:	686b      	ldr	r3, [r5, #4]
 8003f84:	f003 030c 	and.w	r3, r3, #12
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d109      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x98>
 8003f8c:	686b      	ldr	r3, [r5, #4]
 8003f8e:	03de      	lsls	r6, r3, #15
 8003f90:	d506      	bpl.n	8003fa0 <HAL_RCC_OscConfig+0x98>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f92:	682b      	ldr	r3, [r5, #0]
 8003f94:	039d      	lsls	r5, r3, #14
 8003f96:	d5c9      	bpl.n	8003f2c <HAL_RCC_OscConfig+0x24>
 8003f98:	6863      	ldr	r3, [r4, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1c6      	bne.n	8003f2c <HAL_RCC_OscConfig+0x24>
 8003f9e:	e7b7      	b.n	8003f10 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fa0:	6863      	ldr	r3, [r4, #4]
 8003fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fa6:	d112      	bne.n	8003fce <HAL_RCC_OscConfig+0xc6>
 8003fa8:	682b      	ldr	r3, [r5, #0]
 8003faa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003fb0:	f7fd ffa2 	bl	8001ef8 <HAL_GetTick>
 8003fb4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fb6:	682b      	ldr	r3, [r5, #0]
 8003fb8:	0398      	lsls	r0, r3, #14
 8003fba:	d4b7      	bmi.n	8003f2c <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fbc:	f7fd ff9c 	bl	8001ef8 <HAL_GetTick>
 8003fc0:	1b80      	subs	r0, r0, r6
 8003fc2:	2864      	cmp	r0, #100	; 0x64
 8003fc4:	d9f7      	bls.n	8003fb6 <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
 8003fc6:	2003      	movs	r0, #3
}
 8003fc8:	b002      	add	sp, #8
 8003fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fce:	b99b      	cbnz	r3, 8003ff8 <HAL_RCC_OscConfig+0xf0>
 8003fd0:	682b      	ldr	r3, [r5, #0]
 8003fd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fd6:	602b      	str	r3, [r5, #0]
 8003fd8:	682b      	ldr	r3, [r5, #0]
 8003fda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fde:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003fe0:	f7fd ff8a 	bl	8001ef8 <HAL_GetTick>
 8003fe4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fe6:	682b      	ldr	r3, [r5, #0]
 8003fe8:	0399      	lsls	r1, r3, #14
 8003fea:	d59f      	bpl.n	8003f2c <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fec:	f7fd ff84 	bl	8001ef8 <HAL_GetTick>
 8003ff0:	1b80      	subs	r0, r0, r6
 8003ff2:	2864      	cmp	r0, #100	; 0x64
 8003ff4:	d9f7      	bls.n	8003fe6 <HAL_RCC_OscConfig+0xde>
 8003ff6:	e7e6      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ff8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ffc:	682b      	ldr	r3, [r5, #0]
 8003ffe:	d103      	bne.n	8004008 <HAL_RCC_OscConfig+0x100>
 8004000:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004004:	602b      	str	r3, [r5, #0]
 8004006:	e7cf      	b.n	8003fa8 <HAL_RCC_OscConfig+0xa0>
 8004008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800400c:	602b      	str	r3, [r5, #0]
 800400e:	682b      	ldr	r3, [r5, #0]
 8004010:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004014:	e7cb      	b.n	8003fae <HAL_RCC_OscConfig+0xa6>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004016:	6923      	ldr	r3, [r4, #16]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d904      	bls.n	8004026 <HAL_RCC_OscConfig+0x11e>
 800401c:	f240 11a1 	movw	r1, #417	; 0x1a1
 8004020:	4860      	ldr	r0, [pc, #384]	; (80041a4 <HAL_RCC_OscConfig+0x29c>)
 8004022:	f7fd faa2 	bl	800156a <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8004026:	6963      	ldr	r3, [r4, #20]
 8004028:	2b1f      	cmp	r3, #31
 800402a:	d904      	bls.n	8004036 <HAL_RCC_OscConfig+0x12e>
 800402c:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8004030:	485c      	ldr	r0, [pc, #368]	; (80041a4 <HAL_RCC_OscConfig+0x29c>)
 8004032:	f7fd fa9a 	bl	800156a <assert_failed>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004036:	4d5c      	ldr	r5, [pc, #368]	; (80041a8 <HAL_RCC_OscConfig+0x2a0>)
 8004038:	686b      	ldr	r3, [r5, #4]
 800403a:	f013 0f0c 	tst.w	r3, #12
 800403e:	d007      	beq.n	8004050 <HAL_RCC_OscConfig+0x148>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004040:	686b      	ldr	r3, [r5, #4]
 8004042:	f003 030c 	and.w	r3, r3, #12
 8004046:	2b08      	cmp	r3, #8
 8004048:	d111      	bne.n	800406e <HAL_RCC_OscConfig+0x166>
 800404a:	686b      	ldr	r3, [r5, #4]
 800404c:	03da      	lsls	r2, r3, #15
 800404e:	d40e      	bmi.n	800406e <HAL_RCC_OscConfig+0x166>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004050:	682b      	ldr	r3, [r5, #0]
 8004052:	079b      	lsls	r3, r3, #30
 8004054:	d503      	bpl.n	800405e <HAL_RCC_OscConfig+0x156>
 8004056:	6923      	ldr	r3, [r4, #16]
 8004058:	2b01      	cmp	r3, #1
 800405a:	f47f af59 	bne.w	8003f10 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405e:	682b      	ldr	r3, [r5, #0]
 8004060:	6962      	ldr	r2, [r4, #20]
 8004062:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004066:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800406a:	602b      	str	r3, [r5, #0]
 800406c:	e761      	b.n	8003f32 <HAL_RCC_OscConfig+0x2a>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800406e:	6922      	ldr	r2, [r4, #16]
 8004070:	4b4e      	ldr	r3, [pc, #312]	; (80041ac <HAL_RCC_OscConfig+0x2a4>)
 8004072:	b16a      	cbz	r2, 8004090 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_ENABLE();
 8004074:	2201      	movs	r2, #1
 8004076:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004078:	f7fd ff3e 	bl	8001ef8 <HAL_GetTick>
 800407c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800407e:	682b      	ldr	r3, [r5, #0]
 8004080:	079f      	lsls	r7, r3, #30
 8004082:	d4ec      	bmi.n	800405e <HAL_RCC_OscConfig+0x156>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004084:	f7fd ff38 	bl	8001ef8 <HAL_GetTick>
 8004088:	1b80      	subs	r0, r0, r6
 800408a:	2802      	cmp	r0, #2
 800408c:	d9f7      	bls.n	800407e <HAL_RCC_OscConfig+0x176>
 800408e:	e79a      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_HSI_DISABLE();
 8004090:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004092:	f7fd ff31 	bl	8001ef8 <HAL_GetTick>
 8004096:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004098:	682b      	ldr	r3, [r5, #0]
 800409a:	0798      	lsls	r0, r3, #30
 800409c:	f57f af49 	bpl.w	8003f32 <HAL_RCC_OscConfig+0x2a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040a0:	f7fd ff2a 	bl	8001ef8 <HAL_GetTick>
 80040a4:	1b80      	subs	r0, r0, r6
 80040a6:	2802      	cmp	r0, #2
 80040a8:	d9f6      	bls.n	8004098 <HAL_RCC_OscConfig+0x190>
 80040aa:	e78c      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80040ac:	69a3      	ldr	r3, [r4, #24]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d904      	bls.n	80040bc <HAL_RCC_OscConfig+0x1b4>
 80040b2:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 80040b6:	483b      	ldr	r0, [pc, #236]	; (80041a4 <HAL_RCC_OscConfig+0x29c>)
 80040b8:	f7fd fa57 	bl	800156a <assert_failed>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040bc:	69a2      	ldr	r2, [r4, #24]
 80040be:	4d3a      	ldr	r5, [pc, #232]	; (80041a8 <HAL_RCC_OscConfig+0x2a0>)
 80040c0:	4b3b      	ldr	r3, [pc, #236]	; (80041b0 <HAL_RCC_OscConfig+0x2a8>)
 80040c2:	b1da      	cbz	r2, 80040fc <HAL_RCC_OscConfig+0x1f4>
      __HAL_RCC_LSI_ENABLE();
 80040c4:	2201      	movs	r2, #1
 80040c6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80040c8:	f7fd ff16 	bl	8001ef8 <HAL_GetTick>
 80040cc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80040d0:	079b      	lsls	r3, r3, #30
 80040d2:	d50d      	bpl.n	80040f0 <HAL_RCC_OscConfig+0x1e8>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80040d4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80040d8:	4b36      	ldr	r3, [pc, #216]	; (80041b4 <HAL_RCC_OscConfig+0x2ac>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80040e0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80040e2:	bf00      	nop
  }
  while (Delay --);
 80040e4:	9b01      	ldr	r3, [sp, #4]
 80040e6:	1e5a      	subs	r2, r3, #1
 80040e8:	9201      	str	r2, [sp, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f9      	bne.n	80040e2 <HAL_RCC_OscConfig+0x1da>
 80040ee:	e724      	b.n	8003f3a <HAL_RCC_OscConfig+0x32>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f0:	f7fd ff02 	bl	8001ef8 <HAL_GetTick>
 80040f4:	1b80      	subs	r0, r0, r6
 80040f6:	2802      	cmp	r0, #2
 80040f8:	d9e9      	bls.n	80040ce <HAL_RCC_OscConfig+0x1c6>
 80040fa:	e764      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
      __HAL_RCC_LSI_DISABLE();
 80040fc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80040fe:	f7fd fefb 	bl	8001ef8 <HAL_GetTick>
 8004102:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004104:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004106:	079f      	lsls	r7, r3, #30
 8004108:	f57f af17 	bpl.w	8003f3a <HAL_RCC_OscConfig+0x32>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800410c:	f7fd fef4 	bl	8001ef8 <HAL_GetTick>
 8004110:	1b80      	subs	r0, r0, r6
 8004112:	2802      	cmp	r0, #2
 8004114:	d9f6      	bls.n	8004104 <HAL_RCC_OscConfig+0x1fc>
 8004116:	e756      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004118:	68e3      	ldr	r3, [r4, #12]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d906      	bls.n	800412c <HAL_RCC_OscConfig+0x224>
 800411e:	2b05      	cmp	r3, #5
 8004120:	d004      	beq.n	800412c <HAL_RCC_OscConfig+0x224>
 8004122:	f240 2111 	movw	r1, #529	; 0x211
 8004126:	481f      	ldr	r0, [pc, #124]	; (80041a4 <HAL_RCC_OscConfig+0x29c>)
 8004128:	f7fd fa1f 	bl	800156a <assert_failed>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800412c:	4d1e      	ldr	r5, [pc, #120]	; (80041a8 <HAL_RCC_OscConfig+0x2a0>)
 800412e:	69eb      	ldr	r3, [r5, #28]
 8004130:	00d8      	lsls	r0, r3, #3
 8004132:	d424      	bmi.n	800417e <HAL_RCC_OscConfig+0x276>
      pwrclkchanged = SET;
 8004134:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8004136:	69eb      	ldr	r3, [r5, #28]
 8004138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800413c:	61eb      	str	r3, [r5, #28]
 800413e:	69eb      	ldr	r3, [r5, #28]
 8004140:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004148:	4e1b      	ldr	r6, [pc, #108]	; (80041b8 <HAL_RCC_OscConfig+0x2b0>)
 800414a:	6833      	ldr	r3, [r6, #0]
 800414c:	05d9      	lsls	r1, r3, #23
 800414e:	d518      	bpl.n	8004182 <HAL_RCC_OscConfig+0x27a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004150:	68e3      	ldr	r3, [r4, #12]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d132      	bne.n	80041bc <HAL_RCC_OscConfig+0x2b4>
 8004156:	6a2b      	ldr	r3, [r5, #32]
 8004158:	f043 0301 	orr.w	r3, r3, #1
 800415c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800415e:	f7fd fecb 	bl	8001ef8 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004162:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004166:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004168:	6a2b      	ldr	r3, [r5, #32]
 800416a:	079b      	lsls	r3, r3, #30
 800416c:	d54b      	bpl.n	8004206 <HAL_RCC_OscConfig+0x2fe>
    if (pwrclkchanged == SET)
 800416e:	2f00      	cmp	r7, #0
 8004170:	f43f aee7 	beq.w	8003f42 <HAL_RCC_OscConfig+0x3a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004174:	69eb      	ldr	r3, [r5, #28]
 8004176:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800417a:	61eb      	str	r3, [r5, #28]
 800417c:	e6e1      	b.n	8003f42 <HAL_RCC_OscConfig+0x3a>
    FlagStatus       pwrclkchanged = RESET;
 800417e:	2700      	movs	r7, #0
 8004180:	e7e2      	b.n	8004148 <HAL_RCC_OscConfig+0x240>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004182:	6833      	ldr	r3, [r6, #0]
 8004184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004188:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800418a:	f7fd feb5 	bl	8001ef8 <HAL_GetTick>
 800418e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004190:	6833      	ldr	r3, [r6, #0]
 8004192:	05da      	lsls	r2, r3, #23
 8004194:	d4dc      	bmi.n	8004150 <HAL_RCC_OscConfig+0x248>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004196:	f7fd feaf 	bl	8001ef8 <HAL_GetTick>
 800419a:	eba0 0008 	sub.w	r0, r0, r8
 800419e:	2864      	cmp	r0, #100	; 0x64
 80041a0:	d9f6      	bls.n	8004190 <HAL_RCC_OscConfig+0x288>
 80041a2:	e710      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
 80041a4:	08005e30 	.word	0x08005e30
 80041a8:	40021000 	.word	0x40021000
 80041ac:	42420000 	.word	0x42420000
 80041b0:	42420480 	.word	0x42420480
 80041b4:	20000110 	.word	0x20000110
 80041b8:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041bc:	b9ab      	cbnz	r3, 80041ea <HAL_RCC_OscConfig+0x2e2>
 80041be:	6a2b      	ldr	r3, [r5, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041c4:	f023 0301 	bic.w	r3, r3, #1
 80041c8:	622b      	str	r3, [r5, #32]
 80041ca:	6a2b      	ldr	r3, [r5, #32]
 80041cc:	f023 0304 	bic.w	r3, r3, #4
 80041d0:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80041d2:	f7fd fe91 	bl	8001ef8 <HAL_GetTick>
 80041d6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041d8:	6a2b      	ldr	r3, [r5, #32]
 80041da:	0798      	lsls	r0, r3, #30
 80041dc:	d5c7      	bpl.n	800416e <HAL_RCC_OscConfig+0x266>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041de:	f7fd fe8b 	bl	8001ef8 <HAL_GetTick>
 80041e2:	1b80      	subs	r0, r0, r6
 80041e4:	4540      	cmp	r0, r8
 80041e6:	d9f7      	bls.n	80041d8 <HAL_RCC_OscConfig+0x2d0>
 80041e8:	e6ed      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041ea:	2b05      	cmp	r3, #5
 80041ec:	6a2b      	ldr	r3, [r5, #32]
 80041ee:	d103      	bne.n	80041f8 <HAL_RCC_OscConfig+0x2f0>
 80041f0:	f043 0304 	orr.w	r3, r3, #4
 80041f4:	622b      	str	r3, [r5, #32]
 80041f6:	e7ae      	b.n	8004156 <HAL_RCC_OscConfig+0x24e>
 80041f8:	f023 0301 	bic.w	r3, r3, #1
 80041fc:	622b      	str	r3, [r5, #32]
 80041fe:	6a2b      	ldr	r3, [r5, #32]
 8004200:	f023 0304 	bic.w	r3, r3, #4
 8004204:	e7aa      	b.n	800415c <HAL_RCC_OscConfig+0x254>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004206:	f7fd fe77 	bl	8001ef8 <HAL_GetTick>
 800420a:	eba0 0008 	sub.w	r0, r0, r8
 800420e:	42b0      	cmp	r0, r6
 8004210:	d9aa      	bls.n	8004168 <HAL_RCC_OscConfig+0x260>
 8004212:	e6d8      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004214:	4b40      	ldr	r3, [pc, #256]	; (8004318 <HAL_RCC_OscConfig+0x410>)
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	461d      	mov	r5, r3
 800421a:	f002 020c 	and.w	r2, r2, #12
 800421e:	2a08      	cmp	r2, #8
 8004220:	d069      	beq.n	80042f6 <HAL_RCC_OscConfig+0x3ee>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004222:	2802      	cmp	r0, #2
 8004224:	4e3d      	ldr	r6, [pc, #244]	; (800431c <HAL_RCC_OscConfig+0x414>)
 8004226:	d157      	bne.n	80042d8 <HAL_RCC_OscConfig+0x3d0>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004228:	6a23      	ldr	r3, [r4, #32]
 800422a:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800422e:	d004      	beq.n	800423a <HAL_RCC_OscConfig+0x332>
 8004230:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8004234:	483a      	ldr	r0, [pc, #232]	; (8004320 <HAL_RCC_OscConfig+0x418>)
 8004236:	f7fd f998 	bl	800156a <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800423a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800423c:	f433 2240 	bics.w	r2, r3, #786432	; 0xc0000
 8004240:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004244:	d010      	beq.n	8004268 <HAL_RCC_OscConfig+0x360>
 8004246:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800424a:	d00d      	beq.n	8004268 <HAL_RCC_OscConfig+0x360>
 800424c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8004250:	d00a      	beq.n	8004268 <HAL_RCC_OscConfig+0x360>
 8004252:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8004256:	d007      	beq.n	8004268 <HAL_RCC_OscConfig+0x360>
 8004258:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 800425c:	d004      	beq.n	8004268 <HAL_RCC_OscConfig+0x360>
 800425e:	f240 21b9 	movw	r1, #697	; 0x2b9
 8004262:	482f      	ldr	r0, [pc, #188]	; (8004320 <HAL_RCC_OscConfig+0x418>)
 8004264:	f7fd f981 	bl	800156a <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8004268:	2300      	movs	r3, #0
 800426a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800426c:	f7fd fe44 	bl	8001ef8 <HAL_GetTick>
 8004270:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004272:	682b      	ldr	r3, [r5, #0]
 8004274:	0199      	lsls	r1, r3, #6
 8004276:	d429      	bmi.n	80042cc <HAL_RCC_OscConfig+0x3c4>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004278:	6a23      	ldr	r3, [r4, #32]
 800427a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800427e:	d10e      	bne.n	800429e <HAL_RCC_OscConfig+0x396>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8004280:	68a3      	ldr	r3, [r4, #8]
 8004282:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8004286:	d004      	beq.n	8004292 <HAL_RCC_OscConfig+0x38a>
 8004288:	f240 21cf 	movw	r1, #719	; 0x2cf
 800428c:	4824      	ldr	r0, [pc, #144]	; (8004320 <HAL_RCC_OscConfig+0x418>)
 800428e:	f7fd f96c 	bl	800156a <assert_failed>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004292:	686b      	ldr	r3, [r5, #4]
 8004294:	68a2      	ldr	r2, [r4, #8]
 8004296:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800429a:	4313      	orrs	r3, r2
 800429c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800429e:	686a      	ldr	r2, [r5, #4]
 80042a0:	e9d4 3108 	ldrd	r3, r1, [r4, #32]
 80042a4:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80042a8:	430b      	orrs	r3, r1
 80042aa:	4313      	orrs	r3, r2
 80042ac:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80042ae:	2301      	movs	r3, #1
 80042b0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80042b2:	f7fd fe21 	bl	8001ef8 <HAL_GetTick>
 80042b6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80042b8:	682b      	ldr	r3, [r5, #0]
 80042ba:	019a      	lsls	r2, r3, #6
 80042bc:	f53f ae4d 	bmi.w	8003f5a <HAL_RCC_OscConfig+0x52>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042c0:	f7fd fe1a 	bl	8001ef8 <HAL_GetTick>
 80042c4:	1b00      	subs	r0, r0, r4
 80042c6:	2802      	cmp	r0, #2
 80042c8:	d9f6      	bls.n	80042b8 <HAL_RCC_OscConfig+0x3b0>
 80042ca:	e67c      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042cc:	f7fd fe14 	bl	8001ef8 <HAL_GetTick>
 80042d0:	1bc0      	subs	r0, r0, r7
 80042d2:	2802      	cmp	r0, #2
 80042d4:	d9cd      	bls.n	8004272 <HAL_RCC_OscConfig+0x36a>
 80042d6:	e676      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
        __HAL_RCC_PLL_DISABLE();
 80042d8:	2300      	movs	r3, #0
 80042da:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80042dc:	f7fd fe0c 	bl	8001ef8 <HAL_GetTick>
 80042e0:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042e2:	682b      	ldr	r3, [r5, #0]
 80042e4:	019b      	lsls	r3, r3, #6
 80042e6:	f57f ae38 	bpl.w	8003f5a <HAL_RCC_OscConfig+0x52>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ea:	f7fd fe05 	bl	8001ef8 <HAL_GetTick>
 80042ee:	1b00      	subs	r0, r0, r4
 80042f0:	2802      	cmp	r0, #2
 80042f2:	d9f6      	bls.n	80042e2 <HAL_RCC_OscConfig+0x3da>
 80042f4:	e667      	b.n	8003fc6 <HAL_RCC_OscConfig+0xbe>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042f6:	2801      	cmp	r0, #1
 80042f8:	f43f ae66 	beq.w	8003fc8 <HAL_RCC_OscConfig+0xc0>
        pll_config = RCC->CFGR;
 80042fc:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042fe:	6a23      	ldr	r3, [r4, #32]
 8004300:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8004304:	429a      	cmp	r2, r3
 8004306:	f47f ae03 	bne.w	8003f10 <HAL_RCC_OscConfig+0x8>
 800430a:	6a63      	ldr	r3, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800430c:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8004310:	1ac0      	subs	r0, r0, r3
 8004312:	bf18      	it	ne
 8004314:	2001      	movne	r0, #1
 8004316:	e657      	b.n	8003fc8 <HAL_RCC_OscConfig+0xc0>
 8004318:	40021000 	.word	0x40021000
 800431c:	42420060 	.word	0x42420060
 8004320:	08005e30 	.word	0x08005e30

08004324 <HAL_RCC_GetSysClockFreq>:
{
 8004324:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004326:	4b18      	ldr	r3, [pc, #96]	; (8004388 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8004328:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800432a:	ac02      	add	r4, sp, #8
 800432c:	f103 0510 	add.w	r5, r3, #16
 8004330:	4622      	mov	r2, r4
 8004332:	6818      	ldr	r0, [r3, #0]
 8004334:	6859      	ldr	r1, [r3, #4]
 8004336:	3308      	adds	r3, #8
 8004338:	c203      	stmia	r2!, {r0, r1}
 800433a:	42ab      	cmp	r3, r5
 800433c:	4614      	mov	r4, r2
 800433e:	d1f7      	bne.n	8004330 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004340:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8004344:	4911      	ldr	r1, [pc, #68]	; (800438c <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004346:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800434a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800434c:	f003 020c 	and.w	r2, r3, #12
 8004350:	2a08      	cmp	r2, #8
 8004352:	d117      	bne.n	8004384 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004354:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8004358:	a806      	add	r0, sp, #24
 800435a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800435c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800435e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004362:	d50c      	bpl.n	800437e <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004364:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004366:	480a      	ldr	r0, [pc, #40]	; (8004390 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004368:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800436c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800436e:	aa06      	add	r2, sp, #24
 8004370:	4413      	add	r3, r2
 8004372:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004376:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800437a:	b007      	add	sp, #28
 800437c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800437e:	4805      	ldr	r0, [pc, #20]	; (8004394 <HAL_RCC_GetSysClockFreq+0x70>)
 8004380:	4350      	muls	r0, r2
 8004382:	e7fa      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8004384:	4802      	ldr	r0, [pc, #8]	; (8004390 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8004386:	e7f8      	b.n	800437a <HAL_RCC_GetSysClockFreq+0x56>
 8004388:	08005c10 	.word	0x08005c10
 800438c:	40021000 	.word	0x40021000
 8004390:	007a1200 	.word	0x007a1200
 8004394:	003d0900 	.word	0x003d0900

08004398 <HAL_RCC_ClockConfig>:
{
 8004398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800439c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800439e:	4604      	mov	r4, r0
 80043a0:	b910      	cbnz	r0, 80043a8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80043a2:	2001      	movs	r0, #1
}
 80043a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80043a8:	6803      	ldr	r3, [r0, #0]
 80043aa:	071e      	lsls	r6, r3, #28
 80043ac:	d104      	bne.n	80043b8 <HAL_RCC_ClockConfig+0x20>
 80043ae:	f44f 714e 	mov.w	r1, #824	; 0x338
 80043b2:	486d      	ldr	r0, [pc, #436]	; (8004568 <HAL_RCC_ClockConfig+0x1d0>)
 80043b4:	f7fd f8d9 	bl	800156a <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80043b8:	2d02      	cmp	r5, #2
 80043ba:	d904      	bls.n	80043c6 <HAL_RCC_ClockConfig+0x2e>
 80043bc:	f240 3139 	movw	r1, #825	; 0x339
 80043c0:	4869      	ldr	r0, [pc, #420]	; (8004568 <HAL_RCC_ClockConfig+0x1d0>)
 80043c2:	f7fd f8d2 	bl	800156a <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043c6:	4a69      	ldr	r2, [pc, #420]	; (800456c <HAL_RCC_ClockConfig+0x1d4>)
 80043c8:	6813      	ldr	r3, [r2, #0]
 80043ca:	f003 0307 	and.w	r3, r3, #7
 80043ce:	42ab      	cmp	r3, r5
 80043d0:	d33d      	bcc.n	800444e <HAL_RCC_ClockConfig+0xb6>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	0798      	lsls	r0, r3, #30
 80043d6:	d445      	bmi.n	8004464 <HAL_RCC_ClockConfig+0xcc>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043d8:	6823      	ldr	r3, [r4, #0]
 80043da:	07da      	lsls	r2, r3, #31
 80043dc:	d46e      	bmi.n	80044bc <HAL_RCC_ClockConfig+0x124>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043de:	4a63      	ldr	r2, [pc, #396]	; (800456c <HAL_RCC_ClockConfig+0x1d4>)
 80043e0:	6813      	ldr	r3, [r2, #0]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	42ab      	cmp	r3, r5
 80043e8:	f200 809a 	bhi.w	8004520 <HAL_RCC_ClockConfig+0x188>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	4d60      	ldr	r5, [pc, #384]	; (8004570 <HAL_RCC_ClockConfig+0x1d8>)
 80043f0:	f013 0f04 	tst.w	r3, #4
 80043f4:	f040 80a0 	bne.w	8004538 <HAL_RCC_ClockConfig+0x1a0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f8:	6823      	ldr	r3, [r4, #0]
 80043fa:	071b      	lsls	r3, r3, #28
 80043fc:	d517      	bpl.n	800442e <HAL_RCC_ClockConfig+0x96>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80043fe:	6923      	ldr	r3, [r4, #16]
 8004400:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8004404:	d00c      	beq.n	8004420 <HAL_RCC_ClockConfig+0x88>
 8004406:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800440a:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800440e:	d007      	beq.n	8004420 <HAL_RCC_ClockConfig+0x88>
 8004410:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004414:	d004      	beq.n	8004420 <HAL_RCC_ClockConfig+0x88>
 8004416:	f240 31ab 	movw	r1, #939	; 0x3ab
 800441a:	4853      	ldr	r0, [pc, #332]	; (8004568 <HAL_RCC_ClockConfig+0x1d0>)
 800441c:	f7fd f8a5 	bl	800156a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004420:	686b      	ldr	r3, [r5, #4]
 8004422:	6922      	ldr	r2, [r4, #16]
 8004424:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004428:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800442c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800442e:	f7ff ff79 	bl	8004324 <HAL_RCC_GetSysClockFreq>
 8004432:	686b      	ldr	r3, [r5, #4]
 8004434:	4a4f      	ldr	r2, [pc, #316]	; (8004574 <HAL_RCC_ClockConfig+0x1dc>)
 8004436:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800443a:	5cd3      	ldrb	r3, [r2, r3]
 800443c:	40d8      	lsrs	r0, r3
 800443e:	4b4e      	ldr	r3, [pc, #312]	; (8004578 <HAL_RCC_ClockConfig+0x1e0>)
 8004440:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8004442:	4b4e      	ldr	r3, [pc, #312]	; (800457c <HAL_RCC_ClockConfig+0x1e4>)
 8004444:	6818      	ldr	r0, [r3, #0]
 8004446:	f7fd fd15 	bl	8001e74 <HAL_InitTick>
  return HAL_OK;
 800444a:	2000      	movs	r0, #0
 800444c:	e7aa      	b.n	80043a4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444e:	6813      	ldr	r3, [r2, #0]
 8004450:	f023 0307 	bic.w	r3, r3, #7
 8004454:	432b      	orrs	r3, r5
 8004456:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004458:	6813      	ldr	r3, [r2, #0]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	42ab      	cmp	r3, r5
 8004460:	d19f      	bne.n	80043a2 <HAL_RCC_ClockConfig+0xa>
 8004462:	e7b6      	b.n	80043d2 <HAL_RCC_ClockConfig+0x3a>
 8004464:	4e42      	ldr	r6, [pc, #264]	; (8004570 <HAL_RCC_ClockConfig+0x1d8>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004466:	f013 0f04 	tst.w	r3, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800446a:	bf1e      	ittt	ne
 800446c:	6872      	ldrne	r2, [r6, #4]
 800446e:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8004472:	6072      	strne	r2, [r6, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004474:	0719      	lsls	r1, r3, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004476:	bf42      	ittt	mi
 8004478:	6873      	ldrmi	r3, [r6, #4]
 800447a:	f443 5360 	orrmi.w	r3, r3, #14336	; 0x3800
 800447e:	6073      	strmi	r3, [r6, #4]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004480:	68a3      	ldr	r3, [r4, #8]
 8004482:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8004486:	d012      	beq.n	80044ae <HAL_RCC_ClockConfig+0x116>
 8004488:	f023 0220 	bic.w	r2, r3, #32
 800448c:	2a90      	cmp	r2, #144	; 0x90
 800448e:	d00e      	beq.n	80044ae <HAL_RCC_ClockConfig+0x116>
 8004490:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004494:	2aa0      	cmp	r2, #160	; 0xa0
 8004496:	d00a      	beq.n	80044ae <HAL_RCC_ClockConfig+0x116>
 8004498:	f023 0210 	bic.w	r2, r3, #16
 800449c:	2ac0      	cmp	r2, #192	; 0xc0
 800449e:	d006      	beq.n	80044ae <HAL_RCC_ClockConfig+0x116>
 80044a0:	2bf0      	cmp	r3, #240	; 0xf0
 80044a2:	d004      	beq.n	80044ae <HAL_RCC_ClockConfig+0x116>
 80044a4:	f240 315f 	movw	r1, #863	; 0x35f
 80044a8:	482f      	ldr	r0, [pc, #188]	; (8004568 <HAL_RCC_ClockConfig+0x1d0>)
 80044aa:	f7fd f85e 	bl	800156a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044ae:	6873      	ldr	r3, [r6, #4]
 80044b0:	68a2      	ldr	r2, [r4, #8]
 80044b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044b6:	4313      	orrs	r3, r2
 80044b8:	6073      	str	r3, [r6, #4]
 80044ba:	e78d      	b.n	80043d8 <HAL_RCC_ClockConfig+0x40>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80044bc:	6863      	ldr	r3, [r4, #4]
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d904      	bls.n	80044cc <HAL_RCC_ClockConfig+0x134>
 80044c2:	f240 3166 	movw	r1, #870	; 0x366
 80044c6:	4828      	ldr	r0, [pc, #160]	; (8004568 <HAL_RCC_ClockConfig+0x1d0>)
 80044c8:	f7fd f84f 	bl	800156a <assert_failed>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044cc:	6862      	ldr	r2, [r4, #4]
 80044ce:	4e28      	ldr	r6, [pc, #160]	; (8004570 <HAL_RCC_ClockConfig+0x1d8>)
 80044d0:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d2:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044d4:	d11c      	bne.n	8004510 <HAL_RCC_ClockConfig+0x178>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044da:	f43f af62 	beq.w	80043a2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044de:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044e0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044e4:	f023 0303 	bic.w	r3, r3, #3
 80044e8:	4313      	orrs	r3, r2
 80044ea:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80044ec:	f7fd fd04 	bl	8001ef8 <HAL_GetTick>
 80044f0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f2:	6873      	ldr	r3, [r6, #4]
 80044f4:	6862      	ldr	r2, [r4, #4]
 80044f6:	f003 030c 	and.w	r3, r3, #12
 80044fa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80044fe:	f43f af6e 	beq.w	80043de <HAL_RCC_ClockConfig+0x46>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004502:	f7fd fcf9 	bl	8001ef8 <HAL_GetTick>
 8004506:	1bc0      	subs	r0, r0, r7
 8004508:	4540      	cmp	r0, r8
 800450a:	d9f2      	bls.n	80044f2 <HAL_RCC_ClockConfig+0x15a>
        return HAL_TIMEOUT;
 800450c:	2003      	movs	r0, #3
 800450e:	e749      	b.n	80043a4 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004510:	2a02      	cmp	r2, #2
 8004512:	d102      	bne.n	800451a <HAL_RCC_ClockConfig+0x182>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004514:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004518:	e7df      	b.n	80044da <HAL_RCC_ClockConfig+0x142>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800451a:	f013 0f02 	tst.w	r3, #2
 800451e:	e7dc      	b.n	80044da <HAL_RCC_ClockConfig+0x142>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004520:	6813      	ldr	r3, [r2, #0]
 8004522:	f023 0307 	bic.w	r3, r3, #7
 8004526:	432b      	orrs	r3, r5
 8004528:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800452a:	6813      	ldr	r3, [r2, #0]
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	42ab      	cmp	r3, r5
 8004532:	f47f af36 	bne.w	80043a2 <HAL_RCC_ClockConfig+0xa>
 8004536:	e759      	b.n	80043ec <HAL_RCC_ClockConfig+0x54>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004538:	68e3      	ldr	r3, [r4, #12]
 800453a:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800453e:	d00c      	beq.n	800455a <HAL_RCC_ClockConfig+0x1c2>
 8004540:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004544:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8004548:	d007      	beq.n	800455a <HAL_RCC_ClockConfig+0x1c2>
 800454a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800454e:	d004      	beq.n	800455a <HAL_RCC_ClockConfig+0x1c2>
 8004550:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8004554:	4804      	ldr	r0, [pc, #16]	; (8004568 <HAL_RCC_ClockConfig+0x1d0>)
 8004556:	f7fd f808 	bl	800156a <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800455a:	686b      	ldr	r3, [r5, #4]
 800455c:	68e2      	ldr	r2, [r4, #12]
 800455e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004562:	4313      	orrs	r3, r2
 8004564:	606b      	str	r3, [r5, #4]
 8004566:	e747      	b.n	80043f8 <HAL_RCC_ClockConfig+0x60>
 8004568:	08005e30 	.word	0x08005e30
 800456c:	40022000 	.word	0x40022000
 8004570:	40021000 	.word	0x40021000
 8004574:	08005cfc 	.word	0x08005cfc
 8004578:	20000110 	.word	0x20000110
 800457c:	20000118 	.word	0x20000118

08004580 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004580:	4b04      	ldr	r3, [pc, #16]	; (8004594 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004582:	4a05      	ldr	r2, [pc, #20]	; (8004598 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800458a:	5cd3      	ldrb	r3, [r2, r3]
 800458c:	4a03      	ldr	r2, [pc, #12]	; (800459c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800458e:	6810      	ldr	r0, [r2, #0]
}
 8004590:	40d8      	lsrs	r0, r3
 8004592:	4770      	bx	lr
 8004594:	40021000 	.word	0x40021000
 8004598:	08005d0c 	.word	0x08005d0c
 800459c:	20000110 	.word	0x20000110

080045a0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045a0:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80045a2:	4a05      	ldr	r2, [pc, #20]	; (80045b8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80045aa:	5cd3      	ldrb	r3, [r2, r3]
 80045ac:	4a03      	ldr	r2, [pc, #12]	; (80045bc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80045ae:	6810      	ldr	r0, [r2, #0]
}
 80045b0:	40d8      	lsrs	r0, r3
 80045b2:	4770      	bx	lr
 80045b4:	40021000 	.word	0x40021000
 80045b8:	08005d0c 	.word	0x08005d0c
 80045bc:	20000110 	.word	0x20000110

080045c0 <HAL_RCCEx_PeriphCLKConfig>:
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80045c0:	6803      	ldr	r3, [r0, #0]
{
 80045c2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80045c6:	f013 0f13 	tst.w	r3, #19
{
 80045ca:	4605      	mov	r5, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80045cc:	d103      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x16>
 80045ce:	216c      	movs	r1, #108	; 0x6c
 80045d0:	4845      	ldr	r0, [pc, #276]	; (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80045d2:	f7fc ffca 	bl	800156a <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80045d6:	682b      	ldr	r3, [r5, #0]
 80045d8:	07d9      	lsls	r1, r3, #31
 80045da:	d528      	bpl.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80045dc:	686b      	ldr	r3, [r5, #4]
 80045de:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80045e2:	d003      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x2c>
 80045e4:	2172      	movs	r1, #114	; 0x72
 80045e6:	4840      	ldr	r0, [pc, #256]	; (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80045e8:	f7fc ffbf 	bl	800156a <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045ec:	4c3f      	ldr	r4, [pc, #252]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80045ee:	69e3      	ldr	r3, [r4, #28]
 80045f0:	00da      	lsls	r2, r3, #3
 80045f2:	d444      	bmi.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80045f4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80045f6:	69e3      	ldr	r3, [r4, #28]
 80045f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045fc:	61e3      	str	r3, [r4, #28]
 80045fe:	69e3      	ldr	r3, [r4, #28]
 8004600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004604:	9301      	str	r3, [sp, #4]
 8004606:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004608:	4e39      	ldr	r6, [pc, #228]	; (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800460a:	6833      	ldr	r3, [r6, #0]
 800460c:	05db      	lsls	r3, r3, #23
 800460e:	d538      	bpl.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004610:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004612:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004616:	d148      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0xea>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004618:	6a23      	ldr	r3, [r4, #32]
 800461a:	686a      	ldr	r2, [r5, #4]
 800461c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004620:	4313      	orrs	r3, r2
 8004622:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004624:	b11f      	cbz	r7, 800462e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004626:	69e3      	ldr	r3, [r4, #28]
 8004628:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800462c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800462e:	682b      	ldr	r3, [r5, #0]
 8004630:	079b      	lsls	r3, r3, #30
 8004632:	d50e      	bpl.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8004634:	68ab      	ldr	r3, [r5, #8]
 8004636:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 800463a:	d003      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x84>
 800463c:	21b9      	movs	r1, #185	; 0xb9
 800463e:	482a      	ldr	r0, [pc, #168]	; (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004640:	f7fc ff93 	bl	800156a <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004644:	4a29      	ldr	r2, [pc, #164]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8004646:	68a9      	ldr	r1, [r5, #8]
 8004648:	6853      	ldr	r3, [r2, #4]
 800464a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800464e:	430b      	orrs	r3, r1
 8004650:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004652:	6828      	ldr	r0, [r5, #0]
 8004654:	f010 0010 	ands.w	r0, r0, #16
 8004658:	d024      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 800465a:	68eb      	ldr	r3, [r5, #12]
 800465c:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8004660:	d004      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004662:	f240 1115 	movw	r1, #277	; 0x115
 8004666:	4820      	ldr	r0, [pc, #128]	; (80046e8 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004668:	f7fc ff7f 	bl	800156a <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800466c:	4a1f      	ldr	r2, [pc, #124]	; (80046ec <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800466e:	68e9      	ldr	r1, [r5, #12]
 8004670:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004672:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004674:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004678:	430b      	orrs	r3, r1
 800467a:	6053      	str	r3, [r2, #4]
 800467c:	e012      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    FlagStatus       pwrclkchanged = RESET;
 800467e:	2700      	movs	r7, #0
 8004680:	e7c2      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x48>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004682:	6833      	ldr	r3, [r6, #0]
 8004684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004688:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800468a:	f7fd fc35 	bl	8001ef8 <HAL_GetTick>
 800468e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004690:	6833      	ldr	r3, [r6, #0]
 8004692:	05d8      	lsls	r0, r3, #23
 8004694:	d4bc      	bmi.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x50>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004696:	f7fd fc2f 	bl	8001ef8 <HAL_GetTick>
 800469a:	eba0 0008 	sub.w	r0, r0, r8
 800469e:	2864      	cmp	r0, #100	; 0x64
 80046a0:	d9f6      	bls.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xd0>
          return HAL_TIMEOUT;
 80046a2:	2003      	movs	r0, #3
}
 80046a4:	b002      	add	sp, #8
 80046a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046aa:	686a      	ldr	r2, [r5, #4]
 80046ac:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d0b1      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_BACKUPRESET_FORCE();
 80046b4:	2001      	movs	r0, #1
 80046b6:	4a0f      	ldr	r2, [pc, #60]	; (80046f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046b8:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80046ba:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046bc:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046c2:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80046c4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046c6:	07d9      	lsls	r1, r3, #31
 80046c8:	d5a6      	bpl.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x58>
        tickstart = HAL_GetTick();
 80046ca:	f7fd fc15 	bl	8001ef8 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80046d2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046d4:	6a23      	ldr	r3, [r4, #32]
 80046d6:	079a      	lsls	r2, r3, #30
 80046d8:	d49e      	bmi.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x58>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046da:	f7fd fc0d 	bl	8001ef8 <HAL_GetTick>
 80046de:	1b80      	subs	r0, r0, r6
 80046e0:	4540      	cmp	r0, r8
 80046e2:	d9f7      	bls.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80046e4:	e7dd      	b.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80046e6:	bf00      	nop
 80046e8:	08005e68 	.word	0x08005e68
 80046ec:	40021000 	.word	0x40021000
 80046f0:	40007000 	.word	0x40007000
 80046f4:	42420440 	.word	0x42420440

080046f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80046f8:	b570      	push	{r4, r5, r6, lr}
 80046fa:	4604      	mov	r4, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80046fc:	4b38      	ldr	r3, [pc, #224]	; (80047e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
{
 80046fe:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004700:	ad02      	add	r5, sp, #8
 8004702:	f103 0610 	add.w	r6, r3, #16
 8004706:	462a      	mov	r2, r5
 8004708:	6818      	ldr	r0, [r3, #0]
 800470a:	6859      	ldr	r1, [r3, #4]
 800470c:	3308      	adds	r3, #8
 800470e:	c203      	stmia	r2!, {r0, r1}
 8004710:	42b3      	cmp	r3, r6
 8004712:	4615      	mov	r5, r2
 8004714:	d1f7      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0xe>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004716:	f240 2301 	movw	r3, #513	; 0x201
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 800471a:	f014 0f13 	tst.w	r4, #19
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800471e:	f8ad 3004 	strh.w	r3, [sp, #4]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8004722:	d104      	bne.n	800472e <HAL_RCCEx_GetPeriphCLKFreq+0x36>
 8004724:	f44f 71cb 	mov.w	r1, #406	; 0x196
 8004728:	482e      	ldr	r0, [pc, #184]	; (80047e4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 800472a:	f7fc ff1e 	bl	800156a <assert_failed>

  switch (PeriphClk)
 800472e:	2c02      	cmp	r4, #2
 8004730:	d047      	beq.n	80047c2 <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8004732:	2c10      	cmp	r4, #16
 8004734:	d017      	beq.n	8004766 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
 8004736:	2c01      	cmp	r4, #1
 8004738:	d14f      	bne.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800473a:	f240 3102 	movw	r1, #770	; 0x302
      temp_reg = RCC->BDCR;
 800473e:	4a2a      	ldr	r2, [pc, #168]	; (80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 8004740:	6a13      	ldr	r3, [r2, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004742:	4019      	ands	r1, r3
 8004744:	f5b1 7f81 	cmp.w	r1, #258	; 0x102
 8004748:	d044      	beq.n	80047d4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800474a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800474e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004752:	d12d      	bne.n	80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
      {
        frequency = LSI_VALUE;
 8004754:	f649 4040 	movw	r0, #40000	; 0x9c40
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004758:	6a53      	ldr	r3, [r2, #36]	; 0x24
        frequency = LSI_VALUE;
 800475a:	f013 0f02 	tst.w	r3, #2
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
      {
        frequency = HSE_VALUE / 128U;
 800475e:	bf08      	it	eq
 8004760:	2000      	moveq	r0, #0
    {
      break;
    }
  }
  return (frequency);
}
 8004762:	b006      	add	sp, #24
 8004764:	bd70      	pop	{r4, r5, r6, pc}
      temp_reg = RCC->CFGR;
 8004766:	4b20      	ldr	r3, [pc, #128]	; (80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 8004768:	6859      	ldr	r1, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800476a:	6818      	ldr	r0, [r3, #0]
 800476c:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8004770:	d0f7      	beq.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004772:	f3c1 4283 	ubfx	r2, r1, #18, #4
 8004776:	a806      	add	r0, sp, #24
 8004778:	4402      	add	r2, r0
 800477a:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800477e:	03ca      	lsls	r2, r1, #15
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004780:	bf41      	itttt	mi
 8004782:	685a      	ldrmi	r2, [r3, #4]
 8004784:	a906      	addmi	r1, sp, #24
 8004786:	f3c2 4240 	ubfxmi	r2, r2, #17, #1
 800478a:	1852      	addmi	r2, r2, r1
 800478c:	bf44      	itt	mi
 800478e:	f812 1c14 	ldrbmi.w	r1, [r2, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004792:	4a16      	ldrmi	r2, [pc, #88]	; (80047ec <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004794:	685b      	ldr	r3, [r3, #4]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004796:	bf4c      	ite	mi
 8004798:	fbb2 f2f1 	udivmi	r2, r2, r1
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800479c:	4a14      	ldrpl	r2, [pc, #80]	; (80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800479e:	025b      	lsls	r3, r3, #9
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047a0:	fb02 f000 	mul.w	r0, r2, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80047a4:	d4dd      	bmi.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          frequency = (pllclk * 2) / 3;
 80047a6:	2303      	movs	r3, #3
 80047a8:	0040      	lsls	r0, r0, #1
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80047aa:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80047ae:	e7d8      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80047b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047b4:	d111      	bne.n	80047da <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 80047b6:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 128U;
 80047b8:	f24f 4024 	movw	r0, #62500	; 0xf424
 80047bc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80047c0:	e7cd      	b.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0x66>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80047c2:	f7ff feed 	bl	80045a0 <HAL_RCC_GetPCLK2Freq>
 80047c6:	4b08      	ldr	r3, [pc, #32]	; (80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f3c3 3381 	ubfx	r3, r3, #14, #2
 80047ce:	3301      	adds	r3, #1
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	e7ea      	b.n	80047aa <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
        frequency = LSE_VALUE;
 80047d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80047d8:	e7c3      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
  uint32_t temp_reg = 0U, frequency = 0U;
 80047da:	2000      	movs	r0, #0
 80047dc:	e7c1      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 80047de:	bf00      	nop
 80047e0:	08005c20 	.word	0x08005c20
 80047e4:	08005e68 	.word	0x08005e68
 80047e8:	40021000 	.word	0x40021000
 80047ec:	007a1200 	.word	0x007a1200
 80047f0:	003d0900 	.word	0x003d0900

080047f4 <RTC_ReadTimeCounter>:
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
  uint32_t timecounter = 0U;

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80047f4:	6803      	ldr	r3, [r0, #0]
{
 80047f6:	b530      	push	{r4, r5, lr}
  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80047f8:	699a      	ldr	r2, [r3, #24]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80047fa:	69d8      	ldr	r0, [r3, #28]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80047fc:	6999      	ldr	r1, [r3, #24]

  if (high1 != high2)
 80047fe:	b295      	uxth	r5, r2
 8004800:	b28c      	uxth	r4, r1
 8004802:	42a5      	cmp	r5, r4
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004804:	bf17      	itett	ne
 8004806:	69d8      	ldrne	r0, [r3, #28]
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004808:	b280      	uxtheq	r0, r0
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800480a:	b280      	uxthne	r0, r0
 800480c:	ea40 4001 	orrne.w	r0, r0, r1, lsl #16
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004810:	bf08      	it	eq
 8004812:	ea40 4002 	orreq.w	r0, r0, r2, lsl #16
  }

  return timecounter;
}
 8004816:	bd30      	pop	{r4, r5, pc}

08004818 <RTC_ReadAlarmCounter>:
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
  uint16_t high1 = 0U, low = 0U;

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004818:	6803      	ldr	r3, [r0, #0]
 800481a:	6a18      	ldr	r0, [r3, #32]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800481c:	6a5b      	ldr	r3, [r3, #36]	; 0x24

  return (((uint32_t) high1 << 16U) | low);
 800481e:	b29b      	uxth	r3, r3
}
 8004820:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8004824:	4770      	bx	lr

08004826 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8004826:	2300      	movs	r3, #0

  while (Value >= 10U)
 8004828:	2809      	cmp	r0, #9
 800482a:	d803      	bhi.n	8004834 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800482c:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8004830:	b2c0      	uxtb	r0, r0
 8004832:	4770      	bx	lr
    Value -= 10U;
 8004834:	380a      	subs	r0, #10
    bcdhigh++;
 8004836:	3301      	adds	r3, #1
    Value -= 10U;
 8004838:	b2c0      	uxtb	r0, r0
 800483a:	e7f5      	b.n	8004828 <RTC_ByteToBcd2+0x2>

0800483c <RTC_Bcd2ToByte>:
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
  return (tmp + (Value & (uint8_t)0x0F));
 800483c:	220a      	movs	r2, #10
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800483e:	0903      	lsrs	r3, r0, #4
  return (tmp + (Value & (uint8_t)0x0F));
 8004840:	f000 000f 	and.w	r0, r0, #15
 8004844:	fb02 0003 	mla	r0, r2, r3, r0
}
 8004848:	b2c0      	uxtb	r0, r0
 800484a:	4770      	bx	lr

0800484c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800484c:	b530      	push	{r4, r5, lr}
 800484e:	2517      	movs	r5, #23
 8004850:	2309      	movs	r3, #9
 8004852:	434d      	muls	r5, r1
  uint32_t year = 0U, weekday = 0U;

  year = 2000U + nYear;

  if (nMonth < 3U)
 8004854:	2902      	cmp	r1, #2
  year = 2000U + nYear;
 8004856:	f500 64fa 	add.w	r4, r0, #2000	; 0x7d0
 800485a:	fbb5 f5f3 	udiv	r5, r5, r3
  if (nMonth < 3U)
 800485e:	d817      	bhi.n	8004890 <RTC_WeekDayNum+0x44>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004860:	3204      	adds	r2, #4
 8004862:	f200 73cf 	addw	r3, r0, #1999	; 0x7cf
 8004866:	1910      	adds	r0, r2, r4
 8004868:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800486c:	fbb3 f2f2 	udiv	r2, r3, r2
 8004870:	4428      	add	r0, r5
 8004872:	eb00 0093 	add.w	r0, r0, r3, lsr #2
 8004876:	4410      	add	r0, r2
 8004878:	2264      	movs	r2, #100	; 0x64
 800487a:	fbb3 f3f2 	udiv	r3, r3, r2
 800487e:	1ac0      	subs	r0, r0, r3
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004880:	2307      	movs	r3, #7
 8004882:	fbb0 f3f3 	udiv	r3, r0, r3
 8004886:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800488a:	1ac0      	subs	r0, r0, r3
  }

  return (uint8_t)weekday;
}
 800488c:	b2c0      	uxtb	r0, r0
 800488e:	bd30      	pop	{r4, r5, pc}
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004890:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004894:	1c90      	adds	r0, r2, #2
 8004896:	2264      	movs	r2, #100	; 0x64
 8004898:	4420      	add	r0, r4
 800489a:	fbb4 f3f3 	udiv	r3, r4, r3
 800489e:	4428      	add	r0, r5
 80048a0:	eb00 0094 	add.w	r0, r0, r4, lsr #2
 80048a4:	fbb4 f4f2 	udiv	r4, r4, r2
 80048a8:	4418      	add	r0, r3
 80048aa:	1b00      	subs	r0, r0, r4
 80048ac:	e7e8      	b.n	8004880 <RTC_WeekDayNum+0x34>

080048ae <RTC_EnterInitMode>:
{
 80048ae:	b538      	push	{r3, r4, r5, lr}
 80048b0:	4604      	mov	r4, r0
  tickstart = HAL_GetTick();
 80048b2:	f7fd fb21 	bl	8001ef8 <HAL_GetTick>
 80048b6:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80048b8:	6823      	ldr	r3, [r4, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	0692      	lsls	r2, r2, #26
 80048be:	d505      	bpl.n	80048cc <RTC_EnterInitMode+0x1e>
  return HAL_OK;
 80048c0:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	f042 0210 	orr.w	r2, r2, #16
 80048c8:	605a      	str	r2, [r3, #4]
}
 80048ca:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80048cc:	f7fd fb14 	bl	8001ef8 <HAL_GetTick>
 80048d0:	1b40      	subs	r0, r0, r5
 80048d2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80048d6:	d9ef      	bls.n	80048b8 <RTC_EnterInitMode+0xa>
      return HAL_TIMEOUT;
 80048d8:	2003      	movs	r0, #3
 80048da:	e7f6      	b.n	80048ca <RTC_EnterInitMode+0x1c>

080048dc <RTC_ExitInitMode>:
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048dc:	6802      	ldr	r2, [r0, #0]
{
 80048de:	b538      	push	{r3, r4, r5, lr}
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048e0:	6853      	ldr	r3, [r2, #4]
{
 80048e2:	4604      	mov	r4, r0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048e4:	f023 0310 	bic.w	r3, r3, #16
 80048e8:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 80048ea:	f7fd fb05 	bl	8001ef8 <HAL_GetTick>
 80048ee:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	069b      	lsls	r3, r3, #26
 80048f6:	d501      	bpl.n	80048fc <RTC_ExitInitMode+0x20>
  return HAL_OK;
 80048f8:	2000      	movs	r0, #0
}
 80048fa:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80048fc:	f7fd fafc 	bl	8001ef8 <HAL_GetTick>
 8004900:	1b40      	subs	r0, r0, r5
 8004902:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004906:	d9f3      	bls.n	80048f0 <RTC_ExitInitMode+0x14>
      return HAL_TIMEOUT;
 8004908:	2003      	movs	r0, #3
 800490a:	e7f6      	b.n	80048fa <RTC_ExitInitMode+0x1e>

0800490c <RTC_WriteTimeCounter>:
{
 800490c:	b538      	push	{r3, r4, r5, lr}
 800490e:	4605      	mov	r5, r0
 8004910:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004912:	f7ff ffcc 	bl	80048ae <RTC_EnterInitMode>
 8004916:	b958      	cbnz	r0, 8004930 <RTC_WriteTimeCounter+0x24>
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004918:	682b      	ldr	r3, [r5, #0]
 800491a:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800491c:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800491e:	619a      	str	r2, [r3, #24]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004920:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004922:	61dc      	str	r4, [r3, #28]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004924:	f7ff ffda 	bl	80048dc <RTC_ExitInitMode>
    status = HAL_ERROR;
 8004928:	3000      	adds	r0, #0
 800492a:	bf18      	it	ne
 800492c:	2001      	movne	r0, #1
}
 800492e:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8004930:	2001      	movs	r0, #1
 8004932:	e7fc      	b.n	800492e <RTC_WriteTimeCounter+0x22>

08004934 <RTC_WriteAlarmCounter>:
{
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	4605      	mov	r5, r0
 8004938:	460c      	mov	r4, r1
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800493a:	f7ff ffb8 	bl	80048ae <RTC_EnterInitMode>
 800493e:	b958      	cbnz	r0, 8004958 <RTC_WriteAlarmCounter+0x24>
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004940:	682b      	ldr	r3, [r5, #0]
 8004942:	0c22      	lsrs	r2, r4, #16
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004944:	b2a4      	uxth	r4, r4
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004946:	621a      	str	r2, [r3, #32]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004948:	4628      	mov	r0, r5
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800494a:	625c      	str	r4, [r3, #36]	; 0x24
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800494c:	f7ff ffc6 	bl	80048dc <RTC_ExitInitMode>
    status = HAL_ERROR;
 8004950:	3000      	adds	r0, #0
 8004952:	bf18      	it	ne
 8004954:	2001      	movne	r0, #1
}
 8004956:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8004958:	2001      	movs	r0, #1
 800495a:	e7fc      	b.n	8004956 <RTC_WriteAlarmCounter+0x22>

0800495c <HAL_RTC_SetTime>:
{
 800495c:	b570      	push	{r4, r5, r6, lr}
 800495e:	460d      	mov	r5, r1
 8004960:	4616      	mov	r6, r2
  if ((hrtc == NULL) || (sTime == NULL))
 8004962:	4604      	mov	r4, r0
 8004964:	2800      	cmp	r0, #0
 8004966:	d03d      	beq.n	80049e4 <HAL_RTC_SetTime+0x88>
 8004968:	2900      	cmp	r1, #0
 800496a:	d03b      	beq.n	80049e4 <HAL_RTC_SetTime+0x88>
  assert_param(IS_RTC_FORMAT(Format));
 800496c:	2a01      	cmp	r2, #1
 800496e:	d904      	bls.n	800497a <HAL_RTC_SetTime+0x1e>
 8004970:	f240 21ca 	movw	r1, #714	; 0x2ca
 8004974:	4843      	ldr	r0, [pc, #268]	; (8004a84 <HAL_RTC_SetTime+0x128>)
 8004976:	f7fc fdf8 	bl	800156a <assert_failed>
  __HAL_LOCK(hrtc);
 800497a:	7c23      	ldrb	r3, [r4, #16]
 800497c:	2b01      	cmp	r3, #1
 800497e:	f04f 0302 	mov.w	r3, #2
 8004982:	d07d      	beq.n	8004a80 <HAL_RTC_SetTime+0x124>
 8004984:	2201      	movs	r2, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004986:	7463      	strb	r3, [r4, #17]
  __HAL_LOCK(hrtc);
 8004988:	7422      	strb	r2, [r4, #16]
 800498a:	7828      	ldrb	r0, [r5, #0]
  if (Format == RTC_FORMAT_BIN)
 800498c:	bb66      	cbnz	r6, 80049e8 <HAL_RTC_SetTime+0x8c>
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 800498e:	2817      	cmp	r0, #23
 8004990:	d904      	bls.n	800499c <HAL_RTC_SetTime+0x40>
 8004992:	f240 21d3 	movw	r1, #723	; 0x2d3
 8004996:	483b      	ldr	r0, [pc, #236]	; (8004a84 <HAL_RTC_SetTime+0x128>)
 8004998:	f7fc fde7 	bl	800156a <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 800499c:	786b      	ldrb	r3, [r5, #1]
 800499e:	2b3b      	cmp	r3, #59	; 0x3b
 80049a0:	d904      	bls.n	80049ac <HAL_RTC_SetTime+0x50>
 80049a2:	f44f 7135 	mov.w	r1, #724	; 0x2d4
 80049a6:	4837      	ldr	r0, [pc, #220]	; (8004a84 <HAL_RTC_SetTime+0x128>)
 80049a8:	f7fc fddf 	bl	800156a <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 80049ac:	78ab      	ldrb	r3, [r5, #2]
 80049ae:	2b3b      	cmp	r3, #59	; 0x3b
 80049b0:	d904      	bls.n	80049bc <HAL_RTC_SetTime+0x60>
 80049b2:	f240 21d5 	movw	r1, #725	; 0x2d5
 80049b6:	4833      	ldr	r0, [pc, #204]	; (8004a84 <HAL_RTC_SetTime+0x128>)
 80049b8:	f7fc fdd7 	bl	800156a <assert_failed>
                              ((uint32_t)sTime->Minutes * 60U) + \
 80049bc:	203c      	movs	r0, #60	; 0x3c
 80049be:	786b      	ldrb	r3, [r5, #1]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80049c0:	782e      	ldrb	r6, [r5, #0]
                              ((uint32_t)sTime->Minutes * 60U) + \
 80049c2:	4358      	muls	r0, r3
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80049c4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80049c8:	fb03 0606 	mla	r6, r3, r6, r0
                              ((uint32_t)sTime->Seconds));
 80049cc:	78a8      	ldrb	r0, [r5, #2]
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80049ce:	4406      	add	r6, r0
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80049d0:	4631      	mov	r1, r6
 80049d2:	4620      	mov	r0, r4
 80049d4:	f7ff ff9a 	bl	800490c <RTC_WriteTimeCounter>
 80049d8:	4605      	mov	r5, r0
 80049da:	b398      	cbz	r0, 8004a44 <HAL_RTC_SetTime+0xe8>
    hrtc->State = HAL_RTC_STATE_ERROR;
 80049dc:	2304      	movs	r3, #4
 80049de:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 80049e0:	2300      	movs	r3, #0
 80049e2:	7423      	strb	r3, [r4, #16]
    return HAL_ERROR;
 80049e4:	2501      	movs	r5, #1
 80049e6:	e049      	b.n	8004a7c <HAL_RTC_SetTime+0x120>
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 80049e8:	f7ff ff28 	bl	800483c <RTC_Bcd2ToByte>
 80049ec:	2817      	cmp	r0, #23
 80049ee:	d904      	bls.n	80049fa <HAL_RTC_SetTime+0x9e>
 80049f0:	f240 21dd 	movw	r1, #733	; 0x2dd
 80049f4:	4823      	ldr	r0, [pc, #140]	; (8004a84 <HAL_RTC_SetTime+0x128>)
 80049f6:	f7fc fdb8 	bl	800156a <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 80049fa:	7868      	ldrb	r0, [r5, #1]
 80049fc:	f7ff ff1e 	bl	800483c <RTC_Bcd2ToByte>
 8004a00:	283b      	cmp	r0, #59	; 0x3b
 8004a02:	d904      	bls.n	8004a0e <HAL_RTC_SetTime+0xb2>
 8004a04:	f240 21de 	movw	r1, #734	; 0x2de
 8004a08:	481e      	ldr	r0, [pc, #120]	; (8004a84 <HAL_RTC_SetTime+0x128>)
 8004a0a:	f7fc fdae 	bl	800156a <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8004a0e:	78a8      	ldrb	r0, [r5, #2]
 8004a10:	f7ff ff14 	bl	800483c <RTC_Bcd2ToByte>
 8004a14:	283b      	cmp	r0, #59	; 0x3b
 8004a16:	d904      	bls.n	8004a22 <HAL_RTC_SetTime+0xc6>
 8004a18:	f240 21df 	movw	r1, #735	; 0x2df
 8004a1c:	4819      	ldr	r0, [pc, #100]	; (8004a84 <HAL_RTC_SetTime+0x128>)
 8004a1e:	f7fc fda4 	bl	800156a <assert_failed>
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004a22:	7828      	ldrb	r0, [r5, #0]
 8004a24:	f7ff ff0a 	bl	800483c <RTC_Bcd2ToByte>
 8004a28:	4606      	mov	r6, r0
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004a2a:	7868      	ldrb	r0, [r5, #1]
 8004a2c:	f7ff ff06 	bl	800483c <RTC_Bcd2ToByte>
 8004a30:	233c      	movs	r3, #60	; 0x3c
 8004a32:	4358      	muls	r0, r3
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004a34:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004a38:	fb03 0606 	mla	r6, r3, r6, r0
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8004a3c:	78a8      	ldrb	r0, [r5, #2]
 8004a3e:	f7ff fefd 	bl	800483c <RTC_Bcd2ToByte>
 8004a42:	e7c4      	b.n	80049ce <HAL_RTC_SetTime+0x72>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004a44:	6822      	ldr	r2, [r4, #0]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004a46:	4620      	mov	r0, r4
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004a48:	6853      	ldr	r3, [r2, #4]
 8004a4a:	f023 0305 	bic.w	r3, r3, #5
 8004a4e:	6053      	str	r3, [r2, #4]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004a50:	f7ff fee2 	bl	8004818 <RTC_ReadAlarmCounter>
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004a54:	1c43      	adds	r3, r0, #1
 8004a56:	d00d      	beq.n	8004a74 <HAL_RTC_SetTime+0x118>
      if (counter_alarm < counter_time)
 8004a58:	4286      	cmp	r6, r0
 8004a5a:	d90b      	bls.n	8004a74 <HAL_RTC_SetTime+0x118>
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004a5c:	f500 31a8 	add.w	r1, r0, #86016	; 0x15000
 8004a60:	f501 71c0 	add.w	r1, r1, #384	; 0x180
 8004a64:	4620      	mov	r0, r4
 8004a66:	f7ff ff65 	bl	8004934 <RTC_WriteAlarmCounter>
 8004a6a:	b118      	cbz	r0, 8004a74 <HAL_RTC_SetTime+0x118>
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004a6c:	2304      	movs	r3, #4
          __HAL_UNLOCK(hrtc);
 8004a6e:	7425      	strb	r5, [r4, #16]
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004a70:	7463      	strb	r3, [r4, #17]
 8004a72:	e7b7      	b.n	80049e4 <HAL_RTC_SetTime+0x88>
    hrtc->State = HAL_RTC_STATE_READY;
 8004a74:	2301      	movs	r3, #1
 8004a76:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 8004a78:	2300      	movs	r3, #0
 8004a7a:	7423      	strb	r3, [r4, #16]
}
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hrtc);
 8004a80:	461d      	mov	r5, r3
 8004a82:	e7fb      	b.n	8004a7c <HAL_RTC_SetTime+0x120>
 8004a84:	08005ea3 	.word	0x08005ea3

08004a88 <HAL_RTC_GetTime>:
{
 8004a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a8c:	460d      	mov	r5, r1
 8004a8e:	4690      	mov	r8, r2
  if ((hrtc == NULL) || (sTime == NULL))
 8004a90:	4604      	mov	r4, r0
 8004a92:	b910      	cbnz	r0, 8004a9a <HAL_RTC_GetTime+0x12>
    return HAL_ERROR;
 8004a94:	2001      	movs	r0, #1
}
 8004a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hrtc == NULL) || (sTime == NULL))
 8004a9a:	2900      	cmp	r1, #0
 8004a9c:	d0fa      	beq.n	8004a94 <HAL_RTC_GetTime+0xc>
  assert_param(IS_RTC_FORMAT(Format));
 8004a9e:	2a01      	cmp	r2, #1
 8004aa0:	d904      	bls.n	8004aac <HAL_RTC_GetTime+0x24>
 8004aa2:	f240 312d 	movw	r1, #813	; 0x32d
 8004aa6:	4856      	ldr	r0, [pc, #344]	; (8004c00 <HAL_RTC_GetTime+0x178>)
 8004aa8:	f7fc fd5f 	bl	800156a <assert_failed>
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004aac:	6823      	ldr	r3, [r4, #0]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	0758      	lsls	r0, r3, #29
 8004ab2:	d4ef      	bmi.n	8004a94 <HAL_RTC_GetTime+0xc>
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f7ff fe9d 	bl	80047f4 <RTC_ReadTimeCounter>
  hours = counter_time / 3600U;
 8004aba:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8004abe:	fbb0 f3f2 	udiv	r3, r0, r2
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004ac2:	4607      	mov	r7, r0
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004ac4:	fb02 0213 	mls	r2, r2, r3, r0
 8004ac8:	203c      	movs	r0, #60	; 0x3c
 8004aca:	fbb2 f1f0 	udiv	r1, r2, r0
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004ace:	fb00 2211 	mls	r2, r0, r1, r2
  if (hours >= 24U)
 8004ad2:	2b17      	cmp	r3, #23
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004ad4:	7069      	strb	r1, [r5, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004ad6:	70aa      	strb	r2, [r5, #2]
  if (hours >= 24U)
 8004ad8:	f240 808d 	bls.w	8004bf6 <HAL_RTC_GetTime+0x16e>
    sTime->Hours = (hours % 24U);
 8004adc:	2118      	movs	r1, #24
 8004ade:	fbb3 f2f1 	udiv	r2, r3, r1
 8004ae2:	fb01 3312 	mls	r3, r1, r2, r3
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004ae6:	4620      	mov	r0, r4
    sTime->Hours = (hours % 24U);
 8004ae8:	702b      	strb	r3, [r5, #0]
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004aea:	f7ff fe95 	bl	8004818 <RTC_ReadAlarmCounter>
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004aee:	1c41      	adds	r1, r0, #1
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004af0:	4606      	mov	r6, r0
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004af2:	d004      	beq.n	8004afe <HAL_RTC_GetTime+0x76>
 8004af4:	4287      	cmp	r7, r0
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004af6:	bf2c      	ite	cs
 8004af8:	f04f 36ff 	movcs.w	r6, #4294967295
      counter_alarm -= counter_time;
 8004afc:	1bc6      	subcc	r6, r0, r7
 8004afe:	4b41      	ldr	r3, [pc, #260]	; (8004c04 <HAL_RTC_GetTime+0x17c>)
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004b00:	4620      	mov	r0, r4
 8004b02:	fbb7 f9f3 	udiv	r9, r7, r3
 8004b06:	fb03 7919 	mls	r9, r3, r9, r7
 8004b0a:	4649      	mov	r1, r9
 8004b0c:	f7ff fefe 	bl	800490c <RTC_WriteTimeCounter>
 8004b10:	2800      	cmp	r0, #0
 8004b12:	d1bf      	bne.n	8004a94 <HAL_RTC_GetTime+0xc>
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004b14:	1c72      	adds	r2, r6, #1
 8004b16:	d02e      	beq.n	8004b76 <HAL_RTC_GetTime+0xee>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004b18:	eb09 0106 	add.w	r1, r9, r6
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004b1c:	4620      	mov	r0, r4
 8004b1e:	f7ff ff09 	bl	8004934 <RTC_WriteAlarmCounter>
 8004b22:	2800      	cmp	r0, #0
 8004b24:	d1b6      	bne.n	8004a94 <HAL_RTC_GetTime+0xc>
    days_elapsed = (hours / 24U);
 8004b26:	4b37      	ldr	r3, [pc, #220]	; (8004c04 <HAL_RTC_GetTime+0x17c>)
  for (loop = 0U; loop < DayElapsed; loop++)
 8004b28:	2600      	movs	r6, #0
    days_elapsed = (hours / 24U);
 8004b2a:	fbb7 f7f3 	udiv	r7, r7, r3
  if ((nYear % 100U) != 0U)
 8004b2e:	f04f 0c64 	mov.w	ip, #100	; 0x64
  if ((nYear % 400U) == 0U)
 8004b32:	f44f 7ec8 	mov.w	lr, #400	; 0x190
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004b36:	f240 29d5 	movw	r9, #725	; 0x2d5
  year = hrtc->DateToUpdate.Year;
 8004b3a:	7be0      	ldrb	r0, [r4, #15]
  month = hrtc->DateToUpdate.Month;
 8004b3c:	7b61      	ldrb	r1, [r4, #13]
  day = hrtc->DateToUpdate.Date;
 8004b3e:	7ba2      	ldrb	r2, [r4, #14]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004b40:	42b7      	cmp	r7, r6
 8004b42:	d81a      	bhi.n	8004b7a <HAL_RTC_GetTime+0xf2>
  hrtc->DateToUpdate.Month = month;
 8004b44:	b2c9      	uxtb	r1, r1
  hrtc->DateToUpdate.Date = day;
 8004b46:	b2d2      	uxtb	r2, r2
  hrtc->DateToUpdate.Year = year;
 8004b48:	73e0      	strb	r0, [r4, #15]
  hrtc->DateToUpdate.Month = month;
 8004b4a:	7361      	strb	r1, [r4, #13]
  hrtc->DateToUpdate.Date = day;
 8004b4c:	73a2      	strb	r2, [r4, #14]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8004b4e:	f7ff fe7d 	bl	800484c <RTC_WeekDayNum>
 8004b52:	7320      	strb	r0, [r4, #12]
  if (Format != RTC_FORMAT_BIN)
 8004b54:	f1b8 0f00 	cmp.w	r8, #0
 8004b58:	d00b      	beq.n	8004b72 <HAL_RTC_GetTime+0xea>
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8004b5a:	7828      	ldrb	r0, [r5, #0]
 8004b5c:	f7ff fe63 	bl	8004826 <RTC_ByteToBcd2>
 8004b60:	7028      	strb	r0, [r5, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8004b62:	7868      	ldrb	r0, [r5, #1]
 8004b64:	f7ff fe5f 	bl	8004826 <RTC_ByteToBcd2>
 8004b68:	7068      	strb	r0, [r5, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8004b6a:	78a8      	ldrb	r0, [r5, #2]
 8004b6c:	f7ff fe5b 	bl	8004826 <RTC_ByteToBcd2>
 8004b70:	70a8      	strb	r0, [r5, #2]
  return HAL_OK;
 8004b72:	2000      	movs	r0, #0
 8004b74:	e78f      	b.n	8004a96 <HAL_RTC_GetTime+0xe>
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004b76:	4631      	mov	r1, r6
 8004b78:	e7d0      	b.n	8004b1c <HAL_RTC_GetTime+0x94>
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8004b7a:	1e4b      	subs	r3, r1, #1
 8004b7c:	2b09      	cmp	r3, #9
 8004b7e:	d80e      	bhi.n	8004b9e <HAL_RTC_GetTime+0x116>
 8004b80:	fa29 f303 	lsr.w	r3, r9, r3
 8004b84:	07db      	lsls	r3, r3, #31
 8004b86:	d438      	bmi.n	8004bfa <HAL_RTC_GetTime+0x172>
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8004b88:	f021 0302 	bic.w	r3, r1, #2
 8004b8c:	2b04      	cmp	r3, #4
 8004b8e:	d001      	beq.n	8004b94 <HAL_RTC_GetTime+0x10c>
 8004b90:	2b09      	cmp	r3, #9
 8004b92:	d10d      	bne.n	8004bb0 <HAL_RTC_GetTime+0x128>
      if (day < 30U)
 8004b94:	2a1d      	cmp	r2, #29
      if (day < 31U)
 8004b96:	d90f      	bls.n	8004bb8 <HAL_RTC_GetTime+0x130>
        month++;
 8004b98:	3101      	adds	r1, #1
        day = 1U;
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	e006      	b.n	8004bac <HAL_RTC_GetTime+0x124>
        (month == 8U) || (month == 10U) || (month == 12U))
 8004b9e:	290c      	cmp	r1, #12
 8004ba0:	d1f2      	bne.n	8004b88 <HAL_RTC_GetTime+0x100>
      if (day < 31U)
 8004ba2:	2a1e      	cmp	r2, #30
 8004ba4:	d908      	bls.n	8004bb8 <HAL_RTC_GetTime+0x130>
          day = 1U;
 8004ba6:	2201      	movs	r2, #1
          month = 1U;
 8004ba8:	4611      	mov	r1, r2
          year++;
 8004baa:	3001      	adds	r0, #1
  for (loop = 0U; loop < DayElapsed; loop++)
 8004bac:	3601      	adds	r6, #1
 8004bae:	e7c7      	b.n	8004b40 <HAL_RTC_GetTime+0xb8>
    else if (month == 2U)
 8004bb0:	2902      	cmp	r1, #2
 8004bb2:	d1fb      	bne.n	8004bac <HAL_RTC_GetTime+0x124>
      if (day < 28U)
 8004bb4:	2a1b      	cmp	r2, #27
 8004bb6:	d801      	bhi.n	8004bbc <HAL_RTC_GetTime+0x134>
        day++;
 8004bb8:	3201      	adds	r2, #1
 8004bba:	e7f7      	b.n	8004bac <HAL_RTC_GetTime+0x124>
      else if (day == 28U)
 8004bbc:	2a1c      	cmp	r2, #28
 8004bbe:	d113      	bne.n	8004be8 <HAL_RTC_GetTime+0x160>
        if (RTC_IsLeapYear(year))
 8004bc0:	b282      	uxth	r2, r0
  if ((nYear % 4U) != 0U)
 8004bc2:	0793      	lsls	r3, r2, #30
 8004bc4:	d112      	bne.n	8004bec <HAL_RTC_GetTime+0x164>
  if ((nYear % 100U) != 0U)
 8004bc6:	fbb2 f3fc 	udiv	r3, r2, ip
 8004bca:	fb0c 2313 	mls	r3, ip, r3, r2
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	b97b      	cbnz	r3, 8004bf2 <HAL_RTC_GetTime+0x16a>
  if ((nYear % 400U) == 0U)
 8004bd2:	fbb2 f3fe 	udiv	r3, r2, lr
 8004bd6:	fb0e 2313 	mls	r3, lr, r3, r2
 8004bda:	b29b      	uxth	r3, r3
          day = 1U;
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bf0e      	itee	eq
 8004be0:	221d      	moveq	r2, #29
 8004be2:	2201      	movne	r2, #1
 8004be4:	2103      	movne	r1, #3
 8004be6:	e7e1      	b.n	8004bac <HAL_RTC_GetTime+0x124>
      else if (day == 29U)
 8004be8:	2a1d      	cmp	r2, #29
 8004bea:	d1df      	bne.n	8004bac <HAL_RTC_GetTime+0x124>
        day = 1U;
 8004bec:	2201      	movs	r2, #1
        month++;
 8004bee:	2103      	movs	r1, #3
 8004bf0:	e7dc      	b.n	8004bac <HAL_RTC_GetTime+0x124>
          day++;
 8004bf2:	221d      	movs	r2, #29
 8004bf4:	e7da      	b.n	8004bac <HAL_RTC_GetTime+0x124>
    sTime->Hours = hours;
 8004bf6:	702b      	strb	r3, [r5, #0]
 8004bf8:	e7ac      	b.n	8004b54 <HAL_RTC_GetTime+0xcc>
      if (day < 31U)
 8004bfa:	2a1e      	cmp	r2, #30
 8004bfc:	e7cb      	b.n	8004b96 <HAL_RTC_GetTime+0x10e>
 8004bfe:	bf00      	nop
 8004c00:	08005ea3 	.word	0x08005ea3
 8004c04:	00015180 	.word	0x00015180

08004c08 <HAL_RTC_SetDate>:
{
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	460d      	mov	r5, r1
 8004c0c:	4616      	mov	r6, r2
  if ((hrtc == NULL) || (sDate == NULL))
 8004c0e:	4604      	mov	r4, r0
 8004c10:	2800      	cmp	r0, #0
 8004c12:	d04f      	beq.n	8004cb4 <HAL_RTC_SetDate+0xac>
 8004c14:	2900      	cmp	r1, #0
 8004c16:	d04d      	beq.n	8004cb4 <HAL_RTC_SetDate+0xac>
  assert_param(IS_RTC_FORMAT(Format));
 8004c18:	2a01      	cmp	r2, #1
 8004c1a:	d904      	bls.n	8004c26 <HAL_RTC_SetDate+0x1e>
 8004c1c:	f44f 7167 	mov.w	r1, #924	; 0x39c
 8004c20:	4848      	ldr	r0, [pc, #288]	; (8004d44 <HAL_RTC_SetDate+0x13c>)
 8004c22:	f7fc fca2 	bl	800156a <assert_failed>
  __HAL_LOCK(hrtc);
 8004c26:	7c23      	ldrb	r3, [r4, #16]
 8004c28:	2002      	movs	r0, #2
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	f000 8089 	beq.w	8004d42 <HAL_RTC_SetDate+0x13a>
 8004c30:	2301      	movs	r3, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c32:	7460      	strb	r0, [r4, #17]
  __HAL_LOCK(hrtc);
 8004c34:	7423      	strb	r3, [r4, #16]
 8004c36:	78e8      	ldrb	r0, [r5, #3]
  if (Format == RTC_FORMAT_BIN)
 8004c38:	2e00      	cmp	r6, #0
 8004c3a:	d13d      	bne.n	8004cb8 <HAL_RTC_SetDate+0xb0>
    assert_param(IS_RTC_YEAR(sDate->Year));
 8004c3c:	2863      	cmp	r0, #99	; 0x63
 8004c3e:	d904      	bls.n	8004c4a <HAL_RTC_SetDate+0x42>
 8004c40:	f240 31a5 	movw	r1, #933	; 0x3a5
 8004c44:	483f      	ldr	r0, [pc, #252]	; (8004d44 <HAL_RTC_SetDate+0x13c>)
 8004c46:	f7fc fc90 	bl	800156a <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8004c4a:	786b      	ldrb	r3, [r5, #1]
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	2b0b      	cmp	r3, #11
 8004c50:	d904      	bls.n	8004c5c <HAL_RTC_SetDate+0x54>
 8004c52:	f240 31a6 	movw	r1, #934	; 0x3a6
 8004c56:	483b      	ldr	r0, [pc, #236]	; (8004d44 <HAL_RTC_SetDate+0x13c>)
 8004c58:	f7fc fc87 	bl	800156a <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 8004c5c:	78ab      	ldrb	r3, [r5, #2]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	2b1e      	cmp	r3, #30
 8004c62:	d904      	bls.n	8004c6e <HAL_RTC_SetDate+0x66>
 8004c64:	f240 31a7 	movw	r1, #935	; 0x3a7
 8004c68:	4836      	ldr	r0, [pc, #216]	; (8004d44 <HAL_RTC_SetDate+0x13c>)
 8004c6a:	f7fc fc7e 	bl	800156a <assert_failed>
    hrtc->DateToUpdate.Year  = sDate->Year;
 8004c6e:	78eb      	ldrb	r3, [r5, #3]
 8004c70:	73e3      	strb	r3, [r4, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8004c72:	786b      	ldrb	r3, [r5, #1]
 8004c74:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8004c76:	78ab      	ldrb	r3, [r5, #2]
 8004c78:	73a3      	strb	r3, [r4, #14]
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004c7a:	7ba2      	ldrb	r2, [r4, #14]
 8004c7c:	7b61      	ldrb	r1, [r4, #13]
 8004c7e:	7be0      	ldrb	r0, [r4, #15]
 8004c80:	f7ff fde4 	bl	800484c <RTC_WeekDayNum>
 8004c84:	7320      	strb	r0, [r4, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004c86:	7028      	strb	r0, [r5, #0]
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004c88:	4620      	mov	r0, r4
 8004c8a:	f7ff fdb3 	bl	80047f4 <RTC_ReadTimeCounter>
  if (hours > 24U)
 8004c8e:	4b2e      	ldr	r3, [pc, #184]	; (8004d48 <HAL_RTC_SetDate+0x140>)
 8004c90:	4298      	cmp	r0, r3
 8004c92:	d952      	bls.n	8004d3a <HAL_RTC_SetDate+0x132>
 8004c94:	f6a3 630f 	subw	r3, r3, #3599	; 0xe0f
 8004c98:	fbb0 f5f3 	udiv	r5, r0, r3
 8004c9c:	fb03 0515 	mls	r5, r3, r5, r0
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	4629      	mov	r1, r5
 8004ca4:	f7ff fe32 	bl	800490c <RTC_WriteTimeCounter>
 8004ca8:	4606      	mov	r6, r0
 8004caa:	b398      	cbz	r0, 8004d14 <HAL_RTC_SetDate+0x10c>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004cac:	2304      	movs	r3, #4
 8004cae:	7463      	strb	r3, [r4, #17]
      __HAL_UNLOCK(hrtc);
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	7423      	strb	r3, [r4, #16]
    return HAL_ERROR;
 8004cb4:	2001      	movs	r0, #1
 8004cb6:	e044      	b.n	8004d42 <HAL_RTC_SetDate+0x13a>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 8004cb8:	f7ff fdc0 	bl	800483c <RTC_Bcd2ToByte>
 8004cbc:	2863      	cmp	r0, #99	; 0x63
 8004cbe:	d904      	bls.n	8004cca <HAL_RTC_SetDate+0xc2>
 8004cc0:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 8004cc4:	481f      	ldr	r0, [pc, #124]	; (8004d44 <HAL_RTC_SetDate+0x13c>)
 8004cc6:	f7fc fc50 	bl	800156a <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 8004cca:	7868      	ldrb	r0, [r5, #1]
 8004ccc:	f7ff fdb6 	bl	800483c <RTC_Bcd2ToByte>
 8004cd0:	3801      	subs	r0, #1
 8004cd2:	b2c0      	uxtb	r0, r0
 8004cd4:	280b      	cmp	r0, #11
 8004cd6:	d904      	bls.n	8004ce2 <HAL_RTC_SetDate+0xda>
 8004cd8:	f240 31b1 	movw	r1, #945	; 0x3b1
 8004cdc:	4819      	ldr	r0, [pc, #100]	; (8004d44 <HAL_RTC_SetDate+0x13c>)
 8004cde:	f7fc fc44 	bl	800156a <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8004ce2:	78a8      	ldrb	r0, [r5, #2]
 8004ce4:	f7ff fdaa 	bl	800483c <RTC_Bcd2ToByte>
 8004ce8:	3801      	subs	r0, #1
 8004cea:	b2c0      	uxtb	r0, r0
 8004cec:	281e      	cmp	r0, #30
 8004cee:	d904      	bls.n	8004cfa <HAL_RTC_SetDate+0xf2>
 8004cf0:	f240 31b2 	movw	r1, #946	; 0x3b2
 8004cf4:	4813      	ldr	r0, [pc, #76]	; (8004d44 <HAL_RTC_SetDate+0x13c>)
 8004cf6:	f7fc fc38 	bl	800156a <assert_failed>
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004cfa:	78e8      	ldrb	r0, [r5, #3]
 8004cfc:	f7ff fd9e 	bl	800483c <RTC_Bcd2ToByte>
 8004d00:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004d02:	7868      	ldrb	r0, [r5, #1]
 8004d04:	f7ff fd9a 	bl	800483c <RTC_Bcd2ToByte>
 8004d08:	7360      	strb	r0, [r4, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004d0a:	78a8      	ldrb	r0, [r5, #2]
 8004d0c:	f7ff fd96 	bl	800483c <RTC_Bcd2ToByte>
 8004d10:	73a0      	strb	r0, [r4, #14]
 8004d12:	e7b2      	b.n	8004c7a <HAL_RTC_SetDate+0x72>
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004d14:	4620      	mov	r0, r4
 8004d16:	f7ff fd7f 	bl	8004818 <RTC_ReadAlarmCounter>
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004d1a:	1c43      	adds	r3, r0, #1
 8004d1c:	d00d      	beq.n	8004d3a <HAL_RTC_SetDate+0x132>
      if (counter_alarm < counter_time)
 8004d1e:	4285      	cmp	r5, r0
 8004d20:	d90b      	bls.n	8004d3a <HAL_RTC_SetDate+0x132>
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004d22:	f500 31a8 	add.w	r1, r0, #86016	; 0x15000
 8004d26:	f501 71c0 	add.w	r1, r1, #384	; 0x180
 8004d2a:	4620      	mov	r0, r4
 8004d2c:	f7ff fe02 	bl	8004934 <RTC_WriteAlarmCounter>
 8004d30:	b118      	cbz	r0, 8004d3a <HAL_RTC_SetDate+0x132>
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004d32:	2304      	movs	r3, #4
          __HAL_UNLOCK(hrtc);
 8004d34:	7426      	strb	r6, [r4, #16]
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004d36:	7463      	strb	r3, [r4, #17]
 8004d38:	e7bc      	b.n	8004cb4 <HAL_RTC_SetDate+0xac>
  hrtc->State = HAL_RTC_STATE_READY ;
 8004d3a:	2301      	movs	r3, #1
  __HAL_UNLOCK(hrtc);
 8004d3c:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY ;
 8004d3e:	7463      	strb	r3, [r4, #17]
  __HAL_UNLOCK(hrtc);
 8004d40:	7420      	strb	r0, [r4, #16]
}
 8004d42:	bd70      	pop	{r4, r5, r6, pc}
 8004d44:	08005ea3 	.word	0x08005ea3
 8004d48:	00015f8f 	.word	0x00015f8f

08004d4c <HAL_RTC_GetDate>:
  RTC_TimeTypeDef stime = {0U};
 8004d4c:	2300      	movs	r3, #0
{
 8004d4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d50:	460c      	mov	r4, r1
 8004d52:	4617      	mov	r7, r2
  RTC_TimeTypeDef stime = {0U};
 8004d54:	f8ad 3004 	strh.w	r3, [sp, #4]
 8004d58:	f88d 3006 	strb.w	r3, [sp, #6]
  if ((hrtc == NULL) || (sDate == NULL))
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	b918      	cbnz	r0, 8004d68 <HAL_RTC_GetDate+0x1c>
    return HAL_ERROR;
 8004d60:	2201      	movs	r2, #1
}
 8004d62:	4610      	mov	r0, r2
 8004d64:	b003      	add	sp, #12
 8004d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hrtc == NULL) || (sDate == NULL))
 8004d68:	2900      	cmp	r1, #0
 8004d6a:	d0f9      	beq.n	8004d60 <HAL_RTC_GetDate+0x14>
  assert_param(IS_RTC_FORMAT(Format));
 8004d6c:	2a01      	cmp	r2, #1
 8004d6e:	d904      	bls.n	8004d7a <HAL_RTC_GetDate+0x2e>
 8004d70:	f240 410e 	movw	r1, #1038	; 0x40e
 8004d74:	4810      	ldr	r0, [pc, #64]	; (8004db8 <HAL_RTC_GetDate+0x6c>)
 8004d76:	f7fc fbf8 	bl	800156a <assert_failed>
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	a901      	add	r1, sp, #4
 8004d7e:	4628      	mov	r0, r5
 8004d80:	f7ff fe82 	bl	8004a88 <HAL_RTC_GetTime>
 8004d84:	4602      	mov	r2, r0
 8004d86:	2800      	cmp	r0, #0
 8004d88:	d1ea      	bne.n	8004d60 <HAL_RTC_GetDate+0x14>
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8004d8a:	7b2b      	ldrb	r3, [r5, #12]
 8004d8c:	7023      	strb	r3, [r4, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8004d8e:	7be8      	ldrb	r0, [r5, #15]
 8004d90:	70e0      	strb	r0, [r4, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8004d92:	7b6e      	ldrb	r6, [r5, #13]
 8004d94:	7066      	strb	r6, [r4, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8004d96:	7ba9      	ldrb	r1, [r5, #14]
 8004d98:	70a1      	strb	r1, [r4, #2]
  if (Format != RTC_FORMAT_BIN)
 8004d9a:	2f00      	cmp	r7, #0
 8004d9c:	d0e1      	beq.n	8004d62 <HAL_RTC_GetDate+0x16>
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8004d9e:	f7ff fd42 	bl	8004826 <RTC_ByteToBcd2>
 8004da2:	70e0      	strb	r0, [r4, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8004da4:	4630      	mov	r0, r6
 8004da6:	f7ff fd3e 	bl	8004826 <RTC_ByteToBcd2>
 8004daa:	7060      	strb	r0, [r4, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8004dac:	4608      	mov	r0, r1
 8004dae:	f7ff fd3a 	bl	8004826 <RTC_ByteToBcd2>
 8004db2:	70a0      	strb	r0, [r4, #2]
 8004db4:	e7d5      	b.n	8004d62 <HAL_RTC_GetDate+0x16>
 8004db6:	bf00      	nop
 8004db8:	08005ea3 	.word	0x08005ea3

08004dbc <HAL_RTC_AlarmAEventCallback>:
 8004dbc:	4770      	bx	lr
	...

08004dc0 <HAL_RTC_AlarmIRQHandler>:
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004dc0:	6803      	ldr	r3, [r0, #0]
{
 8004dc2:	b510      	push	{r4, lr}
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004dc4:	681a      	ldr	r2, [r3, #0]
{
 8004dc6:	4604      	mov	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004dc8:	0792      	lsls	r2, r2, #30
 8004dca:	d508      	bpl.n	8004dde <HAL_RTC_AlarmIRQHandler+0x1e>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	079b      	lsls	r3, r3, #30
 8004dd0:	d505      	bpl.n	8004dde <HAL_RTC_AlarmIRQHandler+0x1e>
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004dd2:	f7ff fff3 	bl	8004dbc <HAL_RTC_AlarmAEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004dd6:	f06f 0202 	mvn.w	r2, #2
 8004dda:	6823      	ldr	r3, [r4, #0]
 8004ddc:	605a      	str	r2, [r3, #4]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004dde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004de2:	4b02      	ldr	r3, [pc, #8]	; (8004dec <HAL_RTC_AlarmIRQHandler+0x2c>)
 8004de4:	615a      	str	r2, [r3, #20]
  hrtc->State = HAL_RTC_STATE_READY;
 8004de6:	2301      	movs	r3, #1
 8004de8:	7463      	strb	r3, [r4, #17]
}
 8004dea:	bd10      	pop	{r4, pc}
 8004dec:	40010400 	.word	0x40010400

08004df0 <HAL_RTC_WaitForSynchro>:
{
 8004df0:	b538      	push	{r3, r4, r5, lr}
  if (hrtc == NULL)
 8004df2:	4604      	mov	r4, r0
 8004df4:	b1a8      	cbz	r0, 8004e22 <HAL_RTC_WaitForSynchro+0x32>
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004df6:	6802      	ldr	r2, [r0, #0]
 8004df8:	6853      	ldr	r3, [r2, #4]
 8004dfa:	f023 0308 	bic.w	r3, r3, #8
 8004dfe:	6053      	str	r3, [r2, #4]
  tickstart = HAL_GetTick();
 8004e00:	f7fd f87a 	bl	8001ef8 <HAL_GetTick>
 8004e04:	4605      	mov	r5, r0
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004e06:	6823      	ldr	r3, [r4, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	071b      	lsls	r3, r3, #28
 8004e0c:	d501      	bpl.n	8004e12 <HAL_RTC_WaitForSynchro+0x22>
  return HAL_OK;
 8004e0e:	2000      	movs	r0, #0
}
 8004e10:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004e12:	f7fd f871 	bl	8001ef8 <HAL_GetTick>
 8004e16:	1b40      	subs	r0, r0, r5
 8004e18:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004e1c:	d9f3      	bls.n	8004e06 <HAL_RTC_WaitForSynchro+0x16>
      return HAL_TIMEOUT;
 8004e1e:	2003      	movs	r0, #3
 8004e20:	e7f6      	b.n	8004e10 <HAL_RTC_WaitForSynchro+0x20>
    return HAL_ERROR;
 8004e22:	2001      	movs	r0, #1
 8004e24:	e7f4      	b.n	8004e10 <HAL_RTC_WaitForSynchro+0x20>
	...

08004e28 <HAL_RTC_Init>:
{
 8004e28:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8004e2a:	4604      	mov	r4, r0
 8004e2c:	b388      	cbz	r0, 8004e92 <HAL_RTC_Init+0x6a>
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8004e2e:	6802      	ldr	r2, [r0, #0]
 8004e30:	4b35      	ldr	r3, [pc, #212]	; (8004f08 <HAL_RTC_Init+0xe0>)
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d004      	beq.n	8004e40 <HAL_RTC_Init+0x18>
 8004e36:	f240 111d 	movw	r1, #285	; 0x11d
 8004e3a:	4834      	ldr	r0, [pc, #208]	; (8004f0c <HAL_RTC_Init+0xe4>)
 8004e3c:	f7fc fb95 	bl	800156a <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 8004e40:	68a3      	ldr	r3, [r4, #8]
 8004e42:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8004e46:	d009      	beq.n	8004e5c <HAL_RTC_Init+0x34>
 8004e48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e50:	d004      	beq.n	8004e5c <HAL_RTC_Init+0x34>
 8004e52:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8004e56:	482d      	ldr	r0, [pc, #180]	; (8004f0c <HAL_RTC_Init+0xe4>)
 8004e58:	f7fc fb87 	bl	800156a <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8004e5c:	6863      	ldr	r3, [r4, #4]
 8004e5e:	4a2c      	ldr	r2, [pc, #176]	; (8004f10 <HAL_RTC_Init+0xe8>)
 8004e60:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d804      	bhi.n	8004e72 <HAL_RTC_Init+0x4a>
 8004e68:	f240 111f 	movw	r1, #287	; 0x11f
 8004e6c:	4827      	ldr	r0, [pc, #156]	; (8004f0c <HAL_RTC_Init+0xe4>)
 8004e6e:	f7fc fb7c 	bl	800156a <assert_failed>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004e72:	7c63      	ldrb	r3, [r4, #17]
 8004e74:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004e78:	b91b      	cbnz	r3, 8004e82 <HAL_RTC_Init+0x5a>
    hrtc->Lock = HAL_UNLOCKED;
 8004e7a:	7422      	strb	r2, [r4, #16]
    HAL_RTC_MspInit(hrtc);
 8004e7c:	4620      	mov	r0, r4
 8004e7e:	f7fc fea7 	bl	8001bd0 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e82:	2302      	movs	r3, #2
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e84:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e86:	7463      	strb	r3, [r4, #17]
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e88:	f7ff ffb2 	bl	8004df0 <HAL_RTC_WaitForSynchro>
 8004e8c:	b118      	cbz	r0, 8004e96 <HAL_RTC_Init+0x6e>
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004e8e:	2304      	movs	r3, #4
 8004e90:	7463      	strb	r3, [r4, #17]
    return HAL_ERROR;
 8004e92:	2001      	movs	r0, #1
 8004e94:	e037      	b.n	8004f06 <HAL_RTC_Init+0xde>
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004e96:	4620      	mov	r0, r4
 8004e98:	f7ff fd09 	bl	80048ae <RTC_EnterInitMode>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	d1f6      	bne.n	8004e8e <HAL_RTC_Init+0x66>
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004ea0:	6822      	ldr	r2, [r4, #0]
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004ea2:	68a0      	ldr	r0, [r4, #8]
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004ea4:	6853      	ldr	r3, [r2, #4]
 8004ea6:	f023 0307 	bic.w	r3, r3, #7
 8004eaa:	6053      	str	r3, [r2, #4]
 8004eac:	4a19      	ldr	r2, [pc, #100]	; (8004f14 <HAL_RTC_Init+0xec>)
    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004eae:	b118      	cbz	r0, 8004eb8 <HAL_RTC_Init+0x90>
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004eb0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004eb2:	f021 0101 	bic.w	r1, r1, #1
 8004eb6:	6311      	str	r1, [r2, #48]	; 0x30
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004eb8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8004eba:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8004ebe:	4303      	orrs	r3, r0
 8004ec0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004ec2:	6860      	ldr	r0, [r4, #4]
 8004ec4:	1c43      	adds	r3, r0, #1
 8004ec6:	d105      	bne.n	8004ed4 <HAL_RTC_Init+0xac>
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004ec8:	2001      	movs	r0, #1
 8004eca:	f7ff fc15 	bl	80046f8 <HAL_RCCEx_GetPeriphCLKFreq>
      if (prescaler == 0U)
 8004ece:	2800      	cmp	r0, #0
 8004ed0:	d0dd      	beq.n	8004e8e <HAL_RTC_Init+0x66>
        prescaler = prescaler - 1U;
 8004ed2:	3801      	subs	r0, #1
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8004ed4:	6822      	ldr	r2, [r4, #0]
 8004ed6:	6893      	ldr	r3, [r2, #8]
 8004ed8:	f023 030f 	bic.w	r3, r3, #15
 8004edc:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8004ee0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8004ee2:	68d3      	ldr	r3, [r2, #12]
 8004ee4:	b280      	uxth	r0, r0
 8004ee6:	0c1b      	lsrs	r3, r3, #16
 8004ee8:	041b      	lsls	r3, r3, #16
 8004eea:	4318      	orrs	r0, r3
 8004eec:	60d0      	str	r0, [r2, #12]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004eee:	4620      	mov	r0, r4
 8004ef0:	f7ff fcf4 	bl	80048dc <RTC_ExitInitMode>
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	b110      	cbz	r0, 8004efe <HAL_RTC_Init+0xd6>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004ef8:	2204      	movs	r2, #4
 8004efa:	7462      	strb	r2, [r4, #17]
 8004efc:	e7c9      	b.n	8004e92 <HAL_RTC_Init+0x6a>
    hrtc->DateToUpdate.Year = 0x00U;
 8004efe:	73e0      	strb	r0, [r4, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004f00:	7363      	strb	r3, [r4, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004f02:	73a3      	strb	r3, [r4, #14]
    hrtc->State = HAL_RTC_STATE_READY;
 8004f04:	7463      	strb	r3, [r4, #17]
}
 8004f06:	bd10      	pop	{r4, pc}
 8004f08:	40002800 	.word	0x40002800
 8004f0c:	08005ea3 	.word	0x08005ea3
 8004f10:	ffeffffe 	.word	0xffeffffe
 8004f14:	40006c00 	.word	0x40006c00

08004f18 <HAL_RTC_DeInit>:
{
 8004f18:	b570      	push	{r4, r5, r6, lr}
  if (hrtc == NULL)
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	b198      	cbz	r0, 8004f46 <HAL_RTC_DeInit+0x2e>
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 8004f1e:	6802      	ldr	r2, [r0, #0]
 8004f20:	4b1a      	ldr	r3, [pc, #104]	; (8004f8c <HAL_RTC_DeInit+0x74>)
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d004      	beq.n	8004f30 <HAL_RTC_DeInit+0x18>
 8004f26:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 8004f2a:	4819      	ldr	r0, [pc, #100]	; (8004f90 <HAL_RTC_DeInit+0x78>)
 8004f2c:	f7fc fb1d 	bl	800156a <assert_failed>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f30:	2302      	movs	r3, #2
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004f32:	4620      	mov	r0, r4
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f34:	7463      	strb	r3, [r4, #17]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004f36:	f7ff fcba 	bl	80048ae <RTC_EnterInitMode>
 8004f3a:	4606      	mov	r6, r0
 8004f3c:	b128      	cbz	r0, 8004f4a <HAL_RTC_DeInit+0x32>
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004f3e:	2304      	movs	r3, #4
 8004f40:	7463      	strb	r3, [r4, #17]
    __HAL_UNLOCK(hrtc);
 8004f42:	2300      	movs	r3, #0
 8004f44:	7423      	strb	r3, [r4, #16]
    return HAL_ERROR;
 8004f46:	2501      	movs	r5, #1
 8004f48:	e01e      	b.n	8004f88 <HAL_RTC_DeInit+0x70>
    WRITE_REG(hrtc->Instance->PRLL, 0x00008000U);
 8004f4a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    CLEAR_REG(hrtc->Instance->CNTL);
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	61d8      	str	r0, [r3, #28]
    CLEAR_REG(hrtc->Instance->CNTH);
 8004f52:	6198      	str	r0, [r3, #24]
    WRITE_REG(hrtc->Instance->PRLL, 0x00008000U);
 8004f54:	60da      	str	r2, [r3, #12]
    CLEAR_REG(hrtc->Instance->PRLH);
 8004f56:	6098      	str	r0, [r3, #8]
    CLEAR_REG(hrtc->Instance->CRH);
 8004f58:	6018      	str	r0, [r3, #0]
    CLEAR_REG(hrtc->Instance->CRL);
 8004f5a:	6058      	str	r0, [r3, #4]
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004f5c:	4620      	mov	r0, r4
 8004f5e:	f7ff fcbd 	bl	80048dc <RTC_ExitInitMode>
 8004f62:	4605      	mov	r5, r0
 8004f64:	b118      	cbz	r0, 8004f6e <HAL_RTC_DeInit+0x56>
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004f66:	2304      	movs	r3, #4
      __HAL_UNLOCK(hrtc);
 8004f68:	7426      	strb	r6, [r4, #16]
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004f6a:	7463      	strb	r3, [r4, #17]
 8004f6c:	e7eb      	b.n	8004f46 <HAL_RTC_DeInit+0x2e>
  HAL_RTC_WaitForSynchro(hrtc);
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f7ff ff3e 	bl	8004df0 <HAL_RTC_WaitForSynchro>
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004f74:	6822      	ldr	r2, [r4, #0]
  HAL_RTC_MspDeInit(hrtc);
 8004f76:	4620      	mov	r0, r4
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004f78:	6853      	ldr	r3, [r2, #4]
 8004f7a:	f023 0308 	bic.w	r3, r3, #8
 8004f7e:	6053      	str	r3, [r2, #4]
  HAL_RTC_MspDeInit(hrtc);
 8004f80:	f7fc fe56 	bl	8001c30 <HAL_RTC_MspDeInit>
  hrtc->State = HAL_RTC_STATE_RESET;
 8004f84:	7465      	strb	r5, [r4, #17]
  __HAL_UNLOCK(hrtc);
 8004f86:	7425      	strb	r5, [r4, #16]
}
 8004f88:	4628      	mov	r0, r5
 8004f8a:	bd70      	pop	{r4, r5, r6, pc}
 8004f8c:	40002800 	.word	0x40002800
 8004f90:	08005ea3 	.word	0x08005ea3

08004f94 <HAL_RTCEx_RTCEventErrorCallback>:
 8004f94:	4770      	bx	lr

08004f96 <HAL_RTCEx_RTCIRQHandler>:
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8004f96:	6803      	ldr	r3, [r0, #0]
{
 8004f98:	b510      	push	{r4, lr}
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8004f9a:	681a      	ldr	r2, [r3, #0]
{
 8004f9c:	4604      	mov	r4, r0
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8004f9e:	07d1      	lsls	r1, r2, #31
 8004fa0:	d511      	bpl.n	8004fc6 <HAL_RTCEx_RTCIRQHandler+0x30>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	07d2      	lsls	r2, r2, #31
 8004fa6:	d50e      	bpl.n	8004fc6 <HAL_RTCEx_RTCIRQHandler+0x30>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	075b      	lsls	r3, r3, #29
 8004fac:	d50c      	bpl.n	8004fc8 <HAL_RTCEx_RTCIRQHandler+0x32>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8004fae:	f7ff fff1 	bl	8004f94 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8004fb2:	f06f 0204 	mvn.w	r2, #4
 8004fb6:	6823      	ldr	r3, [r4, #0]
 8004fb8:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fba:	2304      	movs	r3, #4
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8004fbc:	f06f 0201 	mvn.w	r2, #1
        hrtc->State = HAL_RTC_STATE_READY;
 8004fc0:	7463      	strb	r3, [r4, #17]
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8004fc2:	6823      	ldr	r3, [r4, #0]
 8004fc4:	605a      	str	r2, [r3, #4]
    }
  }
}
 8004fc6:	bd10      	pop	{r4, pc}
        HAL_RTCEx_RTCEventCallback(hrtc);
 8004fc8:	f7fc fa16 	bl	80013f8 <HAL_RTCEx_RTCEventCallback>
        hrtc->State = HAL_RTC_STATE_READY;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e7f5      	b.n	8004fbc <HAL_RTCEx_RTCIRQHandler+0x26>

08004fd0 <__errno>:
 8004fd0:	4b01      	ldr	r3, [pc, #4]	; (8004fd8 <__errno+0x8>)
 8004fd2:	6818      	ldr	r0, [r3, #0]
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	2000011c 	.word	0x2000011c

08004fdc <__libc_init_array>:
 8004fdc:	b570      	push	{r4, r5, r6, lr}
 8004fde:	2500      	movs	r5, #0
 8004fe0:	4e0c      	ldr	r6, [pc, #48]	; (8005014 <__libc_init_array+0x38>)
 8004fe2:	4c0d      	ldr	r4, [pc, #52]	; (8005018 <__libc_init_array+0x3c>)
 8004fe4:	1ba4      	subs	r4, r4, r6
 8004fe6:	10a4      	asrs	r4, r4, #2
 8004fe8:	42a5      	cmp	r5, r4
 8004fea:	d109      	bne.n	8005000 <__libc_init_array+0x24>
 8004fec:	f000 fe04 	bl	8005bf8 <_init>
 8004ff0:	2500      	movs	r5, #0
 8004ff2:	4e0a      	ldr	r6, [pc, #40]	; (800501c <__libc_init_array+0x40>)
 8004ff4:	4c0a      	ldr	r4, [pc, #40]	; (8005020 <__libc_init_array+0x44>)
 8004ff6:	1ba4      	subs	r4, r4, r6
 8004ff8:	10a4      	asrs	r4, r4, #2
 8004ffa:	42a5      	cmp	r5, r4
 8004ffc:	d105      	bne.n	800500a <__libc_init_array+0x2e>
 8004ffe:	bd70      	pop	{r4, r5, r6, pc}
 8005000:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005004:	4798      	blx	r3
 8005006:	3501      	adds	r5, #1
 8005008:	e7ee      	b.n	8004fe8 <__libc_init_array+0xc>
 800500a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800500e:	4798      	blx	r3
 8005010:	3501      	adds	r5, #1
 8005012:	e7f2      	b.n	8004ffa <__libc_init_array+0x1e>
 8005014:	08006068 	.word	0x08006068
 8005018:	08006068 	.word	0x08006068
 800501c:	08006068 	.word	0x08006068
 8005020:	0800606c 	.word	0x0800606c

08005024 <memset>:
 8005024:	4603      	mov	r3, r0
 8005026:	4402      	add	r2, r0
 8005028:	4293      	cmp	r3, r2
 800502a:	d100      	bne.n	800502e <memset+0xa>
 800502c:	4770      	bx	lr
 800502e:	f803 1b01 	strb.w	r1, [r3], #1
 8005032:	e7f9      	b.n	8005028 <memset+0x4>

08005034 <siscanf>:
 8005034:	b40e      	push	{r1, r2, r3}
 8005036:	f44f 7201 	mov.w	r2, #516	; 0x204
 800503a:	b530      	push	{r4, r5, lr}
 800503c:	b09c      	sub	sp, #112	; 0x70
 800503e:	ac1f      	add	r4, sp, #124	; 0x7c
 8005040:	f854 5b04 	ldr.w	r5, [r4], #4
 8005044:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005048:	9002      	str	r0, [sp, #8]
 800504a:	9006      	str	r0, [sp, #24]
 800504c:	f7fb f880 	bl	8000150 <strlen>
 8005050:	4b0b      	ldr	r3, [pc, #44]	; (8005080 <siscanf+0x4c>)
 8005052:	9003      	str	r0, [sp, #12]
 8005054:	930b      	str	r3, [sp, #44]	; 0x2c
 8005056:	2300      	movs	r3, #0
 8005058:	930f      	str	r3, [sp, #60]	; 0x3c
 800505a:	9314      	str	r3, [sp, #80]	; 0x50
 800505c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005060:	9007      	str	r0, [sp, #28]
 8005062:	4808      	ldr	r0, [pc, #32]	; (8005084 <siscanf+0x50>)
 8005064:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005068:	462a      	mov	r2, r5
 800506a:	4623      	mov	r3, r4
 800506c:	a902      	add	r1, sp, #8
 800506e:	6800      	ldr	r0, [r0, #0]
 8005070:	9401      	str	r4, [sp, #4]
 8005072:	f000 f865 	bl	8005140 <__ssvfiscanf_r>
 8005076:	b01c      	add	sp, #112	; 0x70
 8005078:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800507c:	b003      	add	sp, #12
 800507e:	4770      	bx	lr
 8005080:	08005089 	.word	0x08005089
 8005084:	2000011c 	.word	0x2000011c

08005088 <__seofread>:
 8005088:	2000      	movs	r0, #0
 800508a:	4770      	bx	lr

0800508c <_sungetc_r>:
 800508c:	b538      	push	{r3, r4, r5, lr}
 800508e:	1c4b      	adds	r3, r1, #1
 8005090:	4614      	mov	r4, r2
 8005092:	d103      	bne.n	800509c <_sungetc_r+0x10>
 8005094:	f04f 35ff 	mov.w	r5, #4294967295
 8005098:	4628      	mov	r0, r5
 800509a:	bd38      	pop	{r3, r4, r5, pc}
 800509c:	8993      	ldrh	r3, [r2, #12]
 800509e:	b2cd      	uxtb	r5, r1
 80050a0:	f023 0320 	bic.w	r3, r3, #32
 80050a4:	8193      	strh	r3, [r2, #12]
 80050a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80050a8:	6852      	ldr	r2, [r2, #4]
 80050aa:	b18b      	cbz	r3, 80050d0 <_sungetc_r+0x44>
 80050ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050ae:	4293      	cmp	r3, r2
 80050b0:	dd08      	ble.n	80050c4 <_sungetc_r+0x38>
 80050b2:	6823      	ldr	r3, [r4, #0]
 80050b4:	1e5a      	subs	r2, r3, #1
 80050b6:	6022      	str	r2, [r4, #0]
 80050b8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80050bc:	6863      	ldr	r3, [r4, #4]
 80050be:	3301      	adds	r3, #1
 80050c0:	6063      	str	r3, [r4, #4]
 80050c2:	e7e9      	b.n	8005098 <_sungetc_r+0xc>
 80050c4:	4621      	mov	r1, r4
 80050c6:	f000 fc2d 	bl	8005924 <__submore>
 80050ca:	2800      	cmp	r0, #0
 80050cc:	d0f1      	beq.n	80050b2 <_sungetc_r+0x26>
 80050ce:	e7e1      	b.n	8005094 <_sungetc_r+0x8>
 80050d0:	6921      	ldr	r1, [r4, #16]
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	b151      	cbz	r1, 80050ec <_sungetc_r+0x60>
 80050d6:	4299      	cmp	r1, r3
 80050d8:	d208      	bcs.n	80050ec <_sungetc_r+0x60>
 80050da:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80050de:	42a9      	cmp	r1, r5
 80050e0:	d104      	bne.n	80050ec <_sungetc_r+0x60>
 80050e2:	3b01      	subs	r3, #1
 80050e4:	3201      	adds	r2, #1
 80050e6:	6023      	str	r3, [r4, #0]
 80050e8:	6062      	str	r2, [r4, #4]
 80050ea:	e7d5      	b.n	8005098 <_sungetc_r+0xc>
 80050ec:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80050f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050f4:	6363      	str	r3, [r4, #52]	; 0x34
 80050f6:	2303      	movs	r3, #3
 80050f8:	63a3      	str	r3, [r4, #56]	; 0x38
 80050fa:	4623      	mov	r3, r4
 80050fc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005100:	6023      	str	r3, [r4, #0]
 8005102:	2301      	movs	r3, #1
 8005104:	e7dc      	b.n	80050c0 <_sungetc_r+0x34>

08005106 <__ssrefill_r>:
 8005106:	b510      	push	{r4, lr}
 8005108:	460c      	mov	r4, r1
 800510a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800510c:	b169      	cbz	r1, 800512a <__ssrefill_r+0x24>
 800510e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005112:	4299      	cmp	r1, r3
 8005114:	d001      	beq.n	800511a <__ssrefill_r+0x14>
 8005116:	f000 fc7b 	bl	8005a10 <_free_r>
 800511a:	2000      	movs	r0, #0
 800511c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800511e:	6360      	str	r0, [r4, #52]	; 0x34
 8005120:	6063      	str	r3, [r4, #4]
 8005122:	b113      	cbz	r3, 800512a <__ssrefill_r+0x24>
 8005124:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005126:	6023      	str	r3, [r4, #0]
 8005128:	bd10      	pop	{r4, pc}
 800512a:	6923      	ldr	r3, [r4, #16]
 800512c:	f04f 30ff 	mov.w	r0, #4294967295
 8005130:	6023      	str	r3, [r4, #0]
 8005132:	2300      	movs	r3, #0
 8005134:	6063      	str	r3, [r4, #4]
 8005136:	89a3      	ldrh	r3, [r4, #12]
 8005138:	f043 0320 	orr.w	r3, r3, #32
 800513c:	81a3      	strh	r3, [r4, #12]
 800513e:	e7f3      	b.n	8005128 <__ssrefill_r+0x22>

08005140 <__ssvfiscanf_r>:
 8005140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005144:	460c      	mov	r4, r1
 8005146:	2100      	movs	r1, #0
 8005148:	4606      	mov	r6, r0
 800514a:	4692      	mov	sl, r2
 800514c:	270a      	movs	r7, #10
 800514e:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8005152:	9144      	str	r1, [sp, #272]	; 0x110
 8005154:	9145      	str	r1, [sp, #276]	; 0x114
 8005156:	499e      	ldr	r1, [pc, #632]	; (80053d0 <__ssvfiscanf_r+0x290>)
 8005158:	f10d 0804 	add.w	r8, sp, #4
 800515c:	91a0      	str	r1, [sp, #640]	; 0x280
 800515e:	499d      	ldr	r1, [pc, #628]	; (80053d4 <__ssvfiscanf_r+0x294>)
 8005160:	f8df 9274 	ldr.w	r9, [pc, #628]	; 80053d8 <__ssvfiscanf_r+0x298>
 8005164:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8005168:	91a1      	str	r1, [sp, #644]	; 0x284
 800516a:	9300      	str	r3, [sp, #0]
 800516c:	f89a 3000 	ldrb.w	r3, [sl]
 8005170:	2b00      	cmp	r3, #0
 8005172:	f000 812a 	beq.w	80053ca <__ssvfiscanf_r+0x28a>
 8005176:	4655      	mov	r5, sl
 8005178:	f000 fc10 	bl	800599c <__locale_ctype_ptr>
 800517c:	f815 bb01 	ldrb.w	fp, [r5], #1
 8005180:	4458      	add	r0, fp
 8005182:	7843      	ldrb	r3, [r0, #1]
 8005184:	f013 0308 	ands.w	r3, r3, #8
 8005188:	d01c      	beq.n	80051c4 <__ssvfiscanf_r+0x84>
 800518a:	6863      	ldr	r3, [r4, #4]
 800518c:	2b00      	cmp	r3, #0
 800518e:	dd12      	ble.n	80051b6 <__ssvfiscanf_r+0x76>
 8005190:	f000 fc04 	bl	800599c <__locale_ctype_ptr>
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	781a      	ldrb	r2, [r3, #0]
 8005198:	4410      	add	r0, r2
 800519a:	7842      	ldrb	r2, [r0, #1]
 800519c:	0712      	lsls	r2, r2, #28
 800519e:	d401      	bmi.n	80051a4 <__ssvfiscanf_r+0x64>
 80051a0:	46aa      	mov	sl, r5
 80051a2:	e7e3      	b.n	800516c <__ssvfiscanf_r+0x2c>
 80051a4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80051a6:	3301      	adds	r3, #1
 80051a8:	3201      	adds	r2, #1
 80051aa:	9245      	str	r2, [sp, #276]	; 0x114
 80051ac:	6862      	ldr	r2, [r4, #4]
 80051ae:	6023      	str	r3, [r4, #0]
 80051b0:	3a01      	subs	r2, #1
 80051b2:	6062      	str	r2, [r4, #4]
 80051b4:	e7e9      	b.n	800518a <__ssvfiscanf_r+0x4a>
 80051b6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80051b8:	4621      	mov	r1, r4
 80051ba:	4630      	mov	r0, r6
 80051bc:	4798      	blx	r3
 80051be:	2800      	cmp	r0, #0
 80051c0:	d0e6      	beq.n	8005190 <__ssvfiscanf_r+0x50>
 80051c2:	e7ed      	b.n	80051a0 <__ssvfiscanf_r+0x60>
 80051c4:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80051c8:	f040 8082 	bne.w	80052d0 <__ssvfiscanf_r+0x190>
 80051cc:	9343      	str	r3, [sp, #268]	; 0x10c
 80051ce:	9341      	str	r3, [sp, #260]	; 0x104
 80051d0:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80051d4:	2b2a      	cmp	r3, #42	; 0x2a
 80051d6:	d103      	bne.n	80051e0 <__ssvfiscanf_r+0xa0>
 80051d8:	2310      	movs	r3, #16
 80051da:	f10a 0502 	add.w	r5, sl, #2
 80051de:	9341      	str	r3, [sp, #260]	; 0x104
 80051e0:	46aa      	mov	sl, r5
 80051e2:	f815 1b01 	ldrb.w	r1, [r5], #1
 80051e6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80051ea:	2a09      	cmp	r2, #9
 80051ec:	d922      	bls.n	8005234 <__ssvfiscanf_r+0xf4>
 80051ee:	2203      	movs	r2, #3
 80051f0:	4879      	ldr	r0, [pc, #484]	; (80053d8 <__ssvfiscanf_r+0x298>)
 80051f2:	f000 fbf3 	bl	80059dc <memchr>
 80051f6:	b138      	cbz	r0, 8005208 <__ssvfiscanf_r+0xc8>
 80051f8:	eba0 0309 	sub.w	r3, r0, r9
 80051fc:	2001      	movs	r0, #1
 80051fe:	46aa      	mov	sl, r5
 8005200:	4098      	lsls	r0, r3
 8005202:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005204:	4318      	orrs	r0, r3
 8005206:	9041      	str	r0, [sp, #260]	; 0x104
 8005208:	f89a 3000 	ldrb.w	r3, [sl]
 800520c:	f10a 0501 	add.w	r5, sl, #1
 8005210:	2b67      	cmp	r3, #103	; 0x67
 8005212:	d82b      	bhi.n	800526c <__ssvfiscanf_r+0x12c>
 8005214:	2b65      	cmp	r3, #101	; 0x65
 8005216:	f080 809f 	bcs.w	8005358 <__ssvfiscanf_r+0x218>
 800521a:	2b47      	cmp	r3, #71	; 0x47
 800521c:	d810      	bhi.n	8005240 <__ssvfiscanf_r+0x100>
 800521e:	2b45      	cmp	r3, #69	; 0x45
 8005220:	f080 809a 	bcs.w	8005358 <__ssvfiscanf_r+0x218>
 8005224:	2b00      	cmp	r3, #0
 8005226:	d06c      	beq.n	8005302 <__ssvfiscanf_r+0x1c2>
 8005228:	2b25      	cmp	r3, #37	; 0x25
 800522a:	d051      	beq.n	80052d0 <__ssvfiscanf_r+0x190>
 800522c:	2303      	movs	r3, #3
 800522e:	9742      	str	r7, [sp, #264]	; 0x108
 8005230:	9347      	str	r3, [sp, #284]	; 0x11c
 8005232:	e027      	b.n	8005284 <__ssvfiscanf_r+0x144>
 8005234:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8005236:	fb07 1303 	mla	r3, r7, r3, r1
 800523a:	3b30      	subs	r3, #48	; 0x30
 800523c:	9343      	str	r3, [sp, #268]	; 0x10c
 800523e:	e7cf      	b.n	80051e0 <__ssvfiscanf_r+0xa0>
 8005240:	2b5b      	cmp	r3, #91	; 0x5b
 8005242:	d06a      	beq.n	800531a <__ssvfiscanf_r+0x1da>
 8005244:	d80c      	bhi.n	8005260 <__ssvfiscanf_r+0x120>
 8005246:	2b58      	cmp	r3, #88	; 0x58
 8005248:	d1f0      	bne.n	800522c <__ssvfiscanf_r+0xec>
 800524a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800524c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005250:	9241      	str	r2, [sp, #260]	; 0x104
 8005252:	2210      	movs	r2, #16
 8005254:	9242      	str	r2, [sp, #264]	; 0x108
 8005256:	2b6e      	cmp	r3, #110	; 0x6e
 8005258:	bf8c      	ite	hi
 800525a:	2304      	movhi	r3, #4
 800525c:	2303      	movls	r3, #3
 800525e:	e010      	b.n	8005282 <__ssvfiscanf_r+0x142>
 8005260:	2b63      	cmp	r3, #99	; 0x63
 8005262:	d065      	beq.n	8005330 <__ssvfiscanf_r+0x1f0>
 8005264:	2b64      	cmp	r3, #100	; 0x64
 8005266:	d1e1      	bne.n	800522c <__ssvfiscanf_r+0xec>
 8005268:	9742      	str	r7, [sp, #264]	; 0x108
 800526a:	e7f4      	b.n	8005256 <__ssvfiscanf_r+0x116>
 800526c:	2b70      	cmp	r3, #112	; 0x70
 800526e:	d04b      	beq.n	8005308 <__ssvfiscanf_r+0x1c8>
 8005270:	d826      	bhi.n	80052c0 <__ssvfiscanf_r+0x180>
 8005272:	2b6e      	cmp	r3, #110	; 0x6e
 8005274:	d062      	beq.n	800533c <__ssvfiscanf_r+0x1fc>
 8005276:	d84c      	bhi.n	8005312 <__ssvfiscanf_r+0x1d2>
 8005278:	2b69      	cmp	r3, #105	; 0x69
 800527a:	d1d7      	bne.n	800522c <__ssvfiscanf_r+0xec>
 800527c:	2300      	movs	r3, #0
 800527e:	9342      	str	r3, [sp, #264]	; 0x108
 8005280:	2303      	movs	r3, #3
 8005282:	9347      	str	r3, [sp, #284]	; 0x11c
 8005284:	6863      	ldr	r3, [r4, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	dd68      	ble.n	800535c <__ssvfiscanf_r+0x21c>
 800528a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800528c:	0659      	lsls	r1, r3, #25
 800528e:	d407      	bmi.n	80052a0 <__ssvfiscanf_r+0x160>
 8005290:	f000 fb84 	bl	800599c <__locale_ctype_ptr>
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	781a      	ldrb	r2, [r3, #0]
 8005298:	4410      	add	r0, r2
 800529a:	7842      	ldrb	r2, [r0, #1]
 800529c:	0712      	lsls	r2, r2, #28
 800529e:	d464      	bmi.n	800536a <__ssvfiscanf_r+0x22a>
 80052a0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	dc73      	bgt.n	800538e <__ssvfiscanf_r+0x24e>
 80052a6:	466b      	mov	r3, sp
 80052a8:	4622      	mov	r2, r4
 80052aa:	a941      	add	r1, sp, #260	; 0x104
 80052ac:	4630      	mov	r0, r6
 80052ae:	f000 f897 	bl	80053e0 <_scanf_chars>
 80052b2:	2801      	cmp	r0, #1
 80052b4:	f000 8089 	beq.w	80053ca <__ssvfiscanf_r+0x28a>
 80052b8:	2802      	cmp	r0, #2
 80052ba:	f47f af71 	bne.w	80051a0 <__ssvfiscanf_r+0x60>
 80052be:	e01d      	b.n	80052fc <__ssvfiscanf_r+0x1bc>
 80052c0:	2b75      	cmp	r3, #117	; 0x75
 80052c2:	d0d1      	beq.n	8005268 <__ssvfiscanf_r+0x128>
 80052c4:	2b78      	cmp	r3, #120	; 0x78
 80052c6:	d0c0      	beq.n	800524a <__ssvfiscanf_r+0x10a>
 80052c8:	2b73      	cmp	r3, #115	; 0x73
 80052ca:	d1af      	bne.n	800522c <__ssvfiscanf_r+0xec>
 80052cc:	2302      	movs	r3, #2
 80052ce:	e7d8      	b.n	8005282 <__ssvfiscanf_r+0x142>
 80052d0:	6863      	ldr	r3, [r4, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	dd0c      	ble.n	80052f0 <__ssvfiscanf_r+0x1b0>
 80052d6:	6823      	ldr	r3, [r4, #0]
 80052d8:	781a      	ldrb	r2, [r3, #0]
 80052da:	455a      	cmp	r2, fp
 80052dc:	d175      	bne.n	80053ca <__ssvfiscanf_r+0x28a>
 80052de:	3301      	adds	r3, #1
 80052e0:	6862      	ldr	r2, [r4, #4]
 80052e2:	6023      	str	r3, [r4, #0]
 80052e4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80052e6:	3a01      	subs	r2, #1
 80052e8:	3301      	adds	r3, #1
 80052ea:	6062      	str	r2, [r4, #4]
 80052ec:	9345      	str	r3, [sp, #276]	; 0x114
 80052ee:	e757      	b.n	80051a0 <__ssvfiscanf_r+0x60>
 80052f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80052f2:	4621      	mov	r1, r4
 80052f4:	4630      	mov	r0, r6
 80052f6:	4798      	blx	r3
 80052f8:	2800      	cmp	r0, #0
 80052fa:	d0ec      	beq.n	80052d6 <__ssvfiscanf_r+0x196>
 80052fc:	9844      	ldr	r0, [sp, #272]	; 0x110
 80052fe:	2800      	cmp	r0, #0
 8005300:	d159      	bne.n	80053b6 <__ssvfiscanf_r+0x276>
 8005302:	f04f 30ff 	mov.w	r0, #4294967295
 8005306:	e05c      	b.n	80053c2 <__ssvfiscanf_r+0x282>
 8005308:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800530a:	f042 0220 	orr.w	r2, r2, #32
 800530e:	9241      	str	r2, [sp, #260]	; 0x104
 8005310:	e79b      	b.n	800524a <__ssvfiscanf_r+0x10a>
 8005312:	2308      	movs	r3, #8
 8005314:	9342      	str	r3, [sp, #264]	; 0x108
 8005316:	2304      	movs	r3, #4
 8005318:	e7b3      	b.n	8005282 <__ssvfiscanf_r+0x142>
 800531a:	4629      	mov	r1, r5
 800531c:	4640      	mov	r0, r8
 800531e:	f000 f9b7 	bl	8005690 <__sccl>
 8005322:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005324:	4605      	mov	r5, r0
 8005326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800532a:	9341      	str	r3, [sp, #260]	; 0x104
 800532c:	2301      	movs	r3, #1
 800532e:	e7a8      	b.n	8005282 <__ssvfiscanf_r+0x142>
 8005330:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005332:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005336:	9341      	str	r3, [sp, #260]	; 0x104
 8005338:	2300      	movs	r3, #0
 800533a:	e7a2      	b.n	8005282 <__ssvfiscanf_r+0x142>
 800533c:	9841      	ldr	r0, [sp, #260]	; 0x104
 800533e:	06c3      	lsls	r3, r0, #27
 8005340:	f53f af2e 	bmi.w	80051a0 <__ssvfiscanf_r+0x60>
 8005344:	9b00      	ldr	r3, [sp, #0]
 8005346:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8005348:	1d19      	adds	r1, r3, #4
 800534a:	9100      	str	r1, [sp, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	07c0      	lsls	r0, r0, #31
 8005350:	bf4c      	ite	mi
 8005352:	801a      	strhmi	r2, [r3, #0]
 8005354:	601a      	strpl	r2, [r3, #0]
 8005356:	e723      	b.n	80051a0 <__ssvfiscanf_r+0x60>
 8005358:	2305      	movs	r3, #5
 800535a:	e792      	b.n	8005282 <__ssvfiscanf_r+0x142>
 800535c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800535e:	4621      	mov	r1, r4
 8005360:	4630      	mov	r0, r6
 8005362:	4798      	blx	r3
 8005364:	2800      	cmp	r0, #0
 8005366:	d090      	beq.n	800528a <__ssvfiscanf_r+0x14a>
 8005368:	e7c8      	b.n	80052fc <__ssvfiscanf_r+0x1bc>
 800536a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800536c:	3201      	adds	r2, #1
 800536e:	9245      	str	r2, [sp, #276]	; 0x114
 8005370:	6862      	ldr	r2, [r4, #4]
 8005372:	3a01      	subs	r2, #1
 8005374:	2a00      	cmp	r2, #0
 8005376:	6062      	str	r2, [r4, #4]
 8005378:	dd02      	ble.n	8005380 <__ssvfiscanf_r+0x240>
 800537a:	3301      	adds	r3, #1
 800537c:	6023      	str	r3, [r4, #0]
 800537e:	e787      	b.n	8005290 <__ssvfiscanf_r+0x150>
 8005380:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005382:	4621      	mov	r1, r4
 8005384:	4630      	mov	r0, r6
 8005386:	4798      	blx	r3
 8005388:	2800      	cmp	r0, #0
 800538a:	d081      	beq.n	8005290 <__ssvfiscanf_r+0x150>
 800538c:	e7b6      	b.n	80052fc <__ssvfiscanf_r+0x1bc>
 800538e:	2b04      	cmp	r3, #4
 8005390:	dc06      	bgt.n	80053a0 <__ssvfiscanf_r+0x260>
 8005392:	466b      	mov	r3, sp
 8005394:	4622      	mov	r2, r4
 8005396:	a941      	add	r1, sp, #260	; 0x104
 8005398:	4630      	mov	r0, r6
 800539a:	f000 f883 	bl	80054a4 <_scanf_i>
 800539e:	e788      	b.n	80052b2 <__ssvfiscanf_r+0x172>
 80053a0:	4b0e      	ldr	r3, [pc, #56]	; (80053dc <__ssvfiscanf_r+0x29c>)
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	f43f aefc 	beq.w	80051a0 <__ssvfiscanf_r+0x60>
 80053a8:	466b      	mov	r3, sp
 80053aa:	4622      	mov	r2, r4
 80053ac:	a941      	add	r1, sp, #260	; 0x104
 80053ae:	4630      	mov	r0, r6
 80053b0:	f3af 8000 	nop.w
 80053b4:	e77d      	b.n	80052b2 <__ssvfiscanf_r+0x172>
 80053b6:	89a3      	ldrh	r3, [r4, #12]
 80053b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80053bc:	bf18      	it	ne
 80053be:	f04f 30ff 	movne.w	r0, #4294967295
 80053c2:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80053c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ca:	9844      	ldr	r0, [sp, #272]	; 0x110
 80053cc:	e7f9      	b.n	80053c2 <__ssvfiscanf_r+0x282>
 80053ce:	bf00      	nop
 80053d0:	0800508d 	.word	0x0800508d
 80053d4:	08005107 	.word	0x08005107
 80053d8:	08005edb 	.word	0x08005edb
 80053dc:	00000000 	.word	0x00000000

080053e0 <_scanf_chars>:
 80053e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053e4:	4615      	mov	r5, r2
 80053e6:	688a      	ldr	r2, [r1, #8]
 80053e8:	4680      	mov	r8, r0
 80053ea:	460c      	mov	r4, r1
 80053ec:	b932      	cbnz	r2, 80053fc <_scanf_chars+0x1c>
 80053ee:	698a      	ldr	r2, [r1, #24]
 80053f0:	2a00      	cmp	r2, #0
 80053f2:	bf14      	ite	ne
 80053f4:	f04f 32ff 	movne.w	r2, #4294967295
 80053f8:	2201      	moveq	r2, #1
 80053fa:	608a      	str	r2, [r1, #8]
 80053fc:	2600      	movs	r6, #0
 80053fe:	6822      	ldr	r2, [r4, #0]
 8005400:	06d1      	lsls	r1, r2, #27
 8005402:	bf5f      	itttt	pl
 8005404:	681a      	ldrpl	r2, [r3, #0]
 8005406:	1d11      	addpl	r1, r2, #4
 8005408:	6019      	strpl	r1, [r3, #0]
 800540a:	6817      	ldrpl	r7, [r2, #0]
 800540c:	69a3      	ldr	r3, [r4, #24]
 800540e:	b1db      	cbz	r3, 8005448 <_scanf_chars+0x68>
 8005410:	2b01      	cmp	r3, #1
 8005412:	d107      	bne.n	8005424 <_scanf_chars+0x44>
 8005414:	682b      	ldr	r3, [r5, #0]
 8005416:	6962      	ldr	r2, [r4, #20]
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	5cd3      	ldrb	r3, [r2, r3]
 800541c:	b9a3      	cbnz	r3, 8005448 <_scanf_chars+0x68>
 800541e:	2e00      	cmp	r6, #0
 8005420:	d131      	bne.n	8005486 <_scanf_chars+0xa6>
 8005422:	e006      	b.n	8005432 <_scanf_chars+0x52>
 8005424:	2b02      	cmp	r3, #2
 8005426:	d007      	beq.n	8005438 <_scanf_chars+0x58>
 8005428:	2e00      	cmp	r6, #0
 800542a:	d12c      	bne.n	8005486 <_scanf_chars+0xa6>
 800542c:	69a3      	ldr	r3, [r4, #24]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d129      	bne.n	8005486 <_scanf_chars+0xa6>
 8005432:	2001      	movs	r0, #1
 8005434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005438:	f000 fab0 	bl	800599c <__locale_ctype_ptr>
 800543c:	682b      	ldr	r3, [r5, #0]
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	4418      	add	r0, r3
 8005442:	7843      	ldrb	r3, [r0, #1]
 8005444:	071b      	lsls	r3, r3, #28
 8005446:	d4ef      	bmi.n	8005428 <_scanf_chars+0x48>
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	3601      	adds	r6, #1
 800544c:	06da      	lsls	r2, r3, #27
 800544e:	bf5e      	ittt	pl
 8005450:	682b      	ldrpl	r3, [r5, #0]
 8005452:	781b      	ldrbpl	r3, [r3, #0]
 8005454:	703b      	strbpl	r3, [r7, #0]
 8005456:	682a      	ldr	r2, [r5, #0]
 8005458:	686b      	ldr	r3, [r5, #4]
 800545a:	f102 0201 	add.w	r2, r2, #1
 800545e:	602a      	str	r2, [r5, #0]
 8005460:	68a2      	ldr	r2, [r4, #8]
 8005462:	f103 33ff 	add.w	r3, r3, #4294967295
 8005466:	f102 32ff 	add.w	r2, r2, #4294967295
 800546a:	606b      	str	r3, [r5, #4]
 800546c:	bf58      	it	pl
 800546e:	3701      	addpl	r7, #1
 8005470:	60a2      	str	r2, [r4, #8]
 8005472:	b142      	cbz	r2, 8005486 <_scanf_chars+0xa6>
 8005474:	2b00      	cmp	r3, #0
 8005476:	dcc9      	bgt.n	800540c <_scanf_chars+0x2c>
 8005478:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800547c:	4629      	mov	r1, r5
 800547e:	4640      	mov	r0, r8
 8005480:	4798      	blx	r3
 8005482:	2800      	cmp	r0, #0
 8005484:	d0c2      	beq.n	800540c <_scanf_chars+0x2c>
 8005486:	6823      	ldr	r3, [r4, #0]
 8005488:	f013 0310 	ands.w	r3, r3, #16
 800548c:	d105      	bne.n	800549a <_scanf_chars+0xba>
 800548e:	68e2      	ldr	r2, [r4, #12]
 8005490:	3201      	adds	r2, #1
 8005492:	60e2      	str	r2, [r4, #12]
 8005494:	69a2      	ldr	r2, [r4, #24]
 8005496:	b102      	cbz	r2, 800549a <_scanf_chars+0xba>
 8005498:	703b      	strb	r3, [r7, #0]
 800549a:	6923      	ldr	r3, [r4, #16]
 800549c:	2000      	movs	r0, #0
 800549e:	441e      	add	r6, r3
 80054a0:	6126      	str	r6, [r4, #16]
 80054a2:	e7c7      	b.n	8005434 <_scanf_chars+0x54>

080054a4 <_scanf_i>:
 80054a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a8:	460c      	mov	r4, r1
 80054aa:	469a      	mov	sl, r3
 80054ac:	4b74      	ldr	r3, [pc, #464]	; (8005680 <_scanf_i+0x1dc>)
 80054ae:	b087      	sub	sp, #28
 80054b0:	4683      	mov	fp, r0
 80054b2:	4616      	mov	r6, r2
 80054b4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80054b8:	ab03      	add	r3, sp, #12
 80054ba:	68a7      	ldr	r7, [r4, #8]
 80054bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80054c0:	4b70      	ldr	r3, [pc, #448]	; (8005684 <_scanf_i+0x1e0>)
 80054c2:	69a1      	ldr	r1, [r4, #24]
 80054c4:	4a70      	ldr	r2, [pc, #448]	; (8005688 <_scanf_i+0x1e4>)
 80054c6:	f104 091c 	add.w	r9, r4, #28
 80054ca:	2903      	cmp	r1, #3
 80054cc:	bf08      	it	eq
 80054ce:	461a      	moveq	r2, r3
 80054d0:	1e7b      	subs	r3, r7, #1
 80054d2:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80054d6:	bf84      	itt	hi
 80054d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80054dc:	60a3      	strhi	r3, [r4, #8]
 80054de:	6823      	ldr	r3, [r4, #0]
 80054e0:	bf88      	it	hi
 80054e2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80054e6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80054ea:	6023      	str	r3, [r4, #0]
 80054ec:	bf98      	it	ls
 80054ee:	2700      	movls	r7, #0
 80054f0:	464b      	mov	r3, r9
 80054f2:	f04f 0800 	mov.w	r8, #0
 80054f6:	9200      	str	r2, [sp, #0]
 80054f8:	bf88      	it	hi
 80054fa:	197f      	addhi	r7, r7, r5
 80054fc:	6831      	ldr	r1, [r6, #0]
 80054fe:	9301      	str	r3, [sp, #4]
 8005500:	ab03      	add	r3, sp, #12
 8005502:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005506:	2202      	movs	r2, #2
 8005508:	7809      	ldrb	r1, [r1, #0]
 800550a:	f000 fa67 	bl	80059dc <memchr>
 800550e:	9b01      	ldr	r3, [sp, #4]
 8005510:	b330      	cbz	r0, 8005560 <_scanf_i+0xbc>
 8005512:	f1b8 0f01 	cmp.w	r8, #1
 8005516:	d15a      	bne.n	80055ce <_scanf_i+0x12a>
 8005518:	6862      	ldr	r2, [r4, #4]
 800551a:	b92a      	cbnz	r2, 8005528 <_scanf_i+0x84>
 800551c:	2108      	movs	r1, #8
 800551e:	6822      	ldr	r2, [r4, #0]
 8005520:	6061      	str	r1, [r4, #4]
 8005522:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005526:	6022      	str	r2, [r4, #0]
 8005528:	6822      	ldr	r2, [r4, #0]
 800552a:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800552e:	6022      	str	r2, [r4, #0]
 8005530:	68a2      	ldr	r2, [r4, #8]
 8005532:	1e51      	subs	r1, r2, #1
 8005534:	60a1      	str	r1, [r4, #8]
 8005536:	b19a      	cbz	r2, 8005560 <_scanf_i+0xbc>
 8005538:	6832      	ldr	r2, [r6, #0]
 800553a:	1c5d      	adds	r5, r3, #1
 800553c:	1c51      	adds	r1, r2, #1
 800553e:	6031      	str	r1, [r6, #0]
 8005540:	7812      	ldrb	r2, [r2, #0]
 8005542:	701a      	strb	r2, [r3, #0]
 8005544:	6873      	ldr	r3, [r6, #4]
 8005546:	3b01      	subs	r3, #1
 8005548:	2b00      	cmp	r3, #0
 800554a:	6073      	str	r3, [r6, #4]
 800554c:	dc07      	bgt.n	800555e <_scanf_i+0xba>
 800554e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005552:	4631      	mov	r1, r6
 8005554:	4658      	mov	r0, fp
 8005556:	4798      	blx	r3
 8005558:	2800      	cmp	r0, #0
 800555a:	f040 8087 	bne.w	800566c <_scanf_i+0x1c8>
 800555e:	462b      	mov	r3, r5
 8005560:	f108 0801 	add.w	r8, r8, #1
 8005564:	f1b8 0f03 	cmp.w	r8, #3
 8005568:	d1c8      	bne.n	80054fc <_scanf_i+0x58>
 800556a:	6862      	ldr	r2, [r4, #4]
 800556c:	b90a      	cbnz	r2, 8005572 <_scanf_i+0xce>
 800556e:	220a      	movs	r2, #10
 8005570:	6062      	str	r2, [r4, #4]
 8005572:	6862      	ldr	r2, [r4, #4]
 8005574:	4945      	ldr	r1, [pc, #276]	; (800568c <_scanf_i+0x1e8>)
 8005576:	6960      	ldr	r0, [r4, #20]
 8005578:	1a89      	subs	r1, r1, r2
 800557a:	9301      	str	r3, [sp, #4]
 800557c:	f000 f888 	bl	8005690 <__sccl>
 8005580:	9b01      	ldr	r3, [sp, #4]
 8005582:	f04f 0800 	mov.w	r8, #0
 8005586:	461d      	mov	r5, r3
 8005588:	68a3      	ldr	r3, [r4, #8]
 800558a:	6822      	ldr	r2, [r4, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d03b      	beq.n	8005608 <_scanf_i+0x164>
 8005590:	6831      	ldr	r1, [r6, #0]
 8005592:	6960      	ldr	r0, [r4, #20]
 8005594:	f891 c000 	ldrb.w	ip, [r1]
 8005598:	f810 000c 	ldrb.w	r0, [r0, ip]
 800559c:	2800      	cmp	r0, #0
 800559e:	d033      	beq.n	8005608 <_scanf_i+0x164>
 80055a0:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80055a4:	d121      	bne.n	80055ea <_scanf_i+0x146>
 80055a6:	0510      	lsls	r0, r2, #20
 80055a8:	d51f      	bpl.n	80055ea <_scanf_i+0x146>
 80055aa:	f108 0801 	add.w	r8, r8, #1
 80055ae:	b117      	cbz	r7, 80055b6 <_scanf_i+0x112>
 80055b0:	3301      	adds	r3, #1
 80055b2:	3f01      	subs	r7, #1
 80055b4:	60a3      	str	r3, [r4, #8]
 80055b6:	6873      	ldr	r3, [r6, #4]
 80055b8:	3b01      	subs	r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	6073      	str	r3, [r6, #4]
 80055be:	dd1c      	ble.n	80055fa <_scanf_i+0x156>
 80055c0:	6833      	ldr	r3, [r6, #0]
 80055c2:	3301      	adds	r3, #1
 80055c4:	6033      	str	r3, [r6, #0]
 80055c6:	68a3      	ldr	r3, [r4, #8]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	60a3      	str	r3, [r4, #8]
 80055cc:	e7dc      	b.n	8005588 <_scanf_i+0xe4>
 80055ce:	f1b8 0f02 	cmp.w	r8, #2
 80055d2:	d1ad      	bne.n	8005530 <_scanf_i+0x8c>
 80055d4:	6822      	ldr	r2, [r4, #0]
 80055d6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80055da:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80055de:	d1bf      	bne.n	8005560 <_scanf_i+0xbc>
 80055e0:	2110      	movs	r1, #16
 80055e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055e6:	6061      	str	r1, [r4, #4]
 80055e8:	e7a1      	b.n	800552e <_scanf_i+0x8a>
 80055ea:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80055ee:	6022      	str	r2, [r4, #0]
 80055f0:	780b      	ldrb	r3, [r1, #0]
 80055f2:	3501      	adds	r5, #1
 80055f4:	f805 3c01 	strb.w	r3, [r5, #-1]
 80055f8:	e7dd      	b.n	80055b6 <_scanf_i+0x112>
 80055fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80055fe:	4631      	mov	r1, r6
 8005600:	4658      	mov	r0, fp
 8005602:	4798      	blx	r3
 8005604:	2800      	cmp	r0, #0
 8005606:	d0de      	beq.n	80055c6 <_scanf_i+0x122>
 8005608:	6823      	ldr	r3, [r4, #0]
 800560a:	05d9      	lsls	r1, r3, #23
 800560c:	d50c      	bpl.n	8005628 <_scanf_i+0x184>
 800560e:	454d      	cmp	r5, r9
 8005610:	d908      	bls.n	8005624 <_scanf_i+0x180>
 8005612:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005616:	1e6f      	subs	r7, r5, #1
 8005618:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800561c:	4632      	mov	r2, r6
 800561e:	4658      	mov	r0, fp
 8005620:	4798      	blx	r3
 8005622:	463d      	mov	r5, r7
 8005624:	454d      	cmp	r5, r9
 8005626:	d029      	beq.n	800567c <_scanf_i+0x1d8>
 8005628:	6822      	ldr	r2, [r4, #0]
 800562a:	f012 0210 	ands.w	r2, r2, #16
 800562e:	d113      	bne.n	8005658 <_scanf_i+0x1b4>
 8005630:	702a      	strb	r2, [r5, #0]
 8005632:	6863      	ldr	r3, [r4, #4]
 8005634:	4649      	mov	r1, r9
 8005636:	4658      	mov	r0, fp
 8005638:	9e00      	ldr	r6, [sp, #0]
 800563a:	47b0      	blx	r6
 800563c:	f8da 3000 	ldr.w	r3, [sl]
 8005640:	6821      	ldr	r1, [r4, #0]
 8005642:	1d1a      	adds	r2, r3, #4
 8005644:	f8ca 2000 	str.w	r2, [sl]
 8005648:	f011 0f20 	tst.w	r1, #32
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	d010      	beq.n	8005672 <_scanf_i+0x1ce>
 8005650:	6018      	str	r0, [r3, #0]
 8005652:	68e3      	ldr	r3, [r4, #12]
 8005654:	3301      	adds	r3, #1
 8005656:	60e3      	str	r3, [r4, #12]
 8005658:	2000      	movs	r0, #0
 800565a:	eba5 0509 	sub.w	r5, r5, r9
 800565e:	44a8      	add	r8, r5
 8005660:	6925      	ldr	r5, [r4, #16]
 8005662:	4445      	add	r5, r8
 8005664:	6125      	str	r5, [r4, #16]
 8005666:	b007      	add	sp, #28
 8005668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800566c:	f04f 0800 	mov.w	r8, #0
 8005670:	e7ca      	b.n	8005608 <_scanf_i+0x164>
 8005672:	07ca      	lsls	r2, r1, #31
 8005674:	bf4c      	ite	mi
 8005676:	8018      	strhmi	r0, [r3, #0]
 8005678:	6018      	strpl	r0, [r3, #0]
 800567a:	e7ea      	b.n	8005652 <_scanf_i+0x1ae>
 800567c:	2001      	movs	r0, #1
 800567e:	e7f2      	b.n	8005666 <_scanf_i+0x1c2>
 8005680:	08005c30 	.word	0x08005c30
 8005684:	080057e9 	.word	0x080057e9
 8005688:	08005901 	.word	0x08005901
 800568c:	08005eef 	.word	0x08005eef

08005690 <__sccl>:
 8005690:	b570      	push	{r4, r5, r6, lr}
 8005692:	780b      	ldrb	r3, [r1, #0]
 8005694:	1e44      	subs	r4, r0, #1
 8005696:	2b5e      	cmp	r3, #94	; 0x5e
 8005698:	bf13      	iteet	ne
 800569a:	1c4a      	addne	r2, r1, #1
 800569c:	1c8a      	addeq	r2, r1, #2
 800569e:	784b      	ldrbeq	r3, [r1, #1]
 80056a0:	2100      	movne	r1, #0
 80056a2:	bf08      	it	eq
 80056a4:	2101      	moveq	r1, #1
 80056a6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80056aa:	f804 1f01 	strb.w	r1, [r4, #1]!
 80056ae:	42ac      	cmp	r4, r5
 80056b0:	d1fb      	bne.n	80056aa <__sccl+0x1a>
 80056b2:	b913      	cbnz	r3, 80056ba <__sccl+0x2a>
 80056b4:	3a01      	subs	r2, #1
 80056b6:	4610      	mov	r0, r2
 80056b8:	bd70      	pop	{r4, r5, r6, pc}
 80056ba:	f081 0401 	eor.w	r4, r1, #1
 80056be:	54c4      	strb	r4, [r0, r3]
 80056c0:	1c51      	adds	r1, r2, #1
 80056c2:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80056c6:	1e4e      	subs	r6, r1, #1
 80056c8:	2d2d      	cmp	r5, #45	; 0x2d
 80056ca:	460a      	mov	r2, r1
 80056cc:	d006      	beq.n	80056dc <__sccl+0x4c>
 80056ce:	2d5d      	cmp	r5, #93	; 0x5d
 80056d0:	d0f1      	beq.n	80056b6 <__sccl+0x26>
 80056d2:	b90d      	cbnz	r5, 80056d8 <__sccl+0x48>
 80056d4:	4632      	mov	r2, r6
 80056d6:	e7ee      	b.n	80056b6 <__sccl+0x26>
 80056d8:	462b      	mov	r3, r5
 80056da:	e7f0      	b.n	80056be <__sccl+0x2e>
 80056dc:	780e      	ldrb	r6, [r1, #0]
 80056de:	2e5d      	cmp	r6, #93	; 0x5d
 80056e0:	d0fa      	beq.n	80056d8 <__sccl+0x48>
 80056e2:	42b3      	cmp	r3, r6
 80056e4:	dcf8      	bgt.n	80056d8 <__sccl+0x48>
 80056e6:	3301      	adds	r3, #1
 80056e8:	429e      	cmp	r6, r3
 80056ea:	54c4      	strb	r4, [r0, r3]
 80056ec:	dcfb      	bgt.n	80056e6 <__sccl+0x56>
 80056ee:	3102      	adds	r1, #2
 80056f0:	e7e7      	b.n	80056c2 <__sccl+0x32>

080056f2 <_strtol_l.isra.0>:
 80056f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056f6:	4680      	mov	r8, r0
 80056f8:	4689      	mov	r9, r1
 80056fa:	4692      	mov	sl, r2
 80056fc:	461e      	mov	r6, r3
 80056fe:	460f      	mov	r7, r1
 8005700:	463d      	mov	r5, r7
 8005702:	9808      	ldr	r0, [sp, #32]
 8005704:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005708:	f000 f944 	bl	8005994 <__locale_ctype_ptr_l>
 800570c:	4420      	add	r0, r4
 800570e:	7843      	ldrb	r3, [r0, #1]
 8005710:	f013 0308 	ands.w	r3, r3, #8
 8005714:	d132      	bne.n	800577c <_strtol_l.isra.0+0x8a>
 8005716:	2c2d      	cmp	r4, #45	; 0x2d
 8005718:	d132      	bne.n	8005780 <_strtol_l.isra.0+0x8e>
 800571a:	2201      	movs	r2, #1
 800571c:	787c      	ldrb	r4, [r7, #1]
 800571e:	1cbd      	adds	r5, r7, #2
 8005720:	2e00      	cmp	r6, #0
 8005722:	d05d      	beq.n	80057e0 <_strtol_l.isra.0+0xee>
 8005724:	2e10      	cmp	r6, #16
 8005726:	d109      	bne.n	800573c <_strtol_l.isra.0+0x4a>
 8005728:	2c30      	cmp	r4, #48	; 0x30
 800572a:	d107      	bne.n	800573c <_strtol_l.isra.0+0x4a>
 800572c:	782b      	ldrb	r3, [r5, #0]
 800572e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005732:	2b58      	cmp	r3, #88	; 0x58
 8005734:	d14f      	bne.n	80057d6 <_strtol_l.isra.0+0xe4>
 8005736:	2610      	movs	r6, #16
 8005738:	786c      	ldrb	r4, [r5, #1]
 800573a:	3502      	adds	r5, #2
 800573c:	2a00      	cmp	r2, #0
 800573e:	bf14      	ite	ne
 8005740:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005744:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005748:	2700      	movs	r7, #0
 800574a:	fbb1 fcf6 	udiv	ip, r1, r6
 800574e:	4638      	mov	r0, r7
 8005750:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005754:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005758:	2b09      	cmp	r3, #9
 800575a:	d817      	bhi.n	800578c <_strtol_l.isra.0+0x9a>
 800575c:	461c      	mov	r4, r3
 800575e:	42a6      	cmp	r6, r4
 8005760:	dd23      	ble.n	80057aa <_strtol_l.isra.0+0xb8>
 8005762:	1c7b      	adds	r3, r7, #1
 8005764:	d007      	beq.n	8005776 <_strtol_l.isra.0+0x84>
 8005766:	4584      	cmp	ip, r0
 8005768:	d31c      	bcc.n	80057a4 <_strtol_l.isra.0+0xb2>
 800576a:	d101      	bne.n	8005770 <_strtol_l.isra.0+0x7e>
 800576c:	45a6      	cmp	lr, r4
 800576e:	db19      	blt.n	80057a4 <_strtol_l.isra.0+0xb2>
 8005770:	2701      	movs	r7, #1
 8005772:	fb00 4006 	mla	r0, r0, r6, r4
 8005776:	f815 4b01 	ldrb.w	r4, [r5], #1
 800577a:	e7eb      	b.n	8005754 <_strtol_l.isra.0+0x62>
 800577c:	462f      	mov	r7, r5
 800577e:	e7bf      	b.n	8005700 <_strtol_l.isra.0+0xe>
 8005780:	2c2b      	cmp	r4, #43	; 0x2b
 8005782:	bf04      	itt	eq
 8005784:	1cbd      	addeq	r5, r7, #2
 8005786:	787c      	ldrbeq	r4, [r7, #1]
 8005788:	461a      	mov	r2, r3
 800578a:	e7c9      	b.n	8005720 <_strtol_l.isra.0+0x2e>
 800578c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005790:	2b19      	cmp	r3, #25
 8005792:	d801      	bhi.n	8005798 <_strtol_l.isra.0+0xa6>
 8005794:	3c37      	subs	r4, #55	; 0x37
 8005796:	e7e2      	b.n	800575e <_strtol_l.isra.0+0x6c>
 8005798:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800579c:	2b19      	cmp	r3, #25
 800579e:	d804      	bhi.n	80057aa <_strtol_l.isra.0+0xb8>
 80057a0:	3c57      	subs	r4, #87	; 0x57
 80057a2:	e7dc      	b.n	800575e <_strtol_l.isra.0+0x6c>
 80057a4:	f04f 37ff 	mov.w	r7, #4294967295
 80057a8:	e7e5      	b.n	8005776 <_strtol_l.isra.0+0x84>
 80057aa:	1c7b      	adds	r3, r7, #1
 80057ac:	d108      	bne.n	80057c0 <_strtol_l.isra.0+0xce>
 80057ae:	2322      	movs	r3, #34	; 0x22
 80057b0:	4608      	mov	r0, r1
 80057b2:	f8c8 3000 	str.w	r3, [r8]
 80057b6:	f1ba 0f00 	cmp.w	sl, #0
 80057ba:	d107      	bne.n	80057cc <_strtol_l.isra.0+0xda>
 80057bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c0:	b102      	cbz	r2, 80057c4 <_strtol_l.isra.0+0xd2>
 80057c2:	4240      	negs	r0, r0
 80057c4:	f1ba 0f00 	cmp.w	sl, #0
 80057c8:	d0f8      	beq.n	80057bc <_strtol_l.isra.0+0xca>
 80057ca:	b10f      	cbz	r7, 80057d0 <_strtol_l.isra.0+0xde>
 80057cc:	f105 39ff 	add.w	r9, r5, #4294967295
 80057d0:	f8ca 9000 	str.w	r9, [sl]
 80057d4:	e7f2      	b.n	80057bc <_strtol_l.isra.0+0xca>
 80057d6:	2430      	movs	r4, #48	; 0x30
 80057d8:	2e00      	cmp	r6, #0
 80057da:	d1af      	bne.n	800573c <_strtol_l.isra.0+0x4a>
 80057dc:	2608      	movs	r6, #8
 80057de:	e7ad      	b.n	800573c <_strtol_l.isra.0+0x4a>
 80057e0:	2c30      	cmp	r4, #48	; 0x30
 80057e2:	d0a3      	beq.n	800572c <_strtol_l.isra.0+0x3a>
 80057e4:	260a      	movs	r6, #10
 80057e6:	e7a9      	b.n	800573c <_strtol_l.isra.0+0x4a>

080057e8 <_strtol_r>:
 80057e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057ea:	4c06      	ldr	r4, [pc, #24]	; (8005804 <_strtol_r+0x1c>)
 80057ec:	4d06      	ldr	r5, [pc, #24]	; (8005808 <_strtol_r+0x20>)
 80057ee:	6824      	ldr	r4, [r4, #0]
 80057f0:	6a24      	ldr	r4, [r4, #32]
 80057f2:	2c00      	cmp	r4, #0
 80057f4:	bf08      	it	eq
 80057f6:	462c      	moveq	r4, r5
 80057f8:	9400      	str	r4, [sp, #0]
 80057fa:	f7ff ff7a 	bl	80056f2 <_strtol_l.isra.0>
 80057fe:	b003      	add	sp, #12
 8005800:	bd30      	pop	{r4, r5, pc}
 8005802:	bf00      	nop
 8005804:	2000011c 	.word	0x2000011c
 8005808:	20000180 	.word	0x20000180

0800580c <_strtoul_l.isra.0>:
 800580c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005810:	4680      	mov	r8, r0
 8005812:	4689      	mov	r9, r1
 8005814:	4692      	mov	sl, r2
 8005816:	461e      	mov	r6, r3
 8005818:	460f      	mov	r7, r1
 800581a:	463d      	mov	r5, r7
 800581c:	9808      	ldr	r0, [sp, #32]
 800581e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005822:	f000 f8b7 	bl	8005994 <__locale_ctype_ptr_l>
 8005826:	4420      	add	r0, r4
 8005828:	7843      	ldrb	r3, [r0, #1]
 800582a:	f013 0308 	ands.w	r3, r3, #8
 800582e:	d130      	bne.n	8005892 <_strtoul_l.isra.0+0x86>
 8005830:	2c2d      	cmp	r4, #45	; 0x2d
 8005832:	d130      	bne.n	8005896 <_strtoul_l.isra.0+0x8a>
 8005834:	2101      	movs	r1, #1
 8005836:	787c      	ldrb	r4, [r7, #1]
 8005838:	1cbd      	adds	r5, r7, #2
 800583a:	2e00      	cmp	r6, #0
 800583c:	d05c      	beq.n	80058f8 <_strtoul_l.isra.0+0xec>
 800583e:	2e10      	cmp	r6, #16
 8005840:	d109      	bne.n	8005856 <_strtoul_l.isra.0+0x4a>
 8005842:	2c30      	cmp	r4, #48	; 0x30
 8005844:	d107      	bne.n	8005856 <_strtoul_l.isra.0+0x4a>
 8005846:	782b      	ldrb	r3, [r5, #0]
 8005848:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800584c:	2b58      	cmp	r3, #88	; 0x58
 800584e:	d14e      	bne.n	80058ee <_strtoul_l.isra.0+0xe2>
 8005850:	2610      	movs	r6, #16
 8005852:	786c      	ldrb	r4, [r5, #1]
 8005854:	3502      	adds	r5, #2
 8005856:	f04f 32ff 	mov.w	r2, #4294967295
 800585a:	fbb2 f2f6 	udiv	r2, r2, r6
 800585e:	2300      	movs	r3, #0
 8005860:	fb06 fc02 	mul.w	ip, r6, r2
 8005864:	4618      	mov	r0, r3
 8005866:	ea6f 0c0c 	mvn.w	ip, ip
 800586a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800586e:	2f09      	cmp	r7, #9
 8005870:	d817      	bhi.n	80058a2 <_strtoul_l.isra.0+0x96>
 8005872:	463c      	mov	r4, r7
 8005874:	42a6      	cmp	r6, r4
 8005876:	dd23      	ble.n	80058c0 <_strtoul_l.isra.0+0xb4>
 8005878:	2b00      	cmp	r3, #0
 800587a:	db1e      	blt.n	80058ba <_strtoul_l.isra.0+0xae>
 800587c:	4282      	cmp	r2, r0
 800587e:	d31c      	bcc.n	80058ba <_strtoul_l.isra.0+0xae>
 8005880:	d101      	bne.n	8005886 <_strtoul_l.isra.0+0x7a>
 8005882:	45a4      	cmp	ip, r4
 8005884:	db19      	blt.n	80058ba <_strtoul_l.isra.0+0xae>
 8005886:	2301      	movs	r3, #1
 8005888:	fb00 4006 	mla	r0, r0, r6, r4
 800588c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005890:	e7eb      	b.n	800586a <_strtoul_l.isra.0+0x5e>
 8005892:	462f      	mov	r7, r5
 8005894:	e7c1      	b.n	800581a <_strtoul_l.isra.0+0xe>
 8005896:	2c2b      	cmp	r4, #43	; 0x2b
 8005898:	bf04      	itt	eq
 800589a:	1cbd      	addeq	r5, r7, #2
 800589c:	787c      	ldrbeq	r4, [r7, #1]
 800589e:	4619      	mov	r1, r3
 80058a0:	e7cb      	b.n	800583a <_strtoul_l.isra.0+0x2e>
 80058a2:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80058a6:	2f19      	cmp	r7, #25
 80058a8:	d801      	bhi.n	80058ae <_strtoul_l.isra.0+0xa2>
 80058aa:	3c37      	subs	r4, #55	; 0x37
 80058ac:	e7e2      	b.n	8005874 <_strtoul_l.isra.0+0x68>
 80058ae:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80058b2:	2f19      	cmp	r7, #25
 80058b4:	d804      	bhi.n	80058c0 <_strtoul_l.isra.0+0xb4>
 80058b6:	3c57      	subs	r4, #87	; 0x57
 80058b8:	e7dc      	b.n	8005874 <_strtoul_l.isra.0+0x68>
 80058ba:	f04f 33ff 	mov.w	r3, #4294967295
 80058be:	e7e5      	b.n	800588c <_strtoul_l.isra.0+0x80>
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	da09      	bge.n	80058d8 <_strtoul_l.isra.0+0xcc>
 80058c4:	2322      	movs	r3, #34	; 0x22
 80058c6:	f04f 30ff 	mov.w	r0, #4294967295
 80058ca:	f8c8 3000 	str.w	r3, [r8]
 80058ce:	f1ba 0f00 	cmp.w	sl, #0
 80058d2:	d107      	bne.n	80058e4 <_strtoul_l.isra.0+0xd8>
 80058d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d8:	b101      	cbz	r1, 80058dc <_strtoul_l.isra.0+0xd0>
 80058da:	4240      	negs	r0, r0
 80058dc:	f1ba 0f00 	cmp.w	sl, #0
 80058e0:	d0f8      	beq.n	80058d4 <_strtoul_l.isra.0+0xc8>
 80058e2:	b10b      	cbz	r3, 80058e8 <_strtoul_l.isra.0+0xdc>
 80058e4:	f105 39ff 	add.w	r9, r5, #4294967295
 80058e8:	f8ca 9000 	str.w	r9, [sl]
 80058ec:	e7f2      	b.n	80058d4 <_strtoul_l.isra.0+0xc8>
 80058ee:	2430      	movs	r4, #48	; 0x30
 80058f0:	2e00      	cmp	r6, #0
 80058f2:	d1b0      	bne.n	8005856 <_strtoul_l.isra.0+0x4a>
 80058f4:	2608      	movs	r6, #8
 80058f6:	e7ae      	b.n	8005856 <_strtoul_l.isra.0+0x4a>
 80058f8:	2c30      	cmp	r4, #48	; 0x30
 80058fa:	d0a4      	beq.n	8005846 <_strtoul_l.isra.0+0x3a>
 80058fc:	260a      	movs	r6, #10
 80058fe:	e7aa      	b.n	8005856 <_strtoul_l.isra.0+0x4a>

08005900 <_strtoul_r>:
 8005900:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005902:	4c06      	ldr	r4, [pc, #24]	; (800591c <_strtoul_r+0x1c>)
 8005904:	4d06      	ldr	r5, [pc, #24]	; (8005920 <_strtoul_r+0x20>)
 8005906:	6824      	ldr	r4, [r4, #0]
 8005908:	6a24      	ldr	r4, [r4, #32]
 800590a:	2c00      	cmp	r4, #0
 800590c:	bf08      	it	eq
 800590e:	462c      	moveq	r4, r5
 8005910:	9400      	str	r4, [sp, #0]
 8005912:	f7ff ff7b 	bl	800580c <_strtoul_l.isra.0>
 8005916:	b003      	add	sp, #12
 8005918:	bd30      	pop	{r4, r5, pc}
 800591a:	bf00      	nop
 800591c:	2000011c 	.word	0x2000011c
 8005920:	20000180 	.word	0x20000180

08005924 <__submore>:
 8005924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005928:	460c      	mov	r4, r1
 800592a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800592c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005930:	4299      	cmp	r1, r3
 8005932:	d11b      	bne.n	800596c <__submore+0x48>
 8005934:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005938:	f000 f8b6 	bl	8005aa8 <_malloc_r>
 800593c:	b918      	cbnz	r0, 8005946 <__submore+0x22>
 800593e:	f04f 30ff 	mov.w	r0, #4294967295
 8005942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005946:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800594a:	63a3      	str	r3, [r4, #56]	; 0x38
 800594c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005950:	6360      	str	r0, [r4, #52]	; 0x34
 8005952:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005956:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800595a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800595e:	7043      	strb	r3, [r0, #1]
 8005960:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005964:	7003      	strb	r3, [r0, #0]
 8005966:	6020      	str	r0, [r4, #0]
 8005968:	2000      	movs	r0, #0
 800596a:	e7ea      	b.n	8005942 <__submore+0x1e>
 800596c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800596e:	0077      	lsls	r7, r6, #1
 8005970:	463a      	mov	r2, r7
 8005972:	f000 f8f3 	bl	8005b5c <_realloc_r>
 8005976:	4605      	mov	r5, r0
 8005978:	2800      	cmp	r0, #0
 800597a:	d0e0      	beq.n	800593e <__submore+0x1a>
 800597c:	eb00 0806 	add.w	r8, r0, r6
 8005980:	4601      	mov	r1, r0
 8005982:	4632      	mov	r2, r6
 8005984:	4640      	mov	r0, r8
 8005986:	f000 f837 	bl	80059f8 <memcpy>
 800598a:	f8c4 8000 	str.w	r8, [r4]
 800598e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8005992:	e7e9      	b.n	8005968 <__submore+0x44>

08005994 <__locale_ctype_ptr_l>:
 8005994:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005998:	4770      	bx	lr
	...

0800599c <__locale_ctype_ptr>:
 800599c:	4b04      	ldr	r3, [pc, #16]	; (80059b0 <__locale_ctype_ptr+0x14>)
 800599e:	4a05      	ldr	r2, [pc, #20]	; (80059b4 <__locale_ctype_ptr+0x18>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	bf08      	it	eq
 80059a8:	4613      	moveq	r3, r2
 80059aa:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80059ae:	4770      	bx	lr
 80059b0:	2000011c 	.word	0x2000011c
 80059b4:	20000180 	.word	0x20000180

080059b8 <__ascii_mbtowc>:
 80059b8:	b082      	sub	sp, #8
 80059ba:	b901      	cbnz	r1, 80059be <__ascii_mbtowc+0x6>
 80059bc:	a901      	add	r1, sp, #4
 80059be:	b142      	cbz	r2, 80059d2 <__ascii_mbtowc+0x1a>
 80059c0:	b14b      	cbz	r3, 80059d6 <__ascii_mbtowc+0x1e>
 80059c2:	7813      	ldrb	r3, [r2, #0]
 80059c4:	600b      	str	r3, [r1, #0]
 80059c6:	7812      	ldrb	r2, [r2, #0]
 80059c8:	1c10      	adds	r0, r2, #0
 80059ca:	bf18      	it	ne
 80059cc:	2001      	movne	r0, #1
 80059ce:	b002      	add	sp, #8
 80059d0:	4770      	bx	lr
 80059d2:	4610      	mov	r0, r2
 80059d4:	e7fb      	b.n	80059ce <__ascii_mbtowc+0x16>
 80059d6:	f06f 0001 	mvn.w	r0, #1
 80059da:	e7f8      	b.n	80059ce <__ascii_mbtowc+0x16>

080059dc <memchr>:
 80059dc:	b510      	push	{r4, lr}
 80059de:	b2c9      	uxtb	r1, r1
 80059e0:	4402      	add	r2, r0
 80059e2:	4290      	cmp	r0, r2
 80059e4:	4603      	mov	r3, r0
 80059e6:	d101      	bne.n	80059ec <memchr+0x10>
 80059e8:	2300      	movs	r3, #0
 80059ea:	e003      	b.n	80059f4 <memchr+0x18>
 80059ec:	781c      	ldrb	r4, [r3, #0]
 80059ee:	3001      	adds	r0, #1
 80059f0:	428c      	cmp	r4, r1
 80059f2:	d1f6      	bne.n	80059e2 <memchr+0x6>
 80059f4:	4618      	mov	r0, r3
 80059f6:	bd10      	pop	{r4, pc}

080059f8 <memcpy>:
 80059f8:	b510      	push	{r4, lr}
 80059fa:	1e43      	subs	r3, r0, #1
 80059fc:	440a      	add	r2, r1
 80059fe:	4291      	cmp	r1, r2
 8005a00:	d100      	bne.n	8005a04 <memcpy+0xc>
 8005a02:	bd10      	pop	{r4, pc}
 8005a04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a0c:	e7f7      	b.n	80059fe <memcpy+0x6>
	...

08005a10 <_free_r>:
 8005a10:	b538      	push	{r3, r4, r5, lr}
 8005a12:	4605      	mov	r5, r0
 8005a14:	2900      	cmp	r1, #0
 8005a16:	d043      	beq.n	8005aa0 <_free_r+0x90>
 8005a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a1c:	1f0c      	subs	r4, r1, #4
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	bfb8      	it	lt
 8005a22:	18e4      	addlt	r4, r4, r3
 8005a24:	f000 f8dd 	bl	8005be2 <__malloc_lock>
 8005a28:	4a1e      	ldr	r2, [pc, #120]	; (8005aa4 <_free_r+0x94>)
 8005a2a:	6813      	ldr	r3, [r2, #0]
 8005a2c:	4610      	mov	r0, r2
 8005a2e:	b933      	cbnz	r3, 8005a3e <_free_r+0x2e>
 8005a30:	6063      	str	r3, [r4, #4]
 8005a32:	6014      	str	r4, [r2, #0]
 8005a34:	4628      	mov	r0, r5
 8005a36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a3a:	f000 b8d3 	b.w	8005be4 <__malloc_unlock>
 8005a3e:	42a3      	cmp	r3, r4
 8005a40:	d90b      	bls.n	8005a5a <_free_r+0x4a>
 8005a42:	6821      	ldr	r1, [r4, #0]
 8005a44:	1862      	adds	r2, r4, r1
 8005a46:	4293      	cmp	r3, r2
 8005a48:	bf01      	itttt	eq
 8005a4a:	681a      	ldreq	r2, [r3, #0]
 8005a4c:	685b      	ldreq	r3, [r3, #4]
 8005a4e:	1852      	addeq	r2, r2, r1
 8005a50:	6022      	streq	r2, [r4, #0]
 8005a52:	6063      	str	r3, [r4, #4]
 8005a54:	6004      	str	r4, [r0, #0]
 8005a56:	e7ed      	b.n	8005a34 <_free_r+0x24>
 8005a58:	4613      	mov	r3, r2
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	b10a      	cbz	r2, 8005a62 <_free_r+0x52>
 8005a5e:	42a2      	cmp	r2, r4
 8005a60:	d9fa      	bls.n	8005a58 <_free_r+0x48>
 8005a62:	6819      	ldr	r1, [r3, #0]
 8005a64:	1858      	adds	r0, r3, r1
 8005a66:	42a0      	cmp	r0, r4
 8005a68:	d10b      	bne.n	8005a82 <_free_r+0x72>
 8005a6a:	6820      	ldr	r0, [r4, #0]
 8005a6c:	4401      	add	r1, r0
 8005a6e:	1858      	adds	r0, r3, r1
 8005a70:	4282      	cmp	r2, r0
 8005a72:	6019      	str	r1, [r3, #0]
 8005a74:	d1de      	bne.n	8005a34 <_free_r+0x24>
 8005a76:	6810      	ldr	r0, [r2, #0]
 8005a78:	6852      	ldr	r2, [r2, #4]
 8005a7a:	4401      	add	r1, r0
 8005a7c:	6019      	str	r1, [r3, #0]
 8005a7e:	605a      	str	r2, [r3, #4]
 8005a80:	e7d8      	b.n	8005a34 <_free_r+0x24>
 8005a82:	d902      	bls.n	8005a8a <_free_r+0x7a>
 8005a84:	230c      	movs	r3, #12
 8005a86:	602b      	str	r3, [r5, #0]
 8005a88:	e7d4      	b.n	8005a34 <_free_r+0x24>
 8005a8a:	6820      	ldr	r0, [r4, #0]
 8005a8c:	1821      	adds	r1, r4, r0
 8005a8e:	428a      	cmp	r2, r1
 8005a90:	bf01      	itttt	eq
 8005a92:	6811      	ldreq	r1, [r2, #0]
 8005a94:	6852      	ldreq	r2, [r2, #4]
 8005a96:	1809      	addeq	r1, r1, r0
 8005a98:	6021      	streq	r1, [r4, #0]
 8005a9a:	6062      	str	r2, [r4, #4]
 8005a9c:	605c      	str	r4, [r3, #4]
 8005a9e:	e7c9      	b.n	8005a34 <_free_r+0x24>
 8005aa0:	bd38      	pop	{r3, r4, r5, pc}
 8005aa2:	bf00      	nop
 8005aa4:	2000030c 	.word	0x2000030c

08005aa8 <_malloc_r>:
 8005aa8:	b570      	push	{r4, r5, r6, lr}
 8005aaa:	1ccd      	adds	r5, r1, #3
 8005aac:	f025 0503 	bic.w	r5, r5, #3
 8005ab0:	3508      	adds	r5, #8
 8005ab2:	2d0c      	cmp	r5, #12
 8005ab4:	bf38      	it	cc
 8005ab6:	250c      	movcc	r5, #12
 8005ab8:	2d00      	cmp	r5, #0
 8005aba:	4606      	mov	r6, r0
 8005abc:	db01      	blt.n	8005ac2 <_malloc_r+0x1a>
 8005abe:	42a9      	cmp	r1, r5
 8005ac0:	d903      	bls.n	8005aca <_malloc_r+0x22>
 8005ac2:	230c      	movs	r3, #12
 8005ac4:	6033      	str	r3, [r6, #0]
 8005ac6:	2000      	movs	r0, #0
 8005ac8:	bd70      	pop	{r4, r5, r6, pc}
 8005aca:	f000 f88a 	bl	8005be2 <__malloc_lock>
 8005ace:	4a21      	ldr	r2, [pc, #132]	; (8005b54 <_malloc_r+0xac>)
 8005ad0:	6814      	ldr	r4, [r2, #0]
 8005ad2:	4621      	mov	r1, r4
 8005ad4:	b991      	cbnz	r1, 8005afc <_malloc_r+0x54>
 8005ad6:	4c20      	ldr	r4, [pc, #128]	; (8005b58 <_malloc_r+0xb0>)
 8005ad8:	6823      	ldr	r3, [r4, #0]
 8005ada:	b91b      	cbnz	r3, 8005ae4 <_malloc_r+0x3c>
 8005adc:	4630      	mov	r0, r6
 8005ade:	f000 f863 	bl	8005ba8 <_sbrk_r>
 8005ae2:	6020      	str	r0, [r4, #0]
 8005ae4:	4629      	mov	r1, r5
 8005ae6:	4630      	mov	r0, r6
 8005ae8:	f000 f85e 	bl	8005ba8 <_sbrk_r>
 8005aec:	1c43      	adds	r3, r0, #1
 8005aee:	d124      	bne.n	8005b3a <_malloc_r+0x92>
 8005af0:	230c      	movs	r3, #12
 8005af2:	4630      	mov	r0, r6
 8005af4:	6033      	str	r3, [r6, #0]
 8005af6:	f000 f875 	bl	8005be4 <__malloc_unlock>
 8005afa:	e7e4      	b.n	8005ac6 <_malloc_r+0x1e>
 8005afc:	680b      	ldr	r3, [r1, #0]
 8005afe:	1b5b      	subs	r3, r3, r5
 8005b00:	d418      	bmi.n	8005b34 <_malloc_r+0x8c>
 8005b02:	2b0b      	cmp	r3, #11
 8005b04:	d90f      	bls.n	8005b26 <_malloc_r+0x7e>
 8005b06:	600b      	str	r3, [r1, #0]
 8005b08:	18cc      	adds	r4, r1, r3
 8005b0a:	50cd      	str	r5, [r1, r3]
 8005b0c:	4630      	mov	r0, r6
 8005b0e:	f000 f869 	bl	8005be4 <__malloc_unlock>
 8005b12:	f104 000b 	add.w	r0, r4, #11
 8005b16:	1d23      	adds	r3, r4, #4
 8005b18:	f020 0007 	bic.w	r0, r0, #7
 8005b1c:	1ac3      	subs	r3, r0, r3
 8005b1e:	d0d3      	beq.n	8005ac8 <_malloc_r+0x20>
 8005b20:	425a      	negs	r2, r3
 8005b22:	50e2      	str	r2, [r4, r3]
 8005b24:	e7d0      	b.n	8005ac8 <_malloc_r+0x20>
 8005b26:	684b      	ldr	r3, [r1, #4]
 8005b28:	428c      	cmp	r4, r1
 8005b2a:	bf16      	itet	ne
 8005b2c:	6063      	strne	r3, [r4, #4]
 8005b2e:	6013      	streq	r3, [r2, #0]
 8005b30:	460c      	movne	r4, r1
 8005b32:	e7eb      	b.n	8005b0c <_malloc_r+0x64>
 8005b34:	460c      	mov	r4, r1
 8005b36:	6849      	ldr	r1, [r1, #4]
 8005b38:	e7cc      	b.n	8005ad4 <_malloc_r+0x2c>
 8005b3a:	1cc4      	adds	r4, r0, #3
 8005b3c:	f024 0403 	bic.w	r4, r4, #3
 8005b40:	42a0      	cmp	r0, r4
 8005b42:	d005      	beq.n	8005b50 <_malloc_r+0xa8>
 8005b44:	1a21      	subs	r1, r4, r0
 8005b46:	4630      	mov	r0, r6
 8005b48:	f000 f82e 	bl	8005ba8 <_sbrk_r>
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d0cf      	beq.n	8005af0 <_malloc_r+0x48>
 8005b50:	6025      	str	r5, [r4, #0]
 8005b52:	e7db      	b.n	8005b0c <_malloc_r+0x64>
 8005b54:	2000030c 	.word	0x2000030c
 8005b58:	20000310 	.word	0x20000310

08005b5c <_realloc_r>:
 8005b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b5e:	4607      	mov	r7, r0
 8005b60:	4614      	mov	r4, r2
 8005b62:	460e      	mov	r6, r1
 8005b64:	b921      	cbnz	r1, 8005b70 <_realloc_r+0x14>
 8005b66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005b6a:	4611      	mov	r1, r2
 8005b6c:	f7ff bf9c 	b.w	8005aa8 <_malloc_r>
 8005b70:	b922      	cbnz	r2, 8005b7c <_realloc_r+0x20>
 8005b72:	f7ff ff4d 	bl	8005a10 <_free_r>
 8005b76:	4625      	mov	r5, r4
 8005b78:	4628      	mov	r0, r5
 8005b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b7c:	f000 f833 	bl	8005be6 <_malloc_usable_size_r>
 8005b80:	42a0      	cmp	r0, r4
 8005b82:	d20f      	bcs.n	8005ba4 <_realloc_r+0x48>
 8005b84:	4621      	mov	r1, r4
 8005b86:	4638      	mov	r0, r7
 8005b88:	f7ff ff8e 	bl	8005aa8 <_malloc_r>
 8005b8c:	4605      	mov	r5, r0
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	d0f2      	beq.n	8005b78 <_realloc_r+0x1c>
 8005b92:	4631      	mov	r1, r6
 8005b94:	4622      	mov	r2, r4
 8005b96:	f7ff ff2f 	bl	80059f8 <memcpy>
 8005b9a:	4631      	mov	r1, r6
 8005b9c:	4638      	mov	r0, r7
 8005b9e:	f7ff ff37 	bl	8005a10 <_free_r>
 8005ba2:	e7e9      	b.n	8005b78 <_realloc_r+0x1c>
 8005ba4:	4635      	mov	r5, r6
 8005ba6:	e7e7      	b.n	8005b78 <_realloc_r+0x1c>

08005ba8 <_sbrk_r>:
 8005ba8:	b538      	push	{r3, r4, r5, lr}
 8005baa:	2300      	movs	r3, #0
 8005bac:	4c05      	ldr	r4, [pc, #20]	; (8005bc4 <_sbrk_r+0x1c>)
 8005bae:	4605      	mov	r5, r0
 8005bb0:	4608      	mov	r0, r1
 8005bb2:	6023      	str	r3, [r4, #0]
 8005bb4:	f7fc f8f8 	bl	8001da8 <_sbrk>
 8005bb8:	1c43      	adds	r3, r0, #1
 8005bba:	d102      	bne.n	8005bc2 <_sbrk_r+0x1a>
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	b103      	cbz	r3, 8005bc2 <_sbrk_r+0x1a>
 8005bc0:	602b      	str	r3, [r5, #0]
 8005bc2:	bd38      	pop	{r3, r4, r5, pc}
 8005bc4:	200004c0 	.word	0x200004c0

08005bc8 <__ascii_wctomb>:
 8005bc8:	b149      	cbz	r1, 8005bde <__ascii_wctomb+0x16>
 8005bca:	2aff      	cmp	r2, #255	; 0xff
 8005bcc:	bf8b      	itete	hi
 8005bce:	238a      	movhi	r3, #138	; 0x8a
 8005bd0:	700a      	strbls	r2, [r1, #0]
 8005bd2:	6003      	strhi	r3, [r0, #0]
 8005bd4:	2001      	movls	r0, #1
 8005bd6:	bf88      	it	hi
 8005bd8:	f04f 30ff 	movhi.w	r0, #4294967295
 8005bdc:	4770      	bx	lr
 8005bde:	4608      	mov	r0, r1
 8005be0:	4770      	bx	lr

08005be2 <__malloc_lock>:
 8005be2:	4770      	bx	lr

08005be4 <__malloc_unlock>:
 8005be4:	4770      	bx	lr

08005be6 <_malloc_usable_size_r>:
 8005be6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bea:	1f18      	subs	r0, r3, #4
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	bfbc      	itt	lt
 8005bf0:	580b      	ldrlt	r3, [r1, r0]
 8005bf2:	18c0      	addlt	r0, r0, r3
 8005bf4:	4770      	bx	lr
	...

08005bf8 <_init>:
 8005bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfa:	bf00      	nop
 8005bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005bfe:	bc08      	pop	{r3}
 8005c00:	469e      	mov	lr, r3
 8005c02:	4770      	bx	lr

08005c04 <_fini>:
 8005c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c06:	bf00      	nop
 8005c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c0a:	bc08      	pop	{r3}
 8005c0c:	469e      	mov	lr, r3
 8005c0e:	4770      	bx	lr
