

================================================================
== Vitis HLS Report for 'fft_stages_Pipeline_DFTpts'
================================================================
* Date:           Fri Oct 21 22:25:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |        ?|        ?|        19|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    286|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   24|    1802|   3755|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|    1024|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   24|    2826|   4242|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   10|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U55  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U58  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U59  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U60   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U61   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U54  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U56  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U57  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |mul_9s_9s_9_1_1_U64                 |mul_9s_9s_9_1_1                 |        0|   0|    0|   51|    0|
    |mux_42_32_1_1_U65                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U66                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U67                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U68                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  24| 1802| 3755|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U  |fft_stages_Pipeline_DFTpts_W_imag_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U  |fft_stages_Pipeline_DFTpts_W_real_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                               |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln184_fu_666_p2                  |         +|   0|  0|   39|          32|          32|
    |i_2_fu_715_p2                        |         +|   0|  0|   39|          32|           1|
    |ap_block_pp0                         |       and|   0|  0|    2|           1|           1|
    |ap_enable_state19_pp0_iter18_stage0  |       and|   0|  0|    2|           1|           1|
    |lhs_fu_650_p2                        |       and|   0|  0|   32|          32|          32|
    |icmp_ln1065_fu_660_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln169_fu_624_p2                 |      icmp|   0|  0|   14|          22|           1|
    |lshr_ln674_fu_644_p2                 |      lshr|   0|  0|  100|           2|          32|
    |i_fu_710_p3                          |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0                        |       xor|   0|  0|    2|           1|           2|
    |xor_ln674_fu_634_p2                  |       xor|   0|  0|    6|           6|           5|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0|  286|         162|         171|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |  14|          3|   32|         96|
    |p_Val2_s_fu_94           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  41|          9|   66|        164|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add1_reg_1082                      |  32|   0|   32|          0|
    |add_ln184_reg_844                  |  32|   0|   32|          0|
    |add_reg_1074                       |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c2_reg_938                         |  32|   0|   32|          0|
    |empty_reg_849                      |   2|   0|    2|          0|
    |i_3_reg_822                        |  32|   0|   32|          0|
    |icmp_ln1065_reg_839                |   1|   0|    1|          0|
    |lshr_ln1_reg_871                   |   8|   0|    8|          0|
    |lshr_ln_reg_866                    |   8|   0|    8|          0|
    |mul1_reg_967                       |  32|   0|   32|          0|
    |mul2_reg_972                       |  32|   0|   32|          0|
    |mul3_reg_977                       |  32|   0|   32|          0|
    |mul_reg_962                        |  32|   0|   32|          0|
    |p_Val2_s_fu_94                     |  32|   0|   32|          0|
    |ret_V_reg_861                      |   9|   0|    9|          0|
    |s2_reg_944                         |  32|   0|   32|          0|
    |sub1_reg_1066                      |  32|   0|   32|          0|
    |sub3_cast_cast_reg_817             |   4|   0|   32|         28|
    |sub_reg_1058                       |  32|   0|   32|          0|
    |temp_I_reg_1040                    |  32|   0|   32|          0|
    |temp_R_reg_1034                    |  32|   0|   32|          0|
    |tmp_1_reg_956                      |  32|   0|   32|          0|
    |tmp_2_reg_1046                     |  32|   0|   32|          0|
    |tmp_3_reg_1052                     |  32|   0|   32|          0|
    |tmp_reg_950                        |  32|   0|   32|          0|
    |trunc_ln1540_reg_834               |   9|   0|    9|          0|
    |trunc_ln850_reg_855                |   2|   0|    2|          0|
    |zext_ln176_reg_886                 |   8|   0|   64|         56|
    |zext_ln179_reg_982                 |   8|   0|   64|         56|
    |empty_reg_849                      |  64|  32|    2|          0|
    |lshr_ln1_reg_871                   |  64|  32|    8|          0|
    |trunc_ln850_reg_855                |  64|  32|    2|          0|
    |zext_ln176_reg_886                 |  64|  32|   64|         56|
    |zext_ln179_reg_982                 |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1024| 160|  984|        252|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fft_stages_Pipeline_DFTpts|  return value|
|zext_ln160        |   in|    9|     ap_none|                  zext_ln160|        scalar|
|zext_ln157        |   in|    9|     ap_none|                  zext_ln157|        scalar|
|OUT_I_0_address0  |  out|    8|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_ce0       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_we0       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_d0        |  out|   32|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_address1  |  out|    8|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_ce1       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_we1       |  out|    1|   ap_memory|                     OUT_I_0|         array|
|OUT_I_0_d1        |  out|   32|   ap_memory|                     OUT_I_0|         array|
|OUT_R_0_address0  |  out|    8|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_ce0       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_we0       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_d0        |  out|   32|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_address1  |  out|    8|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_ce1       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_we1       |  out|    1|   ap_memory|                     OUT_R_0|         array|
|OUT_R_0_d1        |  out|   32|   ap_memory|                     OUT_R_0|         array|
|OUT_R_1_address0  |  out|    8|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_ce0       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_we0       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_d0        |  out|   32|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_address1  |  out|    8|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_ce1       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_we1       |  out|    1|   ap_memory|                     OUT_R_1|         array|
|OUT_R_1_d1        |  out|   32|   ap_memory|                     OUT_R_1|         array|
|OUT_R_2_address0  |  out|    8|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_ce0       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_we0       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_d0        |  out|   32|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_address1  |  out|    8|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_ce1       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_we1       |  out|    1|   ap_memory|                     OUT_R_2|         array|
|OUT_R_2_d1        |  out|   32|   ap_memory|                     OUT_R_2|         array|
|OUT_R_3_address0  |  out|    8|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_ce0       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_we0       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_d0        |  out|   32|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_address1  |  out|    8|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_ce1       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_we1       |  out|    1|   ap_memory|                     OUT_R_3|         array|
|OUT_R_3_d1        |  out|   32|   ap_memory|                     OUT_R_3|         array|
|sub3_cast         |   in|    4|     ap_none|                   sub3_cast|        scalar|
|sub5_cast         |   in|    4|     ap_none|                   sub5_cast|        scalar|
|trunc_ln          |   in|    9|     ap_none|                    trunc_ln|        scalar|
|X_R_0_address0    |  out|    8|   ap_memory|                       X_R_0|         array|
|X_R_0_ce0         |  out|    1|   ap_memory|                       X_R_0|         array|
|X_R_0_q0          |   in|   32|   ap_memory|                       X_R_0|         array|
|X_R_0_address1    |  out|    8|   ap_memory|                       X_R_0|         array|
|X_R_0_ce1         |  out|    1|   ap_memory|                       X_R_0|         array|
|X_R_0_q1          |   in|   32|   ap_memory|                       X_R_0|         array|
|X_R_1_address0    |  out|    8|   ap_memory|                       X_R_1|         array|
|X_R_1_ce0         |  out|    1|   ap_memory|                       X_R_1|         array|
|X_R_1_q0          |   in|   32|   ap_memory|                       X_R_1|         array|
|X_R_1_address1    |  out|    8|   ap_memory|                       X_R_1|         array|
|X_R_1_ce1         |  out|    1|   ap_memory|                       X_R_1|         array|
|X_R_1_q1          |   in|   32|   ap_memory|                       X_R_1|         array|
|X_R_2_address0    |  out|    8|   ap_memory|                       X_R_2|         array|
|X_R_2_ce0         |  out|    1|   ap_memory|                       X_R_2|         array|
|X_R_2_q0          |   in|   32|   ap_memory|                       X_R_2|         array|
|X_R_2_address1    |  out|    8|   ap_memory|                       X_R_2|         array|
|X_R_2_ce1         |  out|    1|   ap_memory|                       X_R_2|         array|
|X_R_2_q1          |   in|   32|   ap_memory|                       X_R_2|         array|
|X_R_3_address0    |  out|    8|   ap_memory|                       X_R_3|         array|
|X_R_3_ce0         |  out|    1|   ap_memory|                       X_R_3|         array|
|X_R_3_q0          |   in|   32|   ap_memory|                       X_R_3|         array|
|X_R_3_address1    |  out|    8|   ap_memory|                       X_R_3|         array|
|X_R_3_ce1         |  out|    1|   ap_memory|                       X_R_3|         array|
|X_R_3_q1          |   in|   32|   ap_memory|                       X_R_3|         array|
|X_I_0_address0    |  out|    8|   ap_memory|                       X_I_0|         array|
|X_I_0_ce0         |  out|    1|   ap_memory|                       X_I_0|         array|
|X_I_0_q0          |   in|   32|   ap_memory|                       X_I_0|         array|
|X_I_0_address1    |  out|    8|   ap_memory|                       X_I_0|         array|
|X_I_0_ce1         |  out|    1|   ap_memory|                       X_I_0|         array|
|X_I_0_q1          |   in|   32|   ap_memory|                       X_I_0|         array|
|X_I_1_address0    |  out|    8|   ap_memory|                       X_I_1|         array|
|X_I_1_ce0         |  out|    1|   ap_memory|                       X_I_1|         array|
|X_I_1_q0          |   in|   32|   ap_memory|                       X_I_1|         array|
|X_I_1_address1    |  out|    8|   ap_memory|                       X_I_1|         array|
|X_I_1_ce1         |  out|    1|   ap_memory|                       X_I_1|         array|
|X_I_1_q1          |   in|   32|   ap_memory|                       X_I_1|         array|
|X_I_2_address0    |  out|    8|   ap_memory|                       X_I_2|         array|
|X_I_2_ce0         |  out|    1|   ap_memory|                       X_I_2|         array|
|X_I_2_q0          |   in|   32|   ap_memory|                       X_I_2|         array|
|X_I_2_address1    |  out|    8|   ap_memory|                       X_I_2|         array|
|X_I_2_ce1         |  out|    1|   ap_memory|                       X_I_2|         array|
|X_I_2_q1          |   in|   32|   ap_memory|                       X_I_2|         array|
|X_I_3_address0    |  out|    8|   ap_memory|                       X_I_3|         array|
|X_I_3_ce0         |  out|    1|   ap_memory|                       X_I_3|         array|
|X_I_3_q0          |   in|   32|   ap_memory|                       X_I_3|         array|
|X_I_3_address1    |  out|    8|   ap_memory|                       X_I_3|         array|
|X_I_3_ce1         |  out|    1|   ap_memory|                       X_I_3|         array|
|X_I_3_q1          |   in|   32|   ap_memory|                       X_I_3|         array|
|OUT_I_1_address0  |  out|    8|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_ce0       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_we0       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_d0        |  out|   32|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_address1  |  out|    8|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_ce1       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_we1       |  out|    1|   ap_memory|                     OUT_I_1|         array|
|OUT_I_1_d1        |  out|   32|   ap_memory|                     OUT_I_1|         array|
|OUT_I_2_address0  |  out|    8|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_ce0       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_we0       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_d0        |  out|   32|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_address1  |  out|    8|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_ce1       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_we1       |  out|    1|   ap_memory|                     OUT_I_2|         array|
|OUT_I_2_d1        |  out|   32|   ap_memory|                     OUT_I_2|         array|
|OUT_I_3_address0  |  out|    8|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_ce0       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_we0       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_d0        |  out|   32|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_address1  |  out|    8|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_ce1       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_we1       |  out|    1|   ap_memory|                     OUT_I_3|         array|
|OUT_I_3_d1        |  out|   32|   ap_memory|                     OUT_I_3|         array|
+------------------+-----+-----+------------+----------------------------+--------------+

