strict digraph "" {
	node [label="\N"];
	"100:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ece910>",
		fillcolor=firebrick,
		label="100:NS
cnt128d_wr <= #1 cnt128d_wr + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ece910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_98:AL"	 [def_var="['cnt128d_wr']",
		label="Leaf_98:AL"];
	"100:NS" -> "Leaf_98:AL"	 [cond="[]",
		lineno=None];
	"99:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6f38ecec90>",
		fillcolor=springgreen,
		label="99:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"99:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ecedd0>",
		fillcolor=firebrick,
		label="99:NS
cnt128d_wr <= #1 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6f38ecedd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"99:IF" -> "99:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=99];
	"100:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6f38eced10>",
		fillcolor=springgreen,
		label="100:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"99:IF" -> "100:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=99];
	"99:NS" -> "Leaf_98:AL"	 [cond="[]",
		lineno=None];
	"100:IF" -> "100:NS"	 [cond="['inp_valid']",
		label=inp_valid,
		lineno=100];
	"98:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f6f38eac050>",
		clk_sens=True,
		fillcolor=gold,
		label="98:AL",
		sens="['sclk', 'rstn']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['inp_valid', 'rstn', 'cnt128d_wr']"];
	"98:AL" -> "99:IF"	 [cond="[]",
		lineno=None];
}
