{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742734673579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742734673580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 13:57:53 2025 " "Processing started: Sun Mar 23 13:57:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742734673580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742734673580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742734673580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742734674125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742734674125 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "atbs_core_fixed_window_board.v(1065) " "Verilog HDL warning at atbs_core_fixed_window_board.v(1065): extended using \"x\" or \"z\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1065 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742734681692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "atbs_core_fixed_window_board.v(1974) " "Verilog HDL warning at atbs_core_fixed_window_board.v(1974): extended using \"x\" or \"z\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742734681696 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "atbs_core_fixed_window_board.v(1979) " "Verilog HDL warning at atbs_core_fixed_window_board.v(1979): extended using \"x\" or \"z\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1979 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742734681696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/si150/eda/designs/sg13g2_atbs-adc-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v 22 22 " "Found 22 design units, including 22 entities, in source file /users/si150/eda/designs/sg13g2_atbs-adc-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder_3_3 " "Found entity 1: priority_encoder_3_3" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "2 spike_2_thermocode_6 " "Found entity 2: spike_2_thermocode_6" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_9_8 " "Found entity 3: uart_rx_9_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx_9_8 " "Found entity 4: uart_tx_9_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "5 weyls_discrepancy_8_3_6 " "Found entity 5: weyls_discrepancy_8_3_6" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "6 spike_shift_reg_20_19 " "Found entity 6: spike_shift_reg_20_19" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_9_8 " "Found entity 7: uart_9_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "8 memory2uart_20_8 " "Found entity 8: memory2uart_20_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "9 spike_memory_20_2 " "Found entity 9: spike_memory_20_2" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "10 spike_encoder_19_20 " "Found entity 10: spike_encoder_19_20" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "11 time_measurement_19_524288 " "Found entity 11: time_measurement_19_524288" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "12 sc_noc_generator_11 " "Found entity 12: sc_noc_generator_11" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "13 analog_trig_8 " "Found entity 13: analog_trig_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3005 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "14 dac_control_8_8_0_80 " "Found entity 14: dac_control_8_8_0_80" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3052 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "15 dac_control_8_8_1_80 " "Found entity 15: dac_control_8_8_1_80" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptive_threshold_control_20_19_8_8_255_0_3_2 " "Found entity 16: adaptive_threshold_control_20_19_8_8_255_0_3_2" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "17 spike_detector " "Found entity 17: spike_detector" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "18 sync_chain_2_2 " "Found entity 18: sync_chain_2_2" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "19 debouncer_4_10 " "Found entity 19: debouncer_4_10" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "20 sync_chain_2_1 " "Found entity 20: sync_chain_2_1" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "21 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8 " "Found entity 21: atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""} { "Info" "ISGN_ENTITY_NAME" "22 atbs_core_fixed_window_board " "Found entity 22: atbs_core_fixed_window_board" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742734681711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742734681711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atbs_core_fixed_window_board " "Elaborating entity \"atbs_core_fixed_window_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742734681797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0 " "Elaborating entity \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "atbs_core_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734681834 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6148) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6148): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681848 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6161) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6161): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681849 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6174) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6174): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681849 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6187) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6187): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681849 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6200) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6200): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681850 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6213) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6213): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681850 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6226) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6226): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681850 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6239) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6239): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6239 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681851 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6252) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6252): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6252 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681851 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6265) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6265): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6265 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681852 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6278) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6278): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6278 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681852 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6291) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6291): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681853 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6304) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6304): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6304 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681853 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(6317) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(6317): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681853 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_chain_2_1 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_1:sync_chain_0 " "Elaborating entity \"sync_chain_2_1\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_1:sync_chain_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "sync_chain_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734681913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_4_10 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|debouncer_4_10:debouncer_0 " "Elaborating entity \"debouncer_4_10\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|debouncer_4_10:debouncer_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "debouncer_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734681923 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(4487) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(4487): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4487 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681924 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(4495) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(4495): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4495 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681924 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(4503) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(4503): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 4503 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734681924 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|debouncer_4_10:debouncer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_chain_2_2 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_2:sync_chain_1 " "Elaborating entity \"sync_chain_2_2\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sync_chain_2_2:sync_chain_1\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "sync_chain_1" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734681939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_detector atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_detector:spike_detector_0 " "Elaborating entity \"spike_detector\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_detector:spike_detector_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_detector_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734681947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_threshold_control_20_19_8_8_255_0_3_2 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0 " "Elaborating entity \"adaptive_threshold_control_20_19_8_8_255_0_3_2\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "adaptive_ctrl_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734681955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_shift_reg_20_19 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|spike_shift_reg_20_19:spike_shift_reg_0 " "Elaborating entity \"spike_shift_reg_20_19\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|spike_shift_reg_20_19:spike_shift_reg_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_shift_reg_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734681972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weyls_discrepancy_8_3_6 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0 " "Elaborating entity \"weyls_discrepancy_8_3_6\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "weyls_discrepancy_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_2_thermocode_6 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc " "Elaborating entity \"spike_2_thermocode_6\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "gen_spike_2_tc_n1_spike_2_tc" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder_3_3 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|priority_encoder_3_3:priority_encoder_0 " "Elaborating entity \"priority_encoder_3_3\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|adaptive_threshold_control_20_19_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|priority_encoder_3_3:priority_encoder_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "priority_encoder_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control_8_8_1_80 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_1_80:dac_control_0 " "Elaborating entity \"dac_control_8_8_1_80\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_1_80:dac_control_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "dac_control_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682145 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3523) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3523): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3523 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682146 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3530) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3530): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3530 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682146 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3537) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3537): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3537 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682147 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control_8_8_0_80 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_0_80:dac_control_1 " "Elaborating entity \"dac_control_8_8_0_80\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|dac_control_8_8_0_80:dac_control_1\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "dac_control_1" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682160 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3199) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3199): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682161 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3206) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3206): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682161 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(3213) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(3213): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 3213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682161 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_trig_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|analog_trig_8:analog_trigger_0 " "Elaborating entity \"analog_trig_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|analog_trig_8:analog_trigger_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "analog_trigger_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_noc_generator_11 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sc_noc_generator_11:sc_noc_generator_0 " "Elaborating entity \"sc_noc_generator_11\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|sc_noc_generator_11:sc_noc_generator_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "sc_noc_generator_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_measurement_19_524288 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|time_measurement_19_524288:time_measurement_0 " "Elaborating entity \"time_measurement_19_524288\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|time_measurement_19_524288:time_measurement_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "time_measurement_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_encoder_19_20 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_encoder_19_20:spike_encoder_0 " "Elaborating entity \"spike_encoder_19_20\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_encoder_19_20:spike_encoder_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_encoder_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_memory_20_2 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_memory_20_2:spike_memory_0 " "Elaborating entity \"spike_memory_20_2\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|spike_memory_20_2:spike_memory_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "spike_memory_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2uart_20_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|memory2uart_20_8:memory2uart_0 " "Elaborating entity \"memory2uart_20_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|memory2uart_20_8:memory2uart_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "memory2uart_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 5998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_9_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0 " "Elaborating entity \"uart_9_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "uart_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 6010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_9_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_tx_9_8:uart_tx_0 " "Elaborating entity \"uart_tx_9_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_tx_9_8:uart_tx_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "uart_tx_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682249 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(586) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(586): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 586 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682251 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(596) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(596): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 596 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682251 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_9_8 atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_rx_9_8:uart_rx_0 " "Elaborating entity \"uart_rx_9_8\" for hierarchy \"atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0\|uart_9_8:uart_0\|uart_rx_9_8:uart_rx_0\"" {  } { { "../rtl/atbs_core_fixed_window_board.v" "uart_rx_0" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734682264 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(308) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(308): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 308 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682265 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(317) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(317): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682265 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atbs_core_fixed_window_board.v(326) " "Verilog HDL Case Statement information at atbs_core_fixed_window_board.v(326): all case item expressions in this case statement are onehot" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 326 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742734682265 "|atbs_core_fixed_window_board|atbs_core_fixed_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_19_524288_80_8_8_160_11_2048_2_20_9_417_8:atbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "phi_comp_o GND " "Pin \"phi_comp_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_comp_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_dac_upper_o GND " "Pin \"phi_dac_upper_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_dac_upper_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_upper_o\[0\] VCC " "Pin \"delta_steps_upper_o\[0\]\" is stuck at VCC" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_upper_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_upper_o\[1\] GND " "Pin \"delta_steps_upper_o\[1\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_upper_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_upper_o\[2\] GND " "Pin \"delta_steps_upper_o\[2\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_upper_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_upper_o\[3\] GND " "Pin \"delta_steps_upper_o\[3\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_upper_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_dac_lower_o GND " "Pin \"phi_dac_lower_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_dac_lower_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_lower_o\[0\] VCC " "Pin \"delta_steps_lower_o\[0\]\" is stuck at VCC" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_lower_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_lower_o\[1\] GND " "Pin \"delta_steps_lower_o\[1\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_lower_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_lower_o\[2\] GND " "Pin \"delta_steps_lower_o\[2\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_lower_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "delta_steps_lower_o\[3\] GND " "Pin \"delta_steps_lower_o\[3\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|delta_steps_lower_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_vcm_generator_1_o GND " "Pin \"phi_vcm_generator_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_vcm_generator_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_vcm_generator_2_o GND " "Pin \"phi_vcm_generator_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_vcm_generator_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_bias_1_o GND " "Pin \"phi_bias_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7330 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_bias_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_bias_2_o GND " "Pin \"phi_bias_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_bias_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_cmfb_1_o GND " "Pin \"phi_cmfb_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_cmfb_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_cmfb_2_o GND " "Pin \"phi_cmfb_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_cmfb_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_res_1_o GND " "Pin \"phi_res_1_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7334 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_res_1_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "phi_res_2_o GND " "Pin \"phi_res_2_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|phi_res_2_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_cap_o\[0\] GND " "Pin \"select_cap_o\[0\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|select_cap_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_cap_o\[1\] GND " "Pin \"select_cap_o\[1\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|select_cap_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_cap_o\[2\] GND " "Pin \"select_cap_o\[2\]\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|select_cap_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select_spdt_o GND " "Pin \"select_spdt_o\" is stuck at GND" {  } { { "../rtl/atbs_core_fixed_window_board.v" "" { Text "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/rtl/atbs_core_fixed_window_board.v" 7338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742734684780 "|atbs_core_fixed_window_board|select_spdt_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742734684780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742734684916 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742734686305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/quartus/output_files/atbs_core_fixed_window_board.map.smsg " "Generated suppressed messages file C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/quartus/output_files/atbs_core_fixed_window_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742734686443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742734686754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742734686754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1821 " "Implemented 1821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742734687124 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742734687124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1780 " "Implemented 1780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742734687124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742734687124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742734687153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 13:58:07 2025 " "Processing ended: Sun Mar 23 13:58:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742734687153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742734687153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742734687153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742734687153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742734689157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742734689157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 13:58:08 2025 " "Processing started: Sun Mar 23 13:58:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742734689157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742734689157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board " "Command: quartus_fit --read_settings_files=off --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742734689162 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742734690903 ""}
{ "Info" "0" "" "Project  = atbs_core_fixed_window_board" {  } {  } 0 0 "Project  = atbs_core_fixed_window_board" 0 0 "Fitter" 0 0 1742734690903 ""}
{ "Info" "0" "" "Revision = atbs_core_fixed_window_board" {  } {  } 0 0 "Revision = atbs_core_fixed_window_board" 0 0 "Fitter" 0 0 1742734690903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742734691073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742734691073 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "atbs_core_fixed_window_board 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"atbs_core_fixed_window_board\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742734691088 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1742734691129 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1742734691129 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742734691521 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742734691565 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742734691842 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742734692167 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1742734702956 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_i~inputCLKENA0 836 global CLKCTRL_G8 " "clock_i~inputCLKENA0 with 836 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1742734703172 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1742734703172 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742734703172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742734703226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742734703229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742734703233 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742734703237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742734703238 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742734703241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "atbs_core_fixed_window_board.sdc " "Synopsys Design Constraints File file not found: 'atbs_core_fixed_window_board.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742734704244 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742734704245 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742734704276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742734704277 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742734704277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742734704400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742734704403 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742734704403 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742734704655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742734709755 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1742734710271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:54 " "Fitter placement preparation operations ending: elapsed time is 00:01:54" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742734823933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742734951588 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742734957170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742734957170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742734958619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y35 X21_Y45 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45" {  } { { "loc" "" { Generic "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45"} { { 12 { 0 ""} 11 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742734963062 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742734963062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742734968884 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742734968884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742734968884 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.74 " "Total time spent on timing analysis during the Fitter is 3.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742734975303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742734975366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742734976056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742734976057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742734976640 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742734980693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/quartus/output_files/atbs_core_fixed_window_board.fit.smsg " "Generated suppressed messages file C:/Users/si150/eda/designs/SG13G2_ATBS-ADC-main/verilog/atbs_core_fixed_window/quartus/output_files/atbs_core_fixed_window_board.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742734981207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7836 " "Peak virtual memory: 7836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742734982205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 14:03:02 2025 " "Processing ended: Sun Mar 23 14:03:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742734982205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:54 " "Elapsed time: 00:04:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742734982205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:32:57 " "Total CPU time (on all processors): 00:32:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742734982205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742734982205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742734983767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742734983767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 14:03:03 2025 " "Processing started: Sun Mar 23 14:03:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742734983767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742734983767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board " "Command: quartus_asm --read_settings_files=off --write_settings_files=off atbs_core_fixed_window_board -c atbs_core_fixed_window_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742734983767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742734984596 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742734993571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742734994051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 14:03:14 2025 " "Processing ended: Sun Mar 23 14:03:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742734994051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742734994051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742734994051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742734994051 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742734994873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742734995638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742734995639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 14:03:15 2025 " "Processing started: Sun Mar 23 14:03:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742734995639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742734995639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta atbs_core_fixed_window_board -c atbs_core_fixed_window_board " "Command: quartus_sta atbs_core_fixed_window_board -c atbs_core_fixed_window_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742734995639 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742734995764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742734996381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742734996381 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1742734996430 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1742734996430 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "atbs_core_fixed_window_board.sdc " "Synopsys Design Constraints File file not found: 'atbs_core_fixed_window_board.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742734996979 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734996979 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_i clock_i " "create_clock -period 1.000 -name clock_i clock_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742734996986 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742734996986 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742734996996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742734996996 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742734997000 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742734997027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742734997185 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742734997185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.056 " "Worst-case setup slack is -7.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.056           -3248.097 clock_i  " "   -7.056           -3248.097 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734997188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.314 " "Worst-case hold slack is 0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 clock_i  " "    0.314               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734997200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.509 " "Worst-case recovery slack is -3.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.509           -2857.790 clock_i  " "   -3.509           -2857.790 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734997207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.161 " "Worst-case removal slack is 1.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 clock_i  " "    1.161               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734997215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -517.786 clock_i  " "   -0.394            -517.786 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734997218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734997218 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742734997245 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742734997245 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742734997251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742734997292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742734998393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742734998513 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742734998534 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742734998534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.911 " "Worst-case setup slack is -6.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.911           -3132.547 clock_i  " "   -6.911           -3132.547 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734998537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clock_i  " "    0.296               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734998549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.415 " "Worst-case recovery slack is -3.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.415           -2790.508 clock_i  " "   -3.415           -2790.508 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734998553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 clock_i  " "    1.128               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734998562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -566.935 clock_i  " "   -0.394            -566.935 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734998565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734998565 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742734998573 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742734998573 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742734998581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742734998735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742734999707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742734999826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742734999833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742734999833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.762 " "Worst-case setup slack is -3.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.762           -1581.789 clock_i  " "   -3.762           -1581.789 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734999835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clock_i  " "    0.177               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734999844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.722 " "Worst-case recovery slack is -1.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722           -1301.108 clock_i  " "   -1.722           -1301.108 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734999850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.618 " "Worst-case removal slack is 0.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.618               0.000 clock_i  " "    0.618               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734999857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081             -71.558 clock_i  " "   -0.081             -71.558 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742734999861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742734999861 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742734999873 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742734999873 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742734999876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742735000062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742735000069 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742735000069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.326 " "Worst-case setup slack is -3.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326           -1344.077 clock_i  " "   -3.326           -1344.077 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742735000073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clock_i  " "    0.167               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742735000083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.474 " "Worst-case recovery slack is -1.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474           -1101.844 clock_i  " "   -1.474           -1101.844 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742735000089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.578 " "Worst-case removal slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 clock_i  " "    0.578               0.000 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742735000097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081             -73.916 clock_i  " "   -0.081             -73.916 clock_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742735000100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742735000100 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742735000110 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742735000110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742735001501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742735001502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5326 " "Peak virtual memory: 5326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742735001577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 14:03:21 2025 " "Processing ended: Sun Mar 23 14:03:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742735001577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742735001577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742735001577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742735001577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742735002359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742735612415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742735612416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 23 14:13:32 2025 " "Processing started: Sun Mar 23 14:13:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742735612416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1742735612416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp atbs_core_fixed_window_board -c atbs_core_fixed_window_board --netlist_type=sgate " "Command: quartus_npp atbs_core_fixed_window_board -c atbs_core_fixed_window_board --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1742735612416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1742735612574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742735612781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 23 14:13:32 2025 " "Processing ended: Sun Mar 23 14:13:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742735612781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742735612781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742735612781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1742735612781 ""}
