{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752552497978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752552497978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 15 00:08:17 2025 " "Processing started: Tue Jul 15 00:08:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752552497978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552497978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_5_stage -c mips_5_stage " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_5_stage -c mips_5_stage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552497978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752552498199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752552498199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mips_5_stage.sv(364) " "Verilog HDL warning at mips_5_stage.sv(364): extended using \"x\" or \"z\"" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 364 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1752552503633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_5_stage.sv 12 12 " "Found 12 design units, including 12 entities, in source file mips_5_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_5_stage " "Found entity 1: mips_5_stage" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "2 hazardunit " "Found entity 2: hazardunit" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "4 maindec " "Found entity 4: maindec" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "5 aludec " "Found entity 5: aludec" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu " "Found entity 7: alu" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "8 imem " "Found entity 8: imem" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "9 dmem " "Found entity 9: dmem" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "10 flopr " "Found entity 10: flopr" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2 " "Found entity 11: mux2" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux3 " "Found entity 12: mux3" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552503633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mips_beq " "Found entity 1: tb_mips_beq" {  } { { "tb_mips.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/tb_mips.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552503633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips_load_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mips_load_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mips_load_word " "Found entity 1: tb_mips_load_word" {  } { { "tb_mips_load_word.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/tb_mips_load_word.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552503633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mips_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mips_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mips_branch " "Found entity 1: tb_mips_branch" {  } { { "tb_mips_branch.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/tb_mips_branch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752552503633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552503633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_5_stage " "Elaborating entity \"mips_5_stage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752552503697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"flopr:pcreg\"" {  } { { "mips_5_stage.sv" "pcreg" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "mips_5_stage.sv" "imem" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503761 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 63 mips_5_stage.sv(372) " "Verilog HDL warning at mips_5_stage.sv(372): number of words (11) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 372 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1752552503761 "|mips_5_stage|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 mips_5_stage.sv(371) " "Net \"RAM.data_a\" at mips_5_stage.sv(371) has no driver or initial value, using a default initial value '0'" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 371 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1752552503761 "|mips_5_stage|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 mips_5_stage.sv(371) " "Net \"RAM.waddr_a\" at mips_5_stage.sv(371) has no driver or initial value, using a default initial value '0'" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 371 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1752552503761 "|mips_5_stage|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 mips_5_stage.sv(371) " "Net \"RAM.we_a\" at mips_5_stage.sv(371) has no driver or initial value, using a default initial value '0'" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 371 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1752552503761 "|mips_5_stage|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "mips_5_stage.sv" "c" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "mips_5_stage.sv" "md" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "mips_5_stage.sv" "ad" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "mips_5_stage.sv" "rf" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:forward_a_mux " "Elaborating entity \"mux3\" for hierarchy \"mux3:forward_a_mux\"" {  } { { "mips_5_stage.sv" "forward_a_mux" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503792 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mips_5_stage.sv(404) " "Verilog HDL Case Statement information at mips_5_stage.sv(404): all case item expressions in this case statement are onehot" {  } { { "mips_5_stage.sv" "" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 404 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752552503792 "|mips_5_stage|mux3:forward_a_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:srcb_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:srcb_mux\"" {  } { { "mips_5_stage.sv" "srcb_mux" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "mips_5_stage.sv" "alu" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:writereg_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:writereg_mux\"" {  } { { "mips_5_stage.sv" "writereg_mux" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "mips_5_stage.sv" "dmem" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardunit hazardunit:hu " "Elaborating entity \"hazardunit\" for hierarchy \"hazardunit:hu\"" {  } { { "mips_5_stage.sv" "hu" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503823 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pcsrc_e hu " "Port \"pcsrc_e\" does not exist in macrofunction \"hu\"" {  } { { "mips_5_stage.sv" "hu" { Text "C:/Users/alexa/Documents/GitHub/mips_5_stage/mips_5_stage.sv" 265 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752552503855 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752552503868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexa/Documents/GitHub/mips_5_stage/output_files/mips_5_stage.map.smsg " "Generated suppressed messages file C:/Users/alexa/Documents/GitHub/mips_5_stage/output_files/mips_5_stage.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552503887 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752552503934 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 15 00:08:23 2025 " "Processing ended: Tue Jul 15 00:08:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752552503934 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752552503934 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752552503934 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552503934 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752552504568 ""}
