 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : alu_ctl
Version: L-2016.03-SP5-2
Date   : Tue Feb 28 14:23:22 2017
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: funct[4] (input port)
  Endpoint: op[6] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  funct[4] (in)                            0.00       0.00 r
  U34/Y (NOR2X1)                           0.13       0.13 f
  U33/Y (NAND2X1)                          0.18       0.31 r
  U32/Y (NOR2X1)                           0.28       0.59 f
  U31/Y (NAND2X1)                          0.31       0.89 r
  U7/Y (INVX2)                             0.11       1.00 f
  U25/Y (NAND2X1)                          0.14       1.14 r
  U23/Y (OAI21X1)                          0.10       1.25 f
  U4/Y (INVX2)                             0.07       1.32 r
  U11/Y (OAI21X1)                          0.05       1.37 f
  op[6] (out)                              0.00       1.37 f
  data arrival time                                   1.37

  max_delay                               25.00      25.00
  output external delay                    0.00      25.00
  data required time                                 25.00
  -----------------------------------------------------------
  data required time                                 25.00
  data arrival time                                  -1.37
  -----------------------------------------------------------
  slack (MET)                                        23.63


1
