Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 11 11:42:34 2021
| Host         : DESKTOP-9H84E9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file demo_led_timing_summary_routed.rpt -pb demo_led_timing_summary_routed.pb -rpx demo_led_timing_summary_routed.rpx -warn_on_violation
| Design       : demo_led
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.257        0.000                      0                   40        0.150        0.000                      0                   40        1.100        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0       95.257        0.000                      0                   40        0.150        0.000                      0                   40       49.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.257ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.879ns (40.589%)  route 2.750ns (59.411%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.282 r  clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    clk_cnt_reg[24]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.547 r  clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.547    clk_cnt_reg[28]_i_1_n_6
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[29]/C
                         clock pessimism              0.389    98.890    
                         clock uncertainty           -0.145    98.745    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.059    98.804    clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -3.547    
  -------------------------------------------------------------------
                         slack                                 95.257    

Slack (MET) :             95.262ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.874ns (40.525%)  route 2.750ns (59.475%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.282 r  clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    clk_cnt_reg[24]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.542 r  clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.542    clk_cnt_reg[28]_i_1_n_4
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[31]/C
                         clock pessimism              0.389    98.890    
                         clock uncertainty           -0.145    98.745    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.059    98.804    clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 95.262    

Slack (MET) :             95.322ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.814ns (39.743%)  route 2.750ns (60.257%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.282 r  clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    clk_cnt_reg[24]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.482 r  clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.482    clk_cnt_reg[28]_i_1_n_5
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[30]/C
                         clock pessimism              0.389    98.890    
                         clock uncertainty           -0.145    98.745    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.059    98.804    clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                 95.322    

Slack (MET) :             95.341ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.795ns (39.491%)  route 2.750ns (60.509%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.282 r  clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    clk_cnt_reg[24]_i_1_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.463 r  clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.463    clk_cnt_reg[28]_i_1_n_7
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y106         FDCE                                         r  clk_cnt_reg[28]/C
                         clock pessimism              0.389    98.890    
                         clock uncertainty           -0.145    98.745    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.059    98.804    clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 95.341    

Slack (MET) :             95.383ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.781ns (39.304%)  route 2.750ns (60.696%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.449 r  clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.449    clk_cnt_reg[24]_i_1_n_6
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[25]/C
                         clock pessimism              0.417    98.918    
                         clock uncertainty           -0.145    98.773    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.059    98.832    clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 95.383    

Slack (MET) :             95.388ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.776ns (39.237%)  route 2.750ns (60.763%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.444 r  clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.444    clk_cnt_reg[24]_i_1_n_4
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
                         clock pessimism              0.417    98.918    
                         clock uncertainty           -0.145    98.773    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.059    98.832    clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 95.388    

Slack (MET) :             95.448ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.716ns (38.421%)  route 2.750ns (61.579%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.384 r  clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.384    clk_cnt_reg[24]_i_1_n_5
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[26]/C
                         clock pessimism              0.417    98.918    
                         clock uncertainty           -0.145    98.773    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.059    98.832    clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                 95.448    

Slack (MET) :             95.453ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.683ns (37.962%)  route 2.750ns (62.038%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.351 r  clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.351    clk_cnt_reg[20]_i_1_n_6
    SLICE_X0Y104         FDCE                                         r  clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y104         FDCE                                         r  clk_cnt_reg[21]/C
                         clock pessimism              0.389    98.890    
                         clock uncertainty           -0.145    98.745    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.059    98.804    clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 95.453    

Slack (MET) :             95.458ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.678ns (37.892%)  route 2.750ns (62.108%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.346 r  clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.346    clk_cnt_reg[20]_i_1_n_4
    SLICE_X0Y104         FDCE                                         r  clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y104         FDCE                                         r  clk_cnt_reg[23]/C
                         clock pessimism              0.389    98.890    
                         clock uncertainty           -0.145    98.745    
    SLICE_X0Y104         FDCE (Setup_fdce_C_D)        0.059    98.804    clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                          -3.346    
  -------------------------------------------------------------------
                         slack                                 95.458    

Slack (MET) :             95.467ns  (required time - arrival time)
  Source:                 clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.697ns (38.158%)  route 2.750ns (61.842%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.082ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.916    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.972    -4.056 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.527 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.444    -1.082    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.379    -0.703 r  clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.561    -0.143    clk_cnt_reg[27]
    SLICE_X1Y105         LUT4 (Prop_lut4_I2_O)        0.105    -0.038 r  led[3]_i_8/O
                         net (fo=1, routed)           0.506     0.468    led[3]_i_8_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I4_O)        0.105     0.573 f  led[3]_i_4/O
                         net (fo=34, routed)          1.683     2.256    led[3]_i_4_n_0
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.105     2.361 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.361    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.693 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.694    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.792 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.792    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.890 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.890    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.988 r  clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.988    clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.086 r  clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.086    clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.184 r  clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.184    clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.365 r  clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.365    clk_cnt_reg[24]_i_1_n_7
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    R4                                                0.000   100.000 r  clk_p (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813   100.813 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004   101.817    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.107    95.709 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.381    97.091    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    97.168 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          1.333    98.501    clk
    SLICE_X0Y105         FDCE                                         r  clk_cnt_reg[24]/C
                         clock pessimism              0.417    98.918    
                         clock uncertainty           -0.145    98.773    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.059    98.832    clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                 95.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.451%)  route 0.171ns (32.549%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.080 r  clk_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.080    clk_cnt_reg[4]_i_1_n_7
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[4]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.117%)  route 0.171ns (31.883%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.091 r  clk_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.091    clk_cnt_reg[4]_i_1_n_5
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[6]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.535%)  route 0.171ns (30.465%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.116 r  clk_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.116    clk_cnt_reg[4]_i_1_n_6
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[5]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.535%)  route 0.171ns (30.465%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.116 r  clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.116    clk_cnt_reg[4]_i_1_n_4
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y100         FDCE                                         r  clk_cnt_reg[7]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y100         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.696%)  route 0.171ns (30.304%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.065 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.065    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.119 r  clk_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.119    clk_cnt_reg[8]_i_1_n_7
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[8]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.405ns (70.275%)  route 0.171ns (29.725%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.065 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.065    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.130 r  clk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.130    clk_cnt_reg[8]_i_1_n_5
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[10]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.430ns (71.511%)  route 0.171ns (28.489%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.065 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.065    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.155 r  clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.155    clk_cnt_reg[8]_i_1_n_4
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[11]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.430ns (71.511%)  route 0.171ns (28.489%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.065 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.065    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.155 r  clk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.155    clk_cnt_reg[8]_i_1_n_6
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y101         FDCE                                         r  clk_cnt_reg[9]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y101         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.433ns (71.652%)  route 0.171ns (28.348%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.065 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.065    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.104 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.104    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.158 r  clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.158    clk_cnt_reg[12]_i_1_n_7
    SLICE_X0Y102         FDCE                                         r  clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y102         FDCE                                         r  clk_cnt_reg[12]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.444ns (72.159%)  route 0.171ns (27.841%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.574 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.049 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.603    -0.446    clk
    SLICE_X0Y99          FDCE                                         r  clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.305 r  clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.135    clk_cnt_reg[3]
    SLICE_X0Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.090    clk_cnt[0]_i_4_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.025 r  clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.026    clk_cnt_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.065 r  clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.065    clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.104 r  clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.104    clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.169 r  clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.169    clk_cnt_reg[12]_i_1_n_5
    SLICE_X0Y102         FDCE                                         r  clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  clk_wiz_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.287 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.744    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=36, routed)          0.873    -0.841    clk
    SLICE_X0Y102         FDCE                                         r  clk_cnt_reg[14]/C
                         clock pessimism              0.666    -0.175    
    SLICE_X0Y102         FDCE (Hold_fdce_C_D)         0.105    -0.070    clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y99      clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y101     clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y101     clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y102     clk_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y102     clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y102     clk_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y102     clk_cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X0Y103     clk_cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y99      clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     clk_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     clk_cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y99      clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y104     clk_cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y104     clk_cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y104     clk_cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y104     clk_cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y99      clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y101     clk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y101     clk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y102     clk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y102     clk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y102     clk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y102     clk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     clk_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     clk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X0Y103     clk_cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



