.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001110000000000

.io_tile 7 0
000010000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000010001
000010000000000010
000001110000000000

.io_tile 11 0
010000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001101111000000000
000000001000000000
000000000000000000
000000000000000000
000000000011010010
000000000011110000
000000000000000000
000000000000000001
000001010000000001
000000001000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000000000000000000
110000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000101
000000000000000000000000000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000001000000
000000000000100000
000000000000000000
000100000000000000
000010000000100010
000001110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000010100010

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110000100010
000000001000110000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000001111000010010
000000001000010000
000000000000100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000001000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
010000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000001101001010100000000
000000000000000000000010101101001110100110010010000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000011111010001111010000000000
000000000000000000000100000000111001001111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000000000000011011001111001100000000000000
000000000000000000000010000111111011001000000000000000
101000000000000101000000000001011000101000000000000000
100000000000000000100010110000110000101000000000000000
010000000000001000000010001011000000101001010000000000
110000000000000001000000000111100000000000000000000000
000000000000000000000110000001100000000110000000000000
000000000000000000000000000000101010000110000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000010101101011000010100000000000000
000000000000000000000010101001001001010000000001100000
000000000000000101100000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 9
100000000000000000000110110001100000000000001000000000
000000000000000000000011010000000000000000000000001000
101000000000000101100000000011000001000000001000000000
100000000000000000000000000000001111000000000000000000
010010100000000101100010110001001000001011000100000000
010001000000000000000110001011101010001101000000000000
000000000000000101100000000101000000101111010100000000
000000000000000000000000000000101101101111010000000000
000000000000000000000110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110001000000000100000010000000000
000000000000000000000000001011001011010000100000000000
000000000000000000000000000000011100000011110000000000
000000001010000000000000000000010000000011110000000000
110000000000000111100000011101101010000000110100000000
110000000000000000100010001111001001000011110000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001011000000000000000001
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000100
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
110000100000000000000000000011100000000000000100000000
010001000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000001000000110011001011001111101010000000000
000000000000000101000010100111101111111000100000000000
111000000000000001100000001000011100011111000000000001
000000000000000000000010110011011111101111000000000100
110000000000001101100010110111111110100000010000000000
110000000000010011000110001011011000111110100000000000
000000000000000111000000011001001101001001000000000000
000000100000001101100010101101111110000101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000010101001011101101010000000000
000000000000000000000010101101101110011000100000000000
000000000000000000000010000101000000000000000100000000
000000000000000000000010110000000000000001000000000000
010000000000001101100110011011011001100000010000000000
110000000000000101000010000111111010010100000000000000

.logic_tile 8 9
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001000000000000000001000
111000000000001001100010110001100001000000001000000000
000000000000000001000011100000101000000000000000000000
010000000000000000000000001000001000001100110100000000
010000000000000000000000001001001101110011001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000001001111000100000000
000000000000000000000010000000001000001111000000000000
000000000000000000000000000001111001001100110100000000
000000000000000000000000000000011000110011001000000000
000000000000000000000000000101111001000100000000000000
000000000000000000000000001011111000000000000000000000
010000000000000000000000000000000001001111000000000000
110000000000000001000000000000001110001111000001000000

.logic_tile 9 9
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000000000001100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000010101001000001100110100000000
000000000000100000000010000000100000110011000100000000
000000000000000011100000000000000000010110100100000000
000000000000000000100000001011000000101001010100000000
000000000000000000000110000011000001001100110100000000
000000000000000000000000000000101000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000000000000000000000011101001110010000000100000000
000000000000000000000011101101101101100100000000000000
101000000000000000000010100111000000010000100100000001
100000000000000000000000000000101010010000100000000000
010000000000001000000110000000000000001001000100000000
010000000000000001000010101101001111000110000000000010
000000000000000011000010100101101100000001000100000000
000000000000000000000000000011111011010100000000000000
000000001110000101000000010000001110010100000100000000
000000000000000000100010101111010000101000000000000010
000000000000000000000000000011001111011001100000000000
000000000000000000000000000111101001011011100010000000
000000000000000101000110111000000000001001000000000000
000000000000001101100010001101001101000110000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 10
100000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000010111101100101010100001000000
000000000000000000000010100000110000101010100000000011
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111101100010111110000000100
000000000000000000000000000000110000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000001000000000111001110000000000
000000000000001111000000000111001011110110110000000001
010000000010001000000000000000000000000000000000000000
010000000000001001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000000101000000111111110100000001
000000000010000000000000000111000000010110100010000101
010000000000001000000000000011100000111111110000000000
010000000000000101000000000101001011011001100000000000

.logic_tile 5 10
000000000000000000000000001101100000101001010010000000
000000000000000101000000000111001110000110000000000000
111000000000001000000000000001000001111111110000000000
000000000000001011000000001111001110111001110000000000
010000000000000101100110010111011110010100000000000000
110000000000000101000011110001100000000000000000000000
000000000000001000000110101001011000000100100000000000
000000000000001011000000000111001111011010000000000000
000000000000000000000000000101101011110110100100000000
000000000000000000000000000111011011100000000000000000
000000000000000000000000000101011000000111110000000000
000000000000000000000000000101001011010111110000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 6 10
000000000000100000000000000000001010000100000100000000
000000000001010000000011110000010000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001101100000010101011010000010100010000000
010000000000000001000010100000010000000010100010000011
000000000000000001000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000011100000101001010000000000
000000000000000101000000000101001100101111010000100000
000000000000000101000000000011000000000000000000000000
000000000000000000100000000000000000000001000000000000
000000100000000000000000000000001010010100000000000100
000000000000000000000000000011010000101000000001000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
110010100000000000000000000000000001000000100000000000
110001000000000000000000000000001001000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111110000011110000100000100000000
000000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011100000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000010111001001010101000000000000000
000000000000000000000011100001110000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000010100000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000100000010000000000
000000000000000000000000001001001011001001000010000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
110000000000000000000000000101000000000010000100000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000110010000000001000000001000000000
000000000000000000000011100000001111000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000011111101000100000000000000000
000000000000000000000010001111111101000000000000000000
000000000000001000000000000011100000010110100000000000
000000000000000001000000000000000000010110100010000000
000000000000000000000000001000011110001100110100000000
000000000000000000000000001111010000110011000000000000
110000000000000000000110010000011110000011110100000000
010000000000000000000010000000010000000011110000000000

.logic_tile 12 10
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001011101110111101010100000000
100000000000000000000000001101000000111100000000000000
110000000000000000000110100011111010001011100000000000
110000000000000000000100000011001011101110100000000000
000000000000001111000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000001000000001000001100101000000100000000
000000000000000001000000000011000000010100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010000011110000000110
110000000000000000000000000000010000000011110001000000

.logic_tile 5 11
000000000000001000000000000000000001000000100100000000
000000000010000111000010010000001101000000000000000010
111000000000000011100000000000000001000000100110000001
000000000000000101100000000000001011000000000000000000
010000000001011101100000000000011010000100000100000000
010000000000101011000010010000000000000000000000000010
000000000000001000000000000000001010000100000100000000
000000000000000101000010010000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010001001110000001000000000100
000000000000000000000011000000001010000001000000100010
000000100000000001100000000101011001000000000000000000
000000000000000000100000000001001000010000000010100000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000010000000

.logic_tile 6 11
000000000000000000000000000101100001001001000100000000
000000000000000000000000000000101101001001000000000101
111000000000000000000000000011100001100000010100000000
000000000000000111000000000000101011100000010000000000
010000100000000000000111000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011101001100000110000100
010000000000000000000000000000011011001100000010000010

.logic_tile 7 11
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000001100000
111000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000001000000000000000000000000000000000000000
000000001110001001000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
110000000000000111100000001000000000010000100000000000
010000000000000000100000000101001000100000010000000000
000010000000001111000000010111000000000000000100000000
000001000000000001100010000000000000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010010000100000000001000000000000
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001100000000000000000000000100100000000
000011100000000000000000000000001010000000000000000000
000000000001000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000010100000000001000000100100000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000010000001
000000000000000000000000000011000000010110100010000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000001010000000000
000000001000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000001000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100011001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000010000000000100
000010110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011000000000000000110000000
011000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000110000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000001001100000000000000000000000100100000000
001000000000001001100000000000001010000000000000000001
111000000000000000000000000101111100000000100000000000
000000000000000000000000000101111000000000000000000000
110000000000001111000000000001011111000000000000000000
111000000000001001000000000001011011000010000000000000
000000000000010000000110001001011010000110100000000000
001000000000000000000100001111011000000011000000000000
000000001110000000000000001001011110000000000000000000
001000000000000000000000001101011000000010000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000011110000001110000100000100000000
001000000000000000000010100000010000000000000000000000
000000000000000000000000010101111100111101010000000000
001000000000000000000010000001111010111100110010100000

.logic_tile 6 12
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011011100000010100000000000
011000000000000000000000000000110000000010100010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001011000000000010000010000001

.logic_tile 7 12
010000000000100000000000011000000000000000000100000000
001000000001000000000010011101000000000010000000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
001000000000001001000110010000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001001000110000000000000000000000000000000000000000000

.logic_tile 8 12
010000000110000111000010100000000000000000100100000000
001000000000000000100010100000001010000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000101000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
001000001000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000110100000001110000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000101100111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111011010000000000000000001
001000001000000000000000000001110000010100000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000011000000000010000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
001000000000000000000000000000000000000000000001100010

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
000011011100000000
000000110100000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000001001111000000000000
001000000000000000000000000000001000001111000010000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000001000000000110100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000011110000100000100000000
001000000000000001000010100000010000000000000010000000
000000000000000000000000001000000000010110100100000000
001000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000011001100101000000000000000
111000000000000000000010100000010000101000000000100000

.logic_tile 5 13
010000000000100000000000000111000000000000000000000000
001000000001010101000000000000100000000001000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000001101000010100101111110000000000000000000
111000000010001011000010100111101000000001000000000000
000000000000000101100010101101101010111110110100100000
001000000000000101000010101011101110111101010000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000101000000010111101010011110100001000000
001010100000001101000010010011101110101001010000000000
000000000000000000000000000001111011010111100000000000
001000000000000101000010101101101010001011100000000000

.logic_tile 6 13
010000000000000111100111100001000001101001010100100000
001000000000000000000000000111101100110110110000000000
111000000000001000000000000011011101111001010100100000
100000000000001111000000000111101110110000000000000000
110000000000000001000000000000000000000000000000000000
111000000000000000100000000000000000000000000000000000
000000000000000000000000000011101110111101010100100000
001000000000000000000000000001000000111100000000000000
000000000000000000000000011111001110101000010100000000
001000000000010000000010010011011101110100010000000100
000000000000001000000000000101011100101000000110000000
001000000000001001000000000000000000101000000000000000
000000000000001001100110010000000000000000000000000000
001000000000000111100111000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
011000000000000011000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000010000011000000100000100000000
001000000000000101000011110000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000101100000000000000100000000
011000000000000000100000000000000000000001000000000000
000000000000000001100000000101100000000000000100100000
001000000000000101100010100000000000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000000000100
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000100000

.logic_tile 8 13
010000000000010000000010100000000000000000000000000000
001000000000100111000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010100000
110000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000001111000000001001011011011110100000000000
001000000000001111000000000111001010101111110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000001000000000000001010000000000001000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
111000000000000000000000001101000000010110100100000000
000000000000100000000000001011100000111111110000000100
010000000000000000000110100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
001000000000000000100100000000000000000000000000000000
000000000000000000000010100111100000010110100100000000
001000000000000000000100000011100000111111110001000000
110000000000000111100000001000001110010111110100000000
111000000000000000100011100011010000101011110001000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000001
001000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000011100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000100100000000
000000000000100000000000000000001011000000000000000000
110000000000001001100000000111111100010110000000000000
110000000000000111000011110111011010111111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101000010100000000000000000000100000001
000000000000100000000000000101000000000010000000000000
000000000000000011100011100000011100000100000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 6 14
000000000000000011100111011111001000001000000010000000
000000000000000000100111110101011010000000000000000000
111000000000001001100000000000000000000000100100000000
000000000000001001100000000000001011000000000000000000
010000000000101001000000011001011010000000000010000000
010000000001011001000010011111001110000010000000000001
000000000000001101000000000111101100000010100000000000
000000000000000001100000001111010000000000000000000100
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000101000000000010000000000010
000000000000001001100000000001011011000010000000000000
000000000000001001000010100000001111000010000000000000
000000000000000101000110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 7 14
000000000000000101100111010000001010000100000100000001
000000000000000101000110100000010000000000000001000001
111000000000000101000110010001101000000010100000000000
000000000000000000000110100001111001000010110000000010
110000000000001011100000000001100000000000000100000001
110000000000001111000010100000100000000001000000000101
000001000000000101000010100101101010000000010000000000
000010100000000000100000000011001010000000000000100000
000000000000000011100000000000000001000000100110000001
000000000000000000100000000000001011000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000001
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001000000000000000000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000010011011111010000110100000000000
000000000001000000000010000001011101001111110000000000
111000000000001000000000000000000000000000000100000000
000000000000000001000000001001000000000010000000000000
010000000000010001100110100101100000000000000100000000
110000000000000000000011110000000000000001000000000000
000000000000001000000000001001001100000110100000000000
000000000000000101000011110011111110001111110000000000
000000000001010000000000000111000000000000000100000000
000000000000100000000010110000100000000001000000000000
000000000000001101000111001011101110010111100000000000
000000000000001111100100001011001011110111110000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000001101001101010111100000000000
000000000000000001000000000111011100001011100000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000100000000000
000010100000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000001111000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000011100000010000000000000000000000000000
000000000000000111100010010000000000000000000000000000
111000000000000001100000000000011010000100000100000000
000000000000000000100000000000000000000000000010000000
110000000000000111100000001000000000000000000100000000
110000000000000000100000000111000000000010000000000000
000000000000001111100011111111111101001011100000000000
000000000000000111100110011011111010101011010000000000
000000000001000000000000001111011000011111100000000000
000000000000000000000000001101101001011111010000000000
000000000000000000000010100001001001101000010000000000
000000000000000000000110000001011011000000000000000001
000000000000000000000111100000000000000000000100000000
000000000000000000000010100101000000000010000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000101000110101011101101110111110100000000
000000000000001101100010100111011011010111110000000010
111000000000001101000010110111111100101111110100100000
000000000000000111000110101101001111001111110000000000
110000000000000101000010110001011101110110100100100000
110000000000000000000010100001011110111111110000000000
000000000000001001100111101111101110111111100100100000
000000000000000101000010100101001100101111011000000000
000000000000000101000010101001101001110111110100000000
000000000000000000000000001001111110010111110000000010
000000000000001101000110101000001011000000010000000000
000000000000000101000000000001001011000000100000000000
000000000000000101100011111000000000010000100000000000
000001000000000000000010010101001011100000010010000000
010000000000000101100000000000001001001111110000000000
010000000000000000000000000000011000001111110010000000

.logic_tile 7 15
000000000000000000000000000000000001001001000000000000
000000000000000000000000001011001110000110000000000000
111000000000000101100110100001100000000000000100000000
000000000000000000000010100000100000000001000000000000
010000000000001000000010100111100001100000010010000000
110000000000000001000000000111101110000000000001000000
000000000000000000000011100000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000000011101011001010111100000000000
000000000000000000000010010011001101001011100000000000
000000000000000000000000010111011111000000010000000000
000000000000000101000010100000001111000000010000000000
000000000000000001100111101001111011000000000000000110
000000000000000000100100001101101111000100000000000000
000000000000110001100010010111000000000000000100000000
000000000100100000100010010000100000000001000000000000

.logic_tile 8 15
000000000000100000000111000101011010000010100000000000
000000000001011101000100000000100000000010100010100000
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000001111000000000001001011001000000000000000
010000000000000101000010110101101011000000000000000000
000000000100000000000011100000001100000100000110000000
000000000000001101000000000000000000000000000000000010
000001000000001000000000010000000000000000000000000000
000010100000001001000010000000000000000000000000000000
000000000000100001100000000000000001000000100100000000
000001000000000000100000000000001111000000000001000001
000001000000000000000000000011100000000000000110000000
000010000000000000000000000000000000000001000000000000
000000000000000000000000010001011001001111000000000000
000000000000010000000010011101011010000111000010100010

.logic_tile 9 15
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
110000000001000000000000000000011010000100000100000000
110000000100000000000000000000000000000000000000000000
000000000000001111100111110000000000000000000000000000
000000000000001111100011010000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000000
000000100000000000000000000000011010000100000100000000
000001000100000000000000000000000000000000000010000000
000000100000000000000010100001000000000000000100000000
000000000000000111000100000000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000010000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000011111010000010100000000000
000000000000000000000000000000100000000010100000000000
111000000000000000000000001111101111101001000000000000
000000000000000000000000000101011101100001010000000000
010000000000001000000111101000001100000001110100000000
110000000000000001000000000111001101000010110000000001
000000000000001000000000001111011110111001010100000000
000000000000001011000000001111101010111010100010100000
000000000000001001100000010111001011001001100110000000
000000000000000111000011101111101110001001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000001101111101000110000000
000000000001010000000011110011001110111110000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000001110000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000010000
000001111000000000
000100001000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000001000001011010001110100000000
000000000000000000000000000101001101100010110000000010
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000001101000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001111010111100110110000000
000000000000000000000000000101001111010100110000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110000000000011100000000000000000000100000000
110000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000001011000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000001111100011100101001001010111100000000000
000000000000001001100110010001011010001011100000000000
111000000000001000000111101101111000001011100000000000
000000000000000001000000001001101011101011010000000000
010000000000001000000000010000011010000100000100000000
010000000000000111000010010000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011011000110100000000000
000000000000000000000010011111001011001111110000000000

.logic_tile 7 16
000000000000000000000111000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000001000000000001011011000000110100000000000
000000000000001111000000000011101011001111110000000000
110001000000000001000111101000000000000000000100000000
110000100000000000000010101111000000000010000000100000
000000000000001011100000010101011101000110100000000000
000000000000001011100010001101111100001111110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000010101111101011111100000000000
000000000000000001100010101001001011010111110000000000
000000000000000000000011000101100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000011100101000000000000000100000000
000010100000000000000000000000000000000001000000000010

.logic_tile 8 16
000000000000000011100000000000001100000100000101000000
000000000000000000100010010000010000000000000011000000
111000000000001111000000010000000000000000000101000000
000000000000000011000011100001000000000010000010000000
110000000000001000000011100001100000000000000100000000
010000000000000101000010110000000000000001000000000000
000001000000100011100000000001101111001000000000000000
000000000000000000100000001111011101000000000001000000
000000000000000000000011100000000000000000100100000000
000000000000000000000010010000001011000000000000000000
000000000000000000000010000001011000010111100000000000
000000000000000000000000000101111011111111100000000010
000000000000000000000010011000000000000000000100000000
000000000000000000000110010101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000010001101100011001010100000000
000000000001000000000010101101101010011010100010000001
010000000000001000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101011001000010100000000
000000000000000000000000000011101001101101110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000010000000000010
000010010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
100000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
100000000000100000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 4 lvds_clock_buf
.sym 7 r_counter[0]_$glb_clk
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 750 r_counter[0]
.sym 830 r_counter[0]
.sym 856 r_counter[0]
.sym 860 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 861 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 862 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 863 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 865 lvds_rx_09_inst.r_phase_count[0]
.sym 866 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 867 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 940 lvds_clock
.sym 941 $PACKER_VCC_NET
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 974 w_rx_09_fifo_data[1]
.sym 975 io_pmod[6]$SB_IO_OUT
.sym 976 io_pmod[5]$SB_IO_OUT
.sym 977 w_rx_09_fifo_data[0]
.sym 978 io_pmod[7]$SB_IO_OUT
.sym 979 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 980 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 1020 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 1033 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 1098 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 1125 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1199 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1310 $PACKER_VCC_NET
.sym 1350 $PACKER_VCC_NET
.sym 1393 $PACKER_VCC_NET
.sym 2800 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2809 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 2810 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2937 io_pmod[5]$SB_IO_OUT
.sym 2941 io_pmod[7]$SB_IO_OUT
.sym 2966 r_counter[0]
.sym 3021 r_counter[0]
.sym 3042 i_glob_clock$SB_IO_IN_$glb_clk
.sym 3046 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3047 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3049 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 3050 lvds_rx_09_inst.r_phase_count[1]
.sym 3051 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3075 io_pmod[6]$SB_IO_OUT
.sym 3099 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3102 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3103 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3105 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3108 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3112 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3116 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3123 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3124 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3126 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 3130 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 3131 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3132 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3133 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3137 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3139 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3142 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 3143 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3149 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3150 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3162 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3166 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3167 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3168 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3169 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3175 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3176 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3177 lvds_clock_buf
.sym 3181 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3182 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3184 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3234 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3239 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3240 w_rx_09_fifo_data[1]
.sym 3242 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3243 w_rx_09_fifo_data[0]
.sym 3245 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3247 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3249 w_lvds_rx_09_d1
.sym 3250 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3256 w_lvds_rx_09_d0
.sym 3257 w_lvds_rx_09_d1
.sym 3258 io_pmod[5]$SB_IO_OUT
.sym 3259 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3265 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3266 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3267 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3268 w_lvds_rx_09_d0
.sym 3272 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3273 w_rx_09_fifo_data[1]
.sym 3277 w_rx_09_fifo_data[0]
.sym 3279 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3283 w_lvds_rx_09_d1
.sym 3284 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3285 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3286 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3289 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3292 io_pmod[5]$SB_IO_OUT
.sym 3295 w_lvds_rx_09_d0
.sym 3296 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3297 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3298 w_lvds_rx_09_d1
.sym 3301 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 3303 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 3311 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3312 lvds_clock_buf
.sym 3313 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 3328 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3335 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3344 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3464 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5032 io_pmod[7]$SB_IO_OUT
.sym 5035 io_pmod[5]$SB_IO_OUT
.sym 5049 $PACKER_VCC_NET
.sym 5159 io_pmod[6]$SB_IO_OUT
.sym 5169 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5305 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 5306 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 5308 lvds_rx_09_inst.r_phase_count[0]
.sym 5312 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 5313 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5314 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5316 lvds_rx_09_inst.r_phase_count[0]
.sym 5319 $PACKER_VCC_NET
.sym 5321 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5322 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 5326 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5332 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5333 lvds_rx_09_inst.r_phase_count[1]
.sym 5335 $nextpnr_ICESTORM_LC_0$O
.sym 5337 lvds_rx_09_inst.r_phase_count[0]
.sym 5341 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5343 $PACKER_VCC_NET
.sym 5344 lvds_rx_09_inst.r_phase_count[1]
.sym 5348 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5349 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 5350 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 5351 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5355 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5356 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 5366 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5368 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 5375 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 5378 lvds_rx_09_inst.r_phase_count[1]
.sym 5379 lvds_rx_09_inst.r_phase_count[0]
.sym 5380 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 5381 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 5382 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 5383 lvds_clock_buf
.sym 5384 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5428 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5440 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5444 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 5455 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5457 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 5474 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5478 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 5480 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 5490 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 5492 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 5505 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5506 lvds_clock_buf
.sym 5507 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 5535 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 6262 o_shdn_tx_lna$SB_IO_OUT
.sym 6279 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6305 o_shdn_tx_lna$SB_IO_OUT
.sym 6495 $PACKER_GND_NET
.sym 6828 $PACKER_GND_NET
.sym 7135 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 7174 spi_if_ins.state_if[0]
.sym 7275 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 7280 w_fetch
.sym 7281 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 7321 $PACKER_VCC_NET
.sym 7333 w_fetch
.sym 7337 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 7377 r_tx_data[2]
.sym 7378 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 7380 r_tx_data[6]
.sym 7383 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7419 w_fetch
.sym 7429 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7434 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 7480 w_load
.sym 7516 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 7525 w_tx_data_io[2]
.sym 7534 w_tx_data_sys_SB_DFFE_Q_E
.sym 7542 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7580 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 7584 w_tx_data_smi[1]
.sym 7585 w_tx_data_smi[0]
.sym 7587 w_tx_data_sys_SB_DFFE_Q_E
.sym 7633 w_load
.sym 7682 w_tx_data_sys
.sym 7720 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 7735 w_cs[2]
.sym 7787 w_rx_data[3]
.sym 7831 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 7886 o_shdn_rx_lna$SB_IO_OUT
.sym 7893 o_shdn_tx_lna$SB_IO_OUT
.sym 7931 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 7935 spi_if_ins.w_rx_data[3]
.sym 8023 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 8037 io_ctrl_ins.rf_mode[2]
.sym 8093 $PACKER_GND_NET
.sym 8104 $PACKER_GND_NET
.sym 8296 $PACKER_GND_NET
.sym 8684 $PACKER_GND_NET
.sym 8907 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9040 $PACKER_GND_NET
.sym 9143 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9167 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9171 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9175 w_tx_data_io[6]
.sym 9176 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9178 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9197 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9199 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9211 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9231 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9263 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9266 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9267 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9268 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9269 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9270 spi_if_ins.state_if[1]
.sym 9271 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 9290 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9291 spi_if_ins.state_if[0]
.sym 9294 w_fetch
.sym 9300 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9309 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9311 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9315 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9317 spi_if_ins.state_if[0]
.sym 9327 spi_if_ins.state_if[1]
.sym 9332 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9335 spi_if_ins.state_if[1]
.sym 9346 spi_if_ins.state_if[1]
.sym 9348 spi_if_ins.state_if[0]
.sym 9376 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9377 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9382 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9383 spi_if_ins.state_if[1]
.sym 9384 spi_if_ins.state_if[0]
.sym 9386 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9389 spi_if_ins.r_tx_byte[0]
.sym 9390 spi_if_ins.r_tx_byte[7]
.sym 9391 spi_if_ins.r_tx_byte[6]
.sym 9392 spi_if_ins.r_tx_byte[2]
.sym 9394 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9395 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9396 spi_if_ins.r_tx_byte[3]
.sym 9407 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9408 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9409 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 9410 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9415 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 9418 spi_if_ins.w_rx_data[4]
.sym 9420 r_tx_data[0]
.sym 9422 w_fetch
.sym 9441 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9442 spi_if_ins.state_if[1]
.sym 9443 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 9444 w_tx_data_io[2]
.sym 9446 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9447 w_tx_data_io[6]
.sym 9450 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 9451 spi_if_ins.state_if[0]
.sym 9455 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 9457 r_tx_data_SB_DFFE_Q_E
.sym 9469 w_tx_data_io[2]
.sym 9470 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 9472 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 9475 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9476 spi_if_ins.state_if[0]
.sym 9477 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9478 spi_if_ins.state_if[1]
.sym 9487 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 9490 w_tx_data_io[6]
.sym 9508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9509 r_tx_data_SB_DFFE_Q_E
.sym 9510 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9511 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 9512 w_ioc[4]
.sym 9513 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 9514 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 9515 r_tx_data_SB_DFFE_Q_E
.sym 9516 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 9518 w_cs[0]
.sym 9519 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 9525 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9529 spi_if_ins.r_tx_byte[3]
.sym 9532 w_cs[1]
.sym 9533 spi_if_ins.r_tx_byte[7]
.sym 9542 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9555 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9572 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9582 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9599 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9632 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9633 r_counter[0]_$glb_clk
.sym 9634 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9635 w_load
.sym 9637 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9638 r_tx_data[0]
.sym 9641 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9642 spi_if_ins.o_cs_SB_LUT4_I2_1_O[3]
.sym 9649 w_fetch
.sym 9652 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 9653 w_load
.sym 9656 $PACKER_VCC_NET
.sym 9666 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9667 w_cs[1]
.sym 9668 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 9680 w_cs[2]
.sym 9687 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9689 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9692 w_fetch
.sym 9694 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9706 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 9711 w_cs[2]
.sym 9736 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 9739 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 9752 w_fetch
.sym 9754 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 9755 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9756 r_counter[0]_$glb_clk
.sym 9757 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9759 io_ctrl_ins.pmod_dir_state[1]
.sym 9760 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 9763 io_ctrl_ins.pmod_dir_state[2]
.sym 9764 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 9770 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9774 r_tx_data[4]
.sym 9780 w_tx_data_smi[1]
.sym 9782 o_shdn_rx_lna$SB_IO_OUT
.sym 9786 w_fetch
.sym 9793 w_rx_data[3]
.sym 9810 w_tx_data_sys_SB_DFFE_Q_E
.sym 9828 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 9832 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 9878 w_tx_data_sys_SB_DFFE_Q_E
.sym 9879 r_counter[0]_$glb_clk
.sym 9882 io_ctrl_ins.o_pmod[4]
.sym 9883 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 9884 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[2]
.sym 9885 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 9886 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9887 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[0]
.sym 9897 i_button_SB_LUT4_I0_I3[2]
.sym 9930 spi_if_ins.w_rx_data[3]
.sym 9933 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9975 spi_if_ins.w_rx_data[3]
.sym 10001 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 10002 r_counter[0]_$glb_clk
.sym 10006 io_ctrl_ins.rf_pin_state[2]
.sym 10010 io_ctrl_ins.rf_pin_state[1]
.sym 10017 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 10019 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 10022 w_rx_data[2]
.sym 10024 w_rx_data[3]
.sym 10026 w_rx_data[4]
.sym 10031 w_rx_data[2]
.sym 10037 w_rx_data[1]
.sym 10049 io_ctrl_ins.rf_mode[2]
.sym 10053 io_ctrl_ins.rf_mode[1]
.sym 10056 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 10058 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 10067 io_ctrl_ins.rf_pin_state[1]
.sym 10071 io_ctrl_ins.rf_pin_state[2]
.sym 10078 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 10080 io_ctrl_ins.rf_pin_state[1]
.sym 10081 io_ctrl_ins.rf_mode[1]
.sym 10120 io_ctrl_ins.rf_mode[1]
.sym 10121 io_ctrl_ins.rf_mode[2]
.sym 10122 io_ctrl_ins.rf_pin_state[2]
.sym 10123 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 10124 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 10125 r_counter[0]_$glb_clk
.sym 10131 io_ctrl_ins.rf_mode[1]
.sym 10140 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 10142 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10181 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 $PACKER_GND_NET
.sym 10204 $PACKER_GND_NET
.sym 10210 $PACKER_GND_NET
.sym 10218 $PACKER_GND_NET
.sym 10410 $PACKER_GND_NET
.sym 10908 $PACKER_GND_NET
.sym 11012 $PACKER_GND_NET
.sym 11031 r_tx_data[5]
.sym 11132 spi_if_ins.r_tx_byte[5]
.sym 11134 spi_if_ins.r_tx_byte[1]
.sym 11145 $PACKER_GND_NET
.sym 11160 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11161 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11251 spi_if_ins.spi.r_tx_byte[5]
.sym 11252 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11253 spi_if_ins.spi.r_tx_byte[2]
.sym 11257 spi_if_ins.spi.r_tx_byte[6]
.sym 11275 spi_if_ins.r_tx_byte[0]
.sym 11277 r_tx_data[1]
.sym 11279 spi_if_ins.r_tx_byte[6]
.sym 11281 spi_if_ins.r_tx_byte[2]
.sym 11285 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11301 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11303 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11321 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11327 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11371 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11374 spi_if_ins.r_tx_data_valid
.sym 11376 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11378 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11379 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11380 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11389 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 11405 spi_if_ins.r_tx_byte[7]
.sym 11406 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11415 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11419 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11423 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11424 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11425 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11426 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11427 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11430 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11440 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11441 spi_if_ins.state_if[0]
.sym 11443 spi_if_ins.state_if[1]
.sym 11444 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 11448 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 11449 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11450 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11454 spi_if_ins.state_if[0]
.sym 11455 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11456 spi_if_ins.state_if[1]
.sym 11460 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11461 spi_if_ins.state_if[0]
.sym 11463 spi_if_ins.state_if[1]
.sym 11466 spi_if_ins.state_if[1]
.sym 11467 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11468 spi_if_ins.state_if[0]
.sym 11469 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11472 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 11473 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11474 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11475 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11478 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11479 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11480 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11481 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11494 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11495 r_counter[0]_$glb_clk
.sym 11497 w_cs[2]
.sym 11498 w_cs[3]
.sym 11504 w_cs[1]
.sym 11514 i_ss$SB_IO_IN
.sym 11520 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 11522 r_tx_data[5]
.sym 11524 r_tx_data[3]
.sym 11528 r_tx_data[7]
.sym 11529 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11530 w_cs[2]
.sym 11538 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11540 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11542 spi_if_ins.state_if[1]
.sym 11543 spi_if_ins.state_if[0]
.sym 11546 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11547 r_tx_data[2]
.sym 11548 r_tx_data[3]
.sym 11550 r_tx_data[6]
.sym 11552 r_tx_data[7]
.sym 11560 r_tx_data[0]
.sym 11563 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11573 r_tx_data[0]
.sym 11579 r_tx_data[7]
.sym 11586 r_tx_data[6]
.sym 11592 r_tx_data[2]
.sym 11602 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11603 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11604 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11607 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11608 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11609 spi_if_ins.state_if[1]
.sym 11610 spi_if_ins.state_if[0]
.sym 11613 r_tx_data[3]
.sym 11617 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11618 r_counter[0]_$glb_clk
.sym 11622 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11627 w_rx_data[6]
.sym 11637 w_cs[1]
.sym 11638 w_tx_data_io[6]
.sym 11642 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11652 w_ioc[4]
.sym 11654 w_cs[1]
.sym 11661 w_cs[2]
.sym 11662 w_cs[3]
.sym 11669 w_cs[2]
.sym 11670 spi_if_ins.w_rx_data[4]
.sym 11676 w_cs[1]
.sym 11683 w_cs[0]
.sym 11687 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11688 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11691 w_cs[0]
.sym 11696 spi_if_ins.w_rx_data[4]
.sym 11700 w_cs[2]
.sym 11701 w_cs[1]
.sym 11702 w_cs[3]
.sym 11703 w_cs[0]
.sym 11706 w_cs[2]
.sym 11707 w_cs[3]
.sym 11708 w_cs[1]
.sym 11709 w_cs[0]
.sym 11712 w_cs[0]
.sym 11713 w_cs[2]
.sym 11714 w_cs[3]
.sym 11715 w_cs[1]
.sym 11718 w_cs[1]
.sym 11719 w_cs[3]
.sym 11720 w_cs[2]
.sym 11721 w_cs[0]
.sym 11733 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11736 w_cs[3]
.sym 11737 w_cs[1]
.sym 11738 w_cs[2]
.sym 11739 w_cs[0]
.sym 11740 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11741 r_counter[0]_$glb_clk
.sym 11743 r_tx_data[5]
.sym 11744 r_tx_data[3]
.sym 11746 r_tx_data[7]
.sym 11747 r_tx_data[1]
.sym 11748 r_tx_data[4]
.sym 11760 w_rx_data[6]
.sym 11764 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11768 r_tx_data[1]
.sym 11770 w_tx_data_io[1]
.sym 11772 w_tx_data_io[3]
.sym 11774 w_tx_data_io[0]
.sym 11775 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 11784 w_ioc[4]
.sym 11790 w_tx_data_io[0]
.sym 11792 w_fetch
.sym 11793 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 11794 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11795 r_tx_data_SB_DFFE_Q_E
.sym 11796 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 11797 w_tx_data_smi[0]
.sym 11798 w_cs[0]
.sym 11799 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 11800 w_cs[2]
.sym 11807 spi_if_ins.o_cs_SB_LUT4_I2_1_O[3]
.sym 11808 w_tx_data_sys
.sym 11809 w_ioc[2]
.sym 11810 w_load
.sym 11812 w_ioc[3]
.sym 11814 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11818 w_load
.sym 11829 w_ioc[2]
.sym 11830 w_cs[0]
.sym 11831 w_ioc[4]
.sym 11832 w_ioc[3]
.sym 11835 spi_if_ins.o_cs_SB_LUT4_I2_1_O[3]
.sym 11836 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 11837 w_tx_data_sys
.sym 11838 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 11853 w_cs[2]
.sym 11854 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11855 w_ioc[2]
.sym 11856 w_fetch
.sym 11859 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 11860 w_tx_data_io[0]
.sym 11861 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 11862 w_tx_data_smi[0]
.sym 11863 r_tx_data_SB_DFFE_Q_E
.sym 11864 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11866 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 11867 w_ioc[2]
.sym 11868 i_button_SB_LUT4_I0_I3[3]
.sym 11869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 11870 w_ioc[3]
.sym 11871 i_button_SB_LUT4_I0_I3[2]
.sym 11872 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11873 w_ioc[1]
.sym 11881 spi_if_ins.w_rx_data[4]
.sym 11882 w_fetch
.sym 11889 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 11892 io_ctrl_ins.pmod_dir_state[2]
.sym 11915 w_rx_data[2]
.sym 11916 io_ctrl_ins.pmod_dir_state[1]
.sym 11917 w_rx_data[1]
.sym 11928 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 11930 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 11932 o_shdn_rx_lna$SB_IO_OUT
.sym 11934 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11935 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 11948 w_rx_data[1]
.sym 11952 o_shdn_rx_lna$SB_IO_OUT
.sym 11953 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 11954 io_ctrl_ins.pmod_dir_state[1]
.sym 11955 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 11970 w_rx_data[2]
.sym 11979 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 11986 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11987 r_counter[0]_$glb_clk
.sym 11989 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 11990 w_tx_data_io[1]
.sym 11991 w_tx_data_io[3]
.sym 11992 w_tx_data_io[0]
.sym 11993 w_tx_data_io[2]
.sym 11994 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 11995 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11996 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 12001 w_rx_data[5]
.sym 12005 w_rx_data[1]
.sym 12008 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 12010 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 12011 w_rx_data[2]
.sym 12012 i_button_SB_LUT4_I0_I3[3]
.sym 12015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 12030 w_fetch
.sym 12031 w_cs[1]
.sym 12032 i_button_SB_LUT4_I0_I3[3]
.sym 12035 i_button_SB_LUT4_I0_I3[2]
.sym 12039 w_rx_data[2]
.sym 12042 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 12043 w_rx_data[4]
.sym 12044 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 12045 o_led0$SB_IO_OUT
.sym 12052 io_ctrl_ins.pmod_dir_state[2]
.sym 12053 o_shdn_tx_lna$SB_IO_OUT
.sym 12056 io_ctrl_ins.pmod_dir_state[0]
.sym 12057 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12059 w_rx_data[1]
.sym 12061 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 12072 w_rx_data[4]
.sym 12075 w_rx_data[1]
.sym 12081 o_shdn_tx_lna$SB_IO_OUT
.sym 12082 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 12083 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 12084 io_ctrl_ins.pmod_dir_state[2]
.sym 12087 o_led0$SB_IO_OUT
.sym 12088 io_ctrl_ins.pmod_dir_state[0]
.sym 12089 i_button_SB_LUT4_I0_I3[3]
.sym 12090 i_button_SB_LUT4_I0_I3[2]
.sym 12093 w_cs[1]
.sym 12094 w_fetch
.sym 12095 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 12096 i_button_SB_LUT4_I0_I3[3]
.sym 12099 w_rx_data[2]
.sym 12109 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 12110 r_counter[0]_$glb_clk
.sym 12112 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 12113 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 12114 io_ctrl_ins.pmod_dir_state[0]
.sym 12116 io_ctrl_ins.pmod_dir_state[3]
.sym 12119 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[3]
.sym 12125 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 12128 io_ctrl_ins.o_pmod[4]
.sym 12129 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 12133 o_led0$SB_IO_OUT
.sym 12143 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 12164 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 12171 w_rx_data[2]
.sym 12177 w_rx_data[1]
.sym 12198 w_rx_data[2]
.sym 12223 w_rx_data[1]
.sym 12232 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 12233 r_counter[0]_$glb_clk
.sym 12247 o_tr_vc2$SB_IO_OUT
.sym 12248 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 12249 w_rx_data[3]
.sym 12306 o_ldo_2v8_en$SB_IO_OUT
.sym 12313 $PACKER_GND_NET
.sym 12333 $PACKER_GND_NET
.sym 12367 i_sck$SB_IO_IN
.sym 12522 $PACKER_GND_NET
.sym 12885 $PACKER_GND_NET
.sym 13018 $PACKER_GND_NET
.sym 13130 io_pmod[7]$SB_IO_OUT
.sym 13136 io_pmod[5]$SB_IO_OUT
.sym 13139 spi_if_ins.r_tx_byte[1]
.sym 13241 int_miso
.sym 13253 io_pmod[6]$SB_IO_OUT
.sym 13263 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13265 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13289 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13292 r_tx_data[5]
.sym 13308 r_tx_data[1]
.sym 13336 r_tx_data[5]
.sym 13350 r_tx_data[1]
.sym 13357 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13358 r_counter[0]_$glb_clk
.sym 13360 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13361 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13362 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13363 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 13365 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13366 spi_if_ins.spi.r_tx_byte[1]
.sym 13367 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 13380 spi_if_ins.r_tx_byte[7]
.sym 13395 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13405 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13413 spi_if_ins.r_tx_byte[5]
.sym 13419 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13424 spi_if_ins.r_tx_byte[2]
.sym 13426 spi_if_ins.r_tx_byte[0]
.sym 13430 spi_if_ins.r_tx_byte[6]
.sym 13437 spi_if_ins.r_tx_byte[5]
.sym 13441 spi_if_ins.r_tx_byte[0]
.sym 13447 spi_if_ins.r_tx_byte[2]
.sym 13470 spi_if_ins.r_tx_byte[6]
.sym 13480 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13485 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13486 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 13487 spi_if_ins.spi.r_tx_byte[7]
.sym 13489 spi_if_ins.spi.r_tx_byte[3]
.sym 13510 w_cs[1]
.sym 13511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13513 i_mosi$SB_IO_IN
.sym 13526 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13532 spi_if_ins.r_tx_data_valid
.sym 13533 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13534 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13537 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13538 i_ss$SB_IO_IN
.sym 13540 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13545 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13560 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13570 spi_if_ins.r_tx_data_valid
.sym 13572 i_ss$SB_IO_IN
.sym 13581 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13582 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13583 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13588 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13593 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13596 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13603 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13604 r_counter[0]_$glb_clk
.sym 13605 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13606 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13622 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13624 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13631 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 13637 spi_if_ins.w_rx_data[6]
.sym 13638 w_cs[2]
.sym 13651 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13658 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13661 spi_if_ins.w_rx_data[6]
.sym 13669 spi_if_ins.w_rx_data[5]
.sym 13681 spi_if_ins.w_rx_data[6]
.sym 13682 spi_if_ins.w_rx_data[5]
.sym 13687 spi_if_ins.w_rx_data[5]
.sym 13688 spi_if_ins.w_rx_data[6]
.sym 13724 spi_if_ins.w_rx_data[6]
.sym 13725 spi_if_ins.w_rx_data[5]
.sym 13726 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13727 r_counter[0]_$glb_clk
.sym 13728 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13729 spi_if_ins.spi.r_rx_byte[3]
.sym 13733 spi_if_ins.spi.r_rx_byte[2]
.sym 13734 spi_if_ins.spi.r_rx_byte[0]
.sym 13735 spi_if_ins.spi.r_rx_byte[1]
.sym 13753 w_fetch
.sym 13755 spi_if_ins.w_rx_data[5]
.sym 13763 i_button_SB_LUT4_I0_I3[2]
.sym 13772 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13789 spi_if_ins.w_rx_data[6]
.sym 13793 spi_if_ins.w_rx_data[5]
.sym 13816 spi_if_ins.w_rx_data[6]
.sym 13818 spi_if_ins.w_rx_data[5]
.sym 13845 spi_if_ins.w_rx_data[6]
.sym 13849 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13852 spi_if_ins.w_rx_data[0]
.sym 13854 spi_if_ins.w_rx_data[2]
.sym 13855 spi_if_ins.w_rx_data[6]
.sym 13856 spi_if_ins.w_rx_data[3]
.sym 13857 spi_if_ins.w_rx_data[1]
.sym 13859 spi_if_ins.w_rx_data[5]
.sym 13870 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13876 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 13877 spi_if_ins.w_rx_data[3]
.sym 13884 w_tx_data_io[2]
.sym 13886 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13887 w_rx_data[6]
.sym 13894 w_tx_data_io[7]
.sym 13896 w_tx_data_io[5]
.sym 13897 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 13902 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 13911 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 13913 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13917 w_tx_data_smi[1]
.sym 13918 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 13919 w_tx_data_io[1]
.sym 13920 r_tx_data_SB_DFFE_Q_E
.sym 13921 w_tx_data_io[3]
.sym 13926 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 13927 w_tx_data_io[5]
.sym 13928 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13932 w_tx_data_smi[1]
.sym 13933 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 13934 w_tx_data_io[3]
.sym 13935 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13944 w_tx_data_io[7]
.sym 13945 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13947 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 13950 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13951 w_tx_data_smi[1]
.sym 13952 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 13953 w_tx_data_io[1]
.sym 13957 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 13959 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13972 r_tx_data_SB_DFFE_Q_E
.sym 13973 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13974 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 13975 w_rx_data[2]
.sym 13976 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13977 w_rx_data[4]
.sym 13978 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13979 w_rx_data[5]
.sym 13980 w_rx_data[1]
.sym 13981 w_rx_data[0]
.sym 13990 w_tx_data_io[5]
.sym 13996 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13997 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 13998 w_tx_data_io[7]
.sym 14001 i_button_SB_LUT4_I0_I3[2]
.sym 14004 w_rx_data[0]
.sym 14007 w_load
.sym 14010 w_cs[1]
.sym 14017 w_ioc[4]
.sym 14018 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 14019 w_cs[1]
.sym 14020 spi_if_ins.w_rx_data[3]
.sym 14021 spi_if_ins.w_rx_data[1]
.sym 14024 spi_if_ins.w_rx_data[0]
.sym 14025 w_fetch
.sym 14026 spi_if_ins.w_rx_data[2]
.sym 14028 w_ioc[3]
.sym 14029 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 14034 i_button_SB_LUT4_I0_I3[3]
.sym 14040 w_load
.sym 14041 w_ioc[2]
.sym 14042 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 14045 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14047 w_ioc[1]
.sym 14049 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 14050 w_load
.sym 14051 w_fetch
.sym 14052 w_cs[1]
.sym 14057 spi_if_ins.w_rx_data[2]
.sym 14061 w_ioc[1]
.sym 14062 w_ioc[4]
.sym 14063 w_ioc[2]
.sym 14064 w_ioc[3]
.sym 14067 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 14068 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14070 i_button_SB_LUT4_I0_I3[3]
.sym 14075 spi_if_ins.w_rx_data[3]
.sym 14079 spi_if_ins.w_rx_data[0]
.sym 14086 w_ioc[4]
.sym 14087 w_ioc[1]
.sym 14088 w_ioc[3]
.sym 14091 spi_if_ins.w_rx_data[1]
.sym 14095 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 14096 r_counter[0]_$glb_clk
.sym 14098 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 14099 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 14100 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 14102 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 14103 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14104 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14105 io_ctrl_ins.o_pmod[3]
.sym 14117 w_cs[1]
.sym 14122 w_rx_data[4]
.sym 14123 i_button_SB_LUT4_I0_I3[3]
.sym 14130 io_ctrl_ins.pmod_dir_state[6]
.sym 14139 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 14140 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 14141 i_button_SB_LUT4_I0_I3[3]
.sym 14142 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[2]
.sym 14143 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14144 i_button_SB_LUT4_I0_I3[2]
.sym 14145 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[0]
.sym 14146 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[3]
.sym 14148 w_ioc[2]
.sym 14149 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 14150 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 14151 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 14152 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 14153 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 14154 io_ctrl_ins.o_pmod[4]
.sym 14156 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 14158 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14159 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 14160 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14162 io_ctrl_ins.o_pmod[3]
.sym 14164 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 14165 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 14166 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14168 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14172 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14173 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14174 io_ctrl_ins.o_pmod[4]
.sym 14175 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14178 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 14179 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14180 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 14181 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 14184 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 14185 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 14186 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14187 io_ctrl_ins.o_pmod[3]
.sym 14190 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 14191 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14192 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 14193 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 14196 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[0]
.sym 14197 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[3]
.sym 14198 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 14199 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[2]
.sym 14202 i_button_SB_LUT4_I0_I3[2]
.sym 14204 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 14205 w_ioc[2]
.sym 14208 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 14210 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 14216 i_button_SB_LUT4_I0_I3[2]
.sym 14217 i_button_SB_LUT4_I0_I3[3]
.sym 14218 io_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 14219 r_counter[0]_$glb_clk
.sym 14220 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 14221 io_ctrl_ins.pmod_dir_state[7]
.sym 14222 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 14223 io_ctrl_ins.pmod_dir_state[6]
.sym 14224 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 14226 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 14227 i_button_SB_LUT4_I0_I3[1]
.sym 14228 io_ctrl_ins.pmod_dir_state[5]
.sym 14239 o_led1$SB_IO_OUT
.sym 14244 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 14253 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14262 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 14263 w_rx_data[3]
.sym 14264 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14265 i_config[0]$SB_IO_IN
.sym 14266 io_ctrl_ins.pmod_dir_state[3]
.sym 14269 o_tr_vc2$SB_IO_OUT
.sym 14270 io_ctrl_ins.rf_mode[1]
.sym 14272 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 14274 w_rx_data[0]
.sym 14275 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 14276 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 14277 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 14292 o_ldo_2v8_en$SB_IO_OUT
.sym 14295 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 14296 io_ctrl_ins.rf_mode[1]
.sym 14297 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 14298 i_config[0]$SB_IO_IN
.sym 14301 o_tr_vc2$SB_IO_OUT
.sym 14302 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 14303 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 14304 io_ctrl_ins.pmod_dir_state[3]
.sym 14310 w_rx_data[0]
.sym 14320 w_rx_data[3]
.sym 14337 o_ldo_2v8_en$SB_IO_OUT
.sym 14338 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 14339 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 14340 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 14341 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 14342 r_counter[0]_$glb_clk
.sym 14357 i_config[0]$SB_IO_IN
.sym 14362 io_ctrl_ins.rf_mode[1]
.sym 14363 io_ctrl_ins.mixer_en_state
.sym 14374 o_ldo_2v8_en$SB_IO_OUT
.sym 14375 w_rx_data[6]
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14403 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 i_sck$SB_IO_IN
.sym 14419 $PACKER_GND_NET
.sym 14428 $PACKER_GND_NET
.sym 14440 i_sck$SB_IO_IN
.sym 15134 i_sck$SB_IO_IN
.sym 15348 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15351 spi_if_ins.spi.SCKr[0]
.sym 15352 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 15353 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15377 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15398 spi_if_ins.r_tx_byte[7]
.sym 15405 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15416 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15444 spi_if_ins.r_tx_byte[7]
.sym 15445 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 15446 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15466 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15471 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15473 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15474 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15475 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15476 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15482 i_mosi$SB_IO_IN
.sym 15491 int_miso
.sym 15493 spi_if_ins.r_tx_byte[7]
.sym 15501 spi_if_ins.r_tx_byte[3]
.sym 15510 spi_if_ins.spi.r_tx_byte[5]
.sym 15512 spi_if_ins.spi.r_tx_byte[2]
.sym 15513 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15515 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15516 spi_if_ins.spi.r_tx_byte[3]
.sym 15518 spi_if_ins.r_tx_byte[1]
.sym 15519 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15520 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15521 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15522 spi_if_ins.spi.r_tx_byte[7]
.sym 15523 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15524 spi_if_ins.spi.r_tx_byte[6]
.sym 15528 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15531 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15532 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15536 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15537 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15538 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15539 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15540 spi_if_ins.spi.r_tx_byte[1]
.sym 15541 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15543 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15544 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 15545 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15546 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 15549 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15551 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15552 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15555 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15556 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15557 spi_if_ins.spi.r_tx_byte[5]
.sym 15558 spi_if_ins.spi.r_tx_byte[1]
.sym 15561 spi_if_ins.spi.r_tx_byte[6]
.sym 15562 spi_if_ins.spi.r_tx_byte[2]
.sym 15563 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15564 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15573 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 15574 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15575 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15576 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 15580 spi_if_ins.r_tx_byte[1]
.sym 15585 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15586 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15587 spi_if_ins.spi.r_tx_byte[7]
.sym 15588 spi_if_ins.spi.r_tx_byte[3]
.sym 15589 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15594 spi_if_ins.r_tx_byte[4]
.sym 15603 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15609 $PACKER_VCC_NET
.sym 15611 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15639 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15646 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15653 spi_if_ins.r_tx_byte[7]
.sym 15659 spi_if_ins.r_tx_byte[4]
.sym 15660 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15661 spi_if_ins.r_tx_byte[3]
.sym 15680 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15684 spi_if_ins.r_tx_byte[4]
.sym 15690 spi_if_ins.r_tx_byte[7]
.sym 15705 spi_if_ins.r_tx_byte[3]
.sym 15712 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15716 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15717 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15718 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15719 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15721 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15722 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15742 r_tx_data[4]
.sym 15762 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15789 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 spi_if_ins.spi.r_rx_byte[4]
.sym 15839 spi_if_ins.spi.r_rx_byte[5]
.sym 15841 spi_if_ins.spi.r_rx_byte[7]
.sym 15843 spi_if_ins.spi.r_rx_byte[6]
.sym 15845 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15856 i_mosi$SB_IO_IN
.sym 15858 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15864 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15866 i_config[3]$SB_IO_IN
.sym 15868 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15871 i_button_SB_LUT4_I0_I3[2]
.sym 15881 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15886 i_mosi$SB_IO_IN
.sym 15891 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15893 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15894 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15912 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15939 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15942 i_mosi$SB_IO_IN
.sym 15949 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15958 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15959 i_sck$SB_IO_IN_$glb_clk
.sym 15962 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15964 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 15968 spi_if_ins.w_rx_data[4]
.sym 15977 w_cs[1]
.sym 15986 w_rx_data[0]
.sym 15987 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15990 w_rx_data[2]
.sym 15992 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15994 w_rx_data[4]
.sym 15995 w_cs[1]
.sym 16002 spi_if_ins.spi.r_rx_byte[3]
.sym 16004 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16007 spi_if_ins.spi.r_rx_byte[0]
.sym 16011 spi_if_ins.spi.r_rx_byte[5]
.sym 16014 spi_if_ins.spi.r_rx_byte[2]
.sym 16015 spi_if_ins.spi.r_rx_byte[6]
.sym 16016 spi_if_ins.spi.r_rx_byte[1]
.sym 16038 spi_if_ins.spi.r_rx_byte[0]
.sym 16048 spi_if_ins.spi.r_rx_byte[2]
.sym 16054 spi_if_ins.spi.r_rx_byte[6]
.sym 16059 spi_if_ins.spi.r_rx_byte[3]
.sym 16067 spi_if_ins.spi.r_rx_byte[1]
.sym 16080 spi_if_ins.spi.r_rx_byte[5]
.sym 16081 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 i_button_SB_LUT4_I0_O[0]
.sym 16085 io_ctrl_ins.o_pmod[6]
.sym 16086 io_ctrl_ins.o_pmod[5]
.sym 16087 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 16088 io_ctrl_ins.o_pmod[7]
.sym 16089 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 16091 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 16107 io_ctrl_ins.pmod_dir_state[6]
.sym 16108 w_rx_data[5]
.sym 16110 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16112 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16113 w_load
.sym 16116 w_rx_data[2]
.sym 16119 w_fetch
.sym 16125 spi_if_ins.w_rx_data[0]
.sym 16126 w_ioc[2]
.sym 16127 i_button_SB_LUT4_I0_I3[3]
.sym 16128 i_button_SB_LUT4_I0_I3[2]
.sym 16130 spi_if_ins.w_rx_data[1]
.sym 16131 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16132 spi_if_ins.w_rx_data[4]
.sym 16133 w_cs[1]
.sym 16134 w_fetch
.sym 16135 spi_if_ins.w_rx_data[2]
.sym 16138 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 16140 spi_if_ins.w_rx_data[5]
.sym 16142 w_load
.sym 16152 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16161 spi_if_ins.w_rx_data[2]
.sym 16164 w_ioc[2]
.sym 16165 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16166 i_button_SB_LUT4_I0_I3[2]
.sym 16167 i_button_SB_LUT4_I0_I3[3]
.sym 16171 spi_if_ins.w_rx_data[4]
.sym 16176 w_load
.sym 16177 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 16178 w_cs[1]
.sym 16179 w_fetch
.sym 16184 spi_if_ins.w_rx_data[5]
.sym 16190 spi_if_ins.w_rx_data[1]
.sym 16196 spi_if_ins.w_rx_data[0]
.sym 16204 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16207 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 16209 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 16210 o_ldo_2v8_en$SB_IO_OUT
.sym 16212 o_led0$SB_IO_OUT
.sym 16213 o_led1$SB_IO_OUT
.sym 16214 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16231 i_button_SB_LUT4_I0_I3[0]
.sym 16232 w_rx_data[4]
.sym 16234 io_ctrl_ins.pmod_dir_state[5]
.sym 16237 w_rx_data[7]
.sym 16238 w_rx_data[1]
.sym 16240 w_rx_data[0]
.sym 16253 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 16254 w_rx_data[0]
.sym 16255 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 16256 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 16259 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16260 w_load
.sym 16263 w_cs[1]
.sym 16266 i_button_SB_LUT4_I0_I3[3]
.sym 16268 io_ctrl_ins.debug_mode[1]
.sym 16270 o_led1$SB_IO_OUT
.sym 16273 w_ioc[2]
.sym 16275 w_rx_data[3]
.sym 16277 i_button_SB_LUT4_I0_I3[2]
.sym 16278 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16279 w_fetch
.sym 16281 i_button_SB_LUT4_I0_I3[3]
.sym 16283 i_button_SB_LUT4_I0_I3[2]
.sym 16288 w_rx_data[0]
.sym 16293 w_ioc[2]
.sym 16294 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16295 i_button_SB_LUT4_I0_I3[2]
.sym 16305 io_ctrl_ins.debug_mode[1]
.sym 16306 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 16307 o_led1$SB_IO_OUT
.sym 16308 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 16312 w_ioc[2]
.sym 16313 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 16314 i_button_SB_LUT4_I0_I3[2]
.sym 16317 w_cs[1]
.sym 16318 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 16319 w_fetch
.sym 16320 w_load
.sym 16324 w_rx_data[3]
.sym 16327 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16330 io_ctrl_ins.rf_mode[1]
.sym 16331 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 16332 io_ctrl_ins.debug_mode[0]
.sym 16333 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16334 io_ctrl_ins.debug_mode[1]
.sym 16335 i_button_SB_LUT4_I0_O[1]
.sym 16336 io_ctrl_ins.rf_mode[2]
.sym 16345 o_ldo_2v8_en$SB_IO_OUT
.sym 16347 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16358 i_config[3]$SB_IO_IN
.sym 16374 i_button_SB_LUT4_I0_I3[2]
.sym 16375 io_ctrl_ins.mixer_en_state
.sym 16380 w_rx_data[5]
.sym 16381 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 16382 o_tr_vc1_b$SB_IO_OUT
.sym 16383 w_rx_data[4]
.sym 16384 i_button_SB_LUT4_I0_I3[3]
.sym 16385 i_button_SB_LUT4_I0_I3[1]
.sym 16389 io_ctrl_ins.debug_mode[0]
.sym 16391 i_button_SB_LUT4_I0_I3[0]
.sym 16392 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 16393 io_ctrl_ins.rf_mode[2]
.sym 16397 w_rx_data[7]
.sym 16398 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16402 w_rx_data[6]
.sym 16405 w_rx_data[7]
.sym 16410 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 16411 io_ctrl_ins.debug_mode[0]
.sym 16412 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 16413 io_ctrl_ins.mixer_en_state
.sym 16416 w_rx_data[6]
.sym 16422 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 16423 o_tr_vc1_b$SB_IO_OUT
.sym 16424 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 16425 io_ctrl_ins.rf_mode[2]
.sym 16434 i_button_SB_LUT4_I0_I3[2]
.sym 16435 i_button_SB_LUT4_I0_I3[3]
.sym 16436 i_button_SB_LUT4_I0_I3[1]
.sym 16437 i_button_SB_LUT4_I0_I3[0]
.sym 16441 w_rx_data[4]
.sym 16447 w_rx_data[5]
.sym 16450 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16451 r_counter[0]_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16462 io_ctrl_ins.rf_mode[2]
.sym 16464 o_tr_vc1_b$SB_IO_OUT
.sym 16466 i_button_SB_LUT4_I0_I3[2]
.sym 16480 w_rx_data[3]
.sym 16729 $PACKER_GND_NET
.sym 17105 i_sck$SB_IO_IN
.sym 17112 $PACKER_GND_NET
.sym 17214 o_miso_$_TBUF__Y_E
.sym 17360 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17362 o_miso_$_TBUF__Y_E
.sym 17480 i_ss$SB_IO_IN
.sym 17487 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17498 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17507 i_sck$SB_IO_IN
.sym 17510 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17519 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17525 spi_if_ins.spi.SCKr[0]
.sym 17542 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17543 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17544 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17560 i_sck$SB_IO_IN
.sym 17568 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17574 spi_if_ins.spi.SCKr[0]
.sym 17576 r_counter[0]_$glb_clk
.sym 17580 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17581 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17582 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17603 i_ss$SB_IO_IN
.sym 17621 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17623 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17624 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17625 $PACKER_VCC_NET
.sym 17626 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17632 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17633 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17637 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17647 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17651 $nextpnr_ICESTORM_LC_2$O
.sym 17654 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17657 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17659 $PACKER_VCC_NET
.sym 17660 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17664 $PACKER_VCC_NET
.sym 17666 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17667 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17678 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17683 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17684 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17685 $PACKER_VCC_NET
.sym 17688 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17689 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17690 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17691 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17696 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17698 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17701 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17706 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17708 spi_if_ins.spi.r_rx_done
.sym 17744 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17765 r_tx_data[4]
.sym 17788 r_tx_data[4]
.sym 17821 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17822 r_counter[0]_$glb_clk
.sym 17825 spi_if_ins.spi.r2_rx_done
.sym 17828 spi_if_ins.spi.r3_rx_done
.sym 17831 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17854 o_miso_$_TBUF__Y_E
.sym 17859 o_miso_$_TBUF__Y_E
.sym 17865 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17874 i_mosi$SB_IO_IN
.sym 17877 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17878 i_ss$SB_IO_IN
.sym 17879 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17883 o_miso_$_TBUF__Y_E
.sym 17888 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17890 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17906 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17910 i_ss$SB_IO_IN
.sym 17912 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17917 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17923 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17936 i_mosi$SB_IO_IN
.sym 17942 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17944 o_miso_$_TBUF__Y_E
.sym 17945 i_sck$SB_IO_IN_$glb_clk
.sym 17948 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17954 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17964 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17966 i_ss$SB_IO_IN
.sym 17970 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17977 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 17979 i_button_SB_LUT4_I0_I3[3]
.sym 17989 w_fetch
.sym 17990 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17991 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17997 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18003 w_cs[1]
.sym 18011 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 18013 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 18023 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18027 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 18039 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 18054 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18063 w_fetch
.sym 18064 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 18066 w_cs[1]
.sym 18067 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 18068 i_sck$SB_IO_IN_$glb_clk
.sym 18071 w_tx_data_io[6]
.sym 18076 w_tx_data_io[7]
.sym 18077 w_tx_data_io[5]
.sym 18083 w_fetch
.sym 18085 $PACKER_VCC_NET
.sym 18096 w_cs[1]
.sym 18098 o_tr_vc1$SB_IO_OUT
.sym 18099 i_config[2]$SB_IO_IN
.sym 18100 o_ldo_2v8_en$SB_IO_OUT
.sym 18102 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18105 w_tx_data_io[6]
.sym 18111 i_config[3]$SB_IO_IN
.sym 18114 spi_if_ins.spi.r_rx_byte[7]
.sym 18119 spi_if_ins.spi.r_rx_byte[4]
.sym 18123 io_ctrl_ins.pmod_dir_state[6]
.sym 18124 i_button_SB_LUT4_I0_I3[2]
.sym 18138 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18139 i_button_SB_LUT4_I0_I3[3]
.sym 18150 spi_if_ins.spi.r_rx_byte[7]
.sym 18162 i_button_SB_LUT4_I0_I3[3]
.sym 18163 i_config[3]$SB_IO_IN
.sym 18164 io_ctrl_ins.pmod_dir_state[6]
.sym 18165 i_button_SB_LUT4_I0_I3[2]
.sym 18188 spi_if_ins.spi.r_rx_byte[4]
.sym 18190 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18209 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 18214 w_rx_data[7]
.sym 18219 w_rx_data[6]
.sym 18220 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18227 i_button_SB_LUT4_I0_O[1]
.sym 18236 io_ctrl_ins.o_pmod[5]
.sym 18237 w_rx_data[6]
.sym 18238 io_ctrl_ins.o_pmod[7]
.sym 18243 io_ctrl_ins.o_pmod[6]
.sym 18244 i_button_SB_LUT4_I0_I3[2]
.sym 18245 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18246 w_rx_data[5]
.sym 18248 o_rx_h_tx_l$SB_IO_OUT
.sym 18252 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18254 i_button_SB_LUT4_I0_I3[3]
.sym 18255 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 18257 io_ctrl_ins.pmod_dir_state[5]
.sym 18258 o_tr_vc1$SB_IO_OUT
.sym 18259 i_config[2]$SB_IO_IN
.sym 18260 w_rx_data[7]
.sym 18262 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18267 io_ctrl_ins.o_pmod[7]
.sym 18268 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 18269 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18270 o_rx_h_tx_l$SB_IO_OUT
.sym 18273 w_rx_data[6]
.sym 18280 w_rx_data[5]
.sym 18285 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 18286 io_ctrl_ins.o_pmod[5]
.sym 18287 o_tr_vc1$SB_IO_OUT
.sym 18288 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18292 w_rx_data[7]
.sym 18297 io_ctrl_ins.pmod_dir_state[5]
.sym 18298 i_button_SB_LUT4_I0_I3[3]
.sym 18299 i_button_SB_LUT4_I0_I3[2]
.sym 18300 i_config[2]$SB_IO_IN
.sym 18309 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18310 io_ctrl_ins.o_pmod[6]
.sym 18311 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 18312 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18313 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18314 r_counter[0]_$glb_clk
.sym 18317 io_ctrl_ins.rf_pin_state[5]
.sym 18318 io_ctrl_ins.rf_pin_state[3]
.sym 18320 io_ctrl_ins.rf_pin_state[6]
.sym 18321 io_ctrl_ins.rf_pin_state[7]
.sym 18322 io_ctrl_ins.rf_pin_state[0]
.sym 18323 io_ctrl_ins.rf_pin_state[4]
.sym 18332 i_button_SB_LUT4_I0_I3[2]
.sym 18336 o_rx_h_tx_l$SB_IO_OUT
.sym 18343 w_fetch
.sym 18357 io_ctrl_ins.rf_mode[1]
.sym 18360 w_cs[1]
.sym 18363 io_ctrl_ins.rf_mode[2]
.sym 18365 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 18366 w_load
.sym 18367 io_ctrl_ins.debug_mode[0]
.sym 18369 io_ctrl_ins.debug_mode[1]
.sym 18372 w_fetch
.sym 18373 w_rx_data[2]
.sym 18375 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 18378 w_rx_data[1]
.sym 18387 w_rx_data[0]
.sym 18391 io_ctrl_ins.debug_mode[0]
.sym 18393 io_ctrl_ins.debug_mode[1]
.sym 18402 w_load
.sym 18403 w_cs[1]
.sym 18404 w_fetch
.sym 18405 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 18411 w_rx_data[2]
.sym 18422 w_rx_data[0]
.sym 18427 w_rx_data[1]
.sym 18432 io_ctrl_ins.debug_mode[0]
.sym 18433 io_ctrl_ins.rf_mode[1]
.sym 18434 io_ctrl_ins.debug_mode[1]
.sym 18435 io_ctrl_ins.rf_mode[2]
.sym 18436 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18440 o_tr_vc2$SB_IO_OUT
.sym 18445 io_ctrl_ins.mixer_en_state
.sym 18451 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18455 w_rx_data[4]
.sym 18456 io_ctrl_ins.rf_pin_state[4]
.sym 18459 w_rx_data[0]
.sym 18461 w_rx_data[7]
.sym 18462 w_rx_data[3]
.sym 18467 w_rx_data[5]
.sym 18470 o_led0$SB_IO_OUT
.sym 18471 i_button_SB_LUT4_I0_I3[3]
.sym 18474 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 18481 w_rx_data[2]
.sym 18482 i_button_SB_LUT4_I0_I3[3]
.sym 18484 w_load
.sym 18485 w_rx_data[0]
.sym 18486 i_button_SB_LUT4_I0_I3[2]
.sym 18488 io_ctrl_ins.pmod_dir_state[7]
.sym 18490 i_button$SB_IO_IN
.sym 18491 w_rx_data[1]
.sym 18493 w_rx_data[4]
.sym 18498 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 18499 w_rx_data[3]
.sym 18503 w_fetch
.sym 18506 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18507 w_cs[1]
.sym 18516 w_rx_data[3]
.sym 18519 w_rx_data[2]
.sym 18526 w_rx_data[0]
.sym 18531 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 18532 w_load
.sym 18533 w_fetch
.sym 18534 w_cs[1]
.sym 18539 w_rx_data[1]
.sym 18543 io_ctrl_ins.pmod_dir_state[7]
.sym 18544 i_button_SB_LUT4_I0_I3[3]
.sym 18545 i_button$SB_IO_IN
.sym 18546 i_button_SB_LUT4_I0_I3[2]
.sym 18549 w_rx_data[4]
.sym 18559 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 18560 r_counter[0]_$glb_clk
.sym 18562 i_button_SB_LUT4_I0_I3[0]
.sym 18564 i_config[2]$SB_IO_IN
.sym 18570 io_ctrl_ins.rf_mode[1]
.sym 18574 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 18587 i_config[2]$SB_IO_IN
.sym 18588 o_ldo_2v8_en$SB_IO_OUT
.sym 18589 w_cs[1]
.sym 18631 i_button_SB_LUT4_I0_I3[0]
.sym 18636 $PACKER_GND_NET
.sym 18651 $PACKER_GND_NET
.sym 18845 $PACKER_GND_NET
.sym 18851 o_miso_$_TBUF__Y_E
.sym 19343 o_miso_$_TBUF__Y_E
.sym 19366 i_ss$SB_IO_IN
.sym 19423 i_ss$SB_IO_IN
.sym 19452 i_ss$SB_IO_IN
.sym 19575 i_ss$SB_IO_IN
.sym 19583 $PACKER_GND_NET
.sym 19731 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19737 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19740 i_ss$SB_IO_IN
.sym 19746 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19759 $nextpnr_ICESTORM_LC_1$O
.sym 19761 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19765 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19767 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19773 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19775 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19778 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19785 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19786 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19808 i_ss$SB_IO_IN
.sym 19852 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19853 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19854 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19858 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19860 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19863 i_ss$SB_IO_IN
.sym 19883 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19884 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19886 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19913 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19914 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19915 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19925 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19929 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19930 i_sck$SB_IO_IN_$glb_clk
.sym 19931 i_ss$SB_IO_IN
.sym 19944 i_ss$SB_IO_IN
.sym 19946 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19962 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19977 spi_if_ins.spi.r3_rx_done
.sym 19980 spi_if_ins.spi.r_rx_done
.sym 19990 spi_if_ins.spi.r2_rx_done
.sym 20014 spi_if_ins.spi.r_rx_done
.sym 20031 spi_if_ins.spi.r2_rx_done
.sym 20048 spi_if_ins.spi.r2_rx_done
.sym 20049 spi_if_ins.spi.r3_rx_done
.sym 20053 r_counter[0]_$glb_clk
.sym 20098 o_miso_$_TBUF__Y_E
.sym 20113 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20115 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20137 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20171 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20175 o_miso_$_TBUF__Y_E
.sym 20176 i_sck$SB_IO_IN_$glb_clk
.sym 20198 $PACKER_VCC_NET
.sym 20221 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20230 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20235 i_button_SB_LUT4_I0_O[0]
.sym 20240 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 20242 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 20246 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 20248 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 20249 i_button_SB_LUT4_I0_O[1]
.sym 20258 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 20259 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 20288 i_button_SB_LUT4_I0_O[0]
.sym 20289 i_button_SB_LUT4_I0_O[1]
.sym 20294 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 20297 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 20298 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 20468 w_rx_data[0]
.sym 20477 w_rx_data[3]
.sym 20478 w_rx_data[7]
.sym 20479 w_rx_data[6]
.sym 20480 w_rx_data[4]
.sym 20489 w_rx_data[5]
.sym 20492 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20504 w_rx_data[5]
.sym 20513 w_rx_data[3]
.sym 20525 w_rx_data[6]
.sym 20531 w_rx_data[7]
.sym 20535 w_rx_data[0]
.sym 20541 w_rx_data[4]
.sym 20544 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20545 r_counter[0]_$glb_clk
.sym 20559 o_tr_vc1$SB_IO_OUT
.sym 20561 io_ctrl_ins.rf_pin_state[7]
.sym 20563 io_ctrl_ins.rf_pin_state[5]
.sym 20565 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20569 io_ctrl_ins.rf_pin_state[6]
.sym 20581 o_tr_vc2$SB_IO_OUT
.sym 20590 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20594 io_ctrl_ins.rf_mode[2]
.sym 20596 io_ctrl_ins.rf_mode[1]
.sym 20598 io_ctrl_ins.rf_pin_state[3]
.sym 20602 io_ctrl_ins.rf_pin_state[0]
.sym 20604 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 20627 io_ctrl_ins.rf_pin_state[3]
.sym 20628 io_ctrl_ins.rf_mode[2]
.sym 20629 io_ctrl_ins.rf_mode[1]
.sym 20630 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 20657 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 20658 io_ctrl_ins.rf_pin_state[0]
.sym 20659 io_ctrl_ins.rf_mode[2]
.sym 20660 io_ctrl_ins.rf_mode[1]
.sym 20667 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20668 r_counter[0]_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20682 o_tr_vc2$SB_IO_OUT
.sym 20695 o_led1$SB_IO_OUT
.sym 20743 o_led0$SB_IO_OUT
.sym 20748 $PACKER_GND_NET
.sym 20768 $PACKER_GND_NET
.sym 20802 i_sck$SB_IO_IN
.sym 20804 i_ss$SB_IO_IN
.sym 20805 o_miso_$_TBUF__Y_E
.sym 20842 i_mosi$SB_IO_IN
.sym 20917 i_mosi$SB_IO_IN
.sym 20935 i_mosi$SB_IO_IN
.sym 20942 int_miso
.sym 21251 i_mosi$SB_IO_IN
.sym 21347 int_miso
.sym 21353 i_mosi$SB_IO_IN
.sym 21436 io_pmod[7]$SB_IO_OUT
.sym 21444 io_pmod[5]$SB_IO_OUT
.sym 21543 io_pmod[6]$SB_IO_OUT
.sym 21655 i_mosi$SB_IO_IN
.sym 21700 sys_ctrl_ins.reset_count[2]
.sym 21701 sys_ctrl_ins.reset_count[3]
.sym 21702 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 21703 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 21704 sys_ctrl_ins.reset_count[1]
.sym 21705 sys_ctrl_ins.reset_count[0]
.sym 21806 io_pmod[0]$SB_IO_OUT
.sym 21856 $PACKER_VCC_NET
.sym 21909 $PACKER_VCC_NET
.sym 22009 w_rx_data[7]
.sym 22160 io_ctrl_ins.rf_mode[2]
.sym 22170 o_tr_vc1_b$SB_IO_OUT
.sym 22208 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 22209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22210 o_rx_h_tx_l$SB_IO_OUT
.sym 22211 o_tr_vc1_b$SB_IO_OUT
.sym 22212 o_tr_vc1$SB_IO_OUT
.sym 22214 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22253 o_tr_vc2$SB_IO_OUT
.sym 22482 i_config[0]$SB_IO_IN
.sym 22487 o_led1$SB_IO_OUT
.sym 22500 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 o_miso_$_TBUF__Y_E
.sym 22533 int_miso
.sym 22541 o_miso_$_TBUF__Y_E
.sym 22576 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 23592 i_ss$SB_IO_IN
.sym 23715 io_pmod[0]$SB_IO_OUT
.sym 23733 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 23734 sys_ctrl_ins.reset_count[3]
.sym 23749 sys_ctrl_ins.reset_count[2]
.sym 23751 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 23761 sys_ctrl_ins.reset_count[1]
.sym 23762 sys_ctrl_ins.reset_count[0]
.sym 23763 $nextpnr_ICESTORM_LC_3$O
.sym 23766 sys_ctrl_ins.reset_count[0]
.sym 23769 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 23772 sys_ctrl_ins.reset_count[1]
.sym 23775 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 23778 sys_ctrl_ins.reset_count[2]
.sym 23779 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 23784 sys_ctrl_ins.reset_count[3]
.sym 23785 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 23788 sys_ctrl_ins.reset_count[0]
.sym 23789 sys_ctrl_ins.reset_count[1]
.sym 23790 sys_ctrl_ins.reset_count[2]
.sym 23791 sys_ctrl_ins.reset_count[3]
.sym 23795 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 23800 sys_ctrl_ins.reset_count[0]
.sym 23803 sys_ctrl_ins.reset_count[1]
.sym 23809 sys_ctrl_ins.reset_count[0]
.sym 23810 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 23811 r_counter[0]_$glb_clk
.sym 23812 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 23827 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 23840 $PACKER_VCC_NET
.sym 23866 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 23926 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 23934 r_counter[0]_$glb_clk
.sym 24085 w_rx_data[7]
.sym 24086 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 24102 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 24131 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 24164 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 24179 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 24180 r_counter[0]_$glb_clk
.sym 24187 o_rx_h_tx_l$SB_IO_OUT
.sym 24209 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 24213 io_ctrl_ins.rf_mode[1]
.sym 24354 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24357 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24358 io_ctrl_ins.rf_mode[2]
.sym 24362 io_ctrl_ins.rf_pin_state[6]
.sym 24363 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24364 io_ctrl_ins.rf_pin_state[7]
.sym 24369 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 24372 io_ctrl_ins.rf_pin_state[5]
.sym 24373 io_ctrl_ins.rf_mode[1]
.sym 24375 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24376 io_ctrl_ins.rf_pin_state[4]
.sym 24380 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 24382 io_ctrl_ins.rf_mode[2]
.sym 24385 io_ctrl_ins.rf_mode[2]
.sym 24386 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24387 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 24388 io_ctrl_ins.rf_mode[1]
.sym 24391 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24393 io_ctrl_ins.rf_pin_state[7]
.sym 24394 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24397 io_ctrl_ins.rf_pin_state[4]
.sym 24398 io_ctrl_ins.rf_mode[1]
.sym 24399 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24400 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24403 io_ctrl_ins.rf_mode[1]
.sym 24404 io_ctrl_ins.rf_pin_state[5]
.sym 24405 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24406 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24415 io_ctrl_ins.rf_pin_state[6]
.sym 24417 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 24418 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24425 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24426 r_counter[0]_$glb_clk
.sym 24443 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24448 o_tr_vc1_b$SB_IO_OUT
.sym 24453 o_rx_h_tx_l$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24616 o_led0$SB_IO_OUT
.sym 24664 i_ss$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26036 $PACKER_VCC_NET
.sym 26500 io_pmod[0]$SB_IO_OUT
.sym 26738 o_rx_h_tx_l$SB_IO_OUT
.sym 26777 o_rx_h_tx_l$SB_IO_OUT
.sym 27277 i_ss$SB_IO_IN
.sym 27307 i_ss$SB_IO_IN
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27379 io_pmod[5]$SB_IO_OUT
.sym 27389 io_pmod[7]$SB_IO_OUT
.sym 27397 i_ss$SB_IO_IN
.sym 27400 $PACKER_GND_NET
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27414 io_pmod[6]$SB_IO_OUT
.sym 27420 $PACKER_GND_NET
.sym 27428 $PACKER_GND_NET
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27458 $PACKER_VCC_NET
.sym 27460 $PACKER_VCC_NET
.sym 27484 $PACKER_VCC_NET
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27531 $PACKER_GND_NET
.sym 27543 $PACKER_VCC_NET
.sym 27546 o_tr_vc1$SB_IO_OUT
.sym 27547 $PACKER_GND_NET
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27564 io_pmod[0]$SB_IO_OUT
.sym 27565 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27617 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27643 o_tr_vc1_b$SB_IO_OUT
.sym 27649 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27925 r_counter[0]
.sym 27938 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27939 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 27940 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 27941 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 27944 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27945 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27948 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 27949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27952 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27953 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27961 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27962 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27963 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27964 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27965 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 27966 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27970 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27971 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 27972 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 27973 w_lvds_rx_09_d0
.sym 27976 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27977 w_rx_09_fifo_data[1]
.sym 27980 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27981 w_rx_09_fifo_data[0]
.sym 27982 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27983 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 27984 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 27985 w_lvds_rx_09_d1
.sym 27988 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 27989 io_pmod[5]$SB_IO_OUT
.sym 27990 w_lvds_rx_09_d1
.sym 27991 w_lvds_rx_09_d0
.sym 27992 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 27993 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 27996 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 27997 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 28451 lvds_rx_09_inst.r_phase_count[0]
.sym 28455 lvds_rx_09_inst.r_phase_count[1]
.sym 28456 $PACKER_VCC_NET
.sym 28458 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 28459 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28460 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 28461 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28464 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_R[0]
.sym 28465 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 28472 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28473 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28477 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28478 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 28479 lvds_rx_09_inst.r_phase_count[1]
.sym 28480 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 28481 lvds_rx_09_inst.r_phase_count[0]
.sym 28490 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28496 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 28497 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 28504 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 28505 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 28970 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29000 spi_if_ins.state_if[0]
.sym 29001 spi_if_ins.state_if[1]
.sym 29020 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29021 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29023 spi_if_ins.state_if[0]
.sym 29024 spi_if_ins.state_if[1]
.sym 29025 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29031 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 29032 w_tx_data_io[2]
.sym 29033 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 29034 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29035 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29036 spi_if_ins.state_if[1]
.sym 29037 spi_if_ins.state_if[0]
.sym 29044 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 29045 w_tx_data_io[6]
.sym 29057 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29066 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29093 w_cs[2]
.sym 29106 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 29113 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 29120 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 29121 w_fetch
.sym 29122 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 29166 spi_if_ins.w_rx_data[3]
.sym 29187 io_ctrl_ins.rf_pin_state[1]
.sym 29188 io_ctrl_ins.rf_mode[1]
.sym 29189 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29214 io_ctrl_ins.rf_mode[1]
.sym 29215 io_ctrl_ins.rf_mode[2]
.sym 29216 io_ctrl_ins.rf_pin_state[2]
.sym 29217 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29474 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29507 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29509 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 29511 spi_if_ins.state_if[1]
.sym 29512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29513 spi_if_ins.state_if[0]
.sym 29515 spi_if_ins.state_if[0]
.sym 29516 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29517 spi_if_ins.state_if[1]
.sym 29518 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29520 spi_if_ins.state_if[0]
.sym 29521 spi_if_ins.state_if[1]
.sym 29522 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29523 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29524 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29525 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29526 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29527 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29529 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29538 r_tx_data[0]
.sym 29542 r_tx_data[7]
.sym 29546 r_tx_data[6]
.sym 29550 r_tx_data[2]
.sym 29559 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29560 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29561 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29562 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29563 spi_if_ins.state_if[0]
.sym 29564 spi_if_ins.state_if[1]
.sym 29565 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29566 r_tx_data[3]
.sym 29570 spi_if_ins.w_rx_data[4]
.sym 29574 w_cs[2]
.sym 29575 w_cs[1]
.sym 29576 w_cs[0]
.sym 29577 w_cs[3]
.sym 29578 w_cs[1]
.sym 29579 w_cs[3]
.sym 29580 w_cs[0]
.sym 29581 w_cs[2]
.sym 29582 w_cs[2]
.sym 29583 w_cs[1]
.sym 29584 w_cs[3]
.sym 29585 w_cs[0]
.sym 29586 w_cs[2]
.sym 29587 w_cs[3]
.sym 29588 w_cs[0]
.sym 29589 w_cs[1]
.sym 29594 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 29598 w_cs[2]
.sym 29599 w_cs[1]
.sym 29600 w_cs[3]
.sym 29601 w_cs[0]
.sym 29605 w_load
.sym 29610 w_ioc[2]
.sym 29611 w_ioc[4]
.sym 29612 w_ioc[3]
.sym 29613 w_cs[0]
.sym 29614 w_tx_data_sys
.sym 29615 spi_if_ins.o_cs_SB_LUT4_I2_1_O[1]
.sym 29616 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 29617 spi_if_ins.o_cs_SB_LUT4_I2_1_O[3]
.sym 29626 w_ioc[2]
.sym 29627 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29628 w_fetch
.sym 29629 w_cs[2]
.sym 29630 w_tx_data_smi[0]
.sym 29631 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 29632 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 29633 w_tx_data_io[0]
.sym 29638 w_rx_data[1]
.sym 29642 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 29643 io_ctrl_ins.pmod_dir_state[1]
.sym 29644 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 29645 o_shdn_rx_lna$SB_IO_OUT
.sym 29654 w_rx_data[2]
.sym 29661 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 29670 w_rx_data[4]
.sym 29674 w_rx_data[1]
.sym 29678 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 29679 io_ctrl_ins.pmod_dir_state[2]
.sym 29680 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 29681 o_shdn_tx_lna$SB_IO_OUT
.sym 29682 o_led0$SB_IO_OUT
.sym 29683 io_ctrl_ins.pmod_dir_state[0]
.sym 29684 i_button_SB_LUT4_I0_I3[2]
.sym 29685 i_button_SB_LUT4_I0_I3[3]
.sym 29686 i_button_SB_LUT4_I0_I3[3]
.sym 29687 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29688 w_cs[1]
.sym 29689 w_fetch
.sym 29690 w_rx_data[2]
.sym 29706 w_rx_data[2]
.sym 29722 w_rx_data[1]
.sym 29970 r_tx_data[5]
.sym 29978 r_tx_data[1]
.sym 29986 spi_if_ins.r_tx_byte[5]
.sym 29990 spi_if_ins.r_tx_byte[0]
.sym 29994 spi_if_ins.r_tx_byte[2]
.sym 30010 spi_if_ins.r_tx_byte[6]
.sym 30018 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30028 i_ss$SB_IO_IN
.sym 30029 spi_if_ins.r_tx_data_valid
.sym 30035 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30036 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30037 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30041 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30044 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30045 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30052 spi_if_ins.w_rx_data[5]
.sym 30053 spi_if_ins.w_rx_data[6]
.sym 30056 spi_if_ins.w_rx_data[6]
.sym 30057 spi_if_ins.w_rx_data[5]
.sym 30080 spi_if_ins.w_rx_data[6]
.sym 30081 spi_if_ins.w_rx_data[5]
.sym 30092 spi_if_ins.w_rx_data[6]
.sym 30093 spi_if_ins.w_rx_data[5]
.sym 30110 spi_if_ins.w_rx_data[6]
.sym 30115 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30116 w_tx_data_io[5]
.sym 30117 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 30118 w_tx_data_smi[1]
.sym 30119 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 30120 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30121 w_tx_data_io[3]
.sym 30127 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30128 w_tx_data_io[7]
.sym 30129 w_tx_data_sys_SB_LUT4_I0_I2[2]
.sym 30130 w_tx_data_smi[1]
.sym 30131 spi_if_ins.o_cs_SB_LUT4_I1_O[1]
.sym 30132 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30133 w_tx_data_io[1]
.sym 30136 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30137 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 30146 w_fetch
.sym 30147 w_cs[1]
.sym 30148 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 30149 w_load
.sym 30150 spi_if_ins.w_rx_data[2]
.sym 30154 w_ioc[2]
.sym 30155 w_ioc[4]
.sym 30156 w_ioc[3]
.sym 30157 w_ioc[1]
.sym 30159 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 30160 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30161 i_button_SB_LUT4_I0_I3[3]
.sym 30162 spi_if_ins.w_rx_data[3]
.sym 30166 spi_if_ins.w_rx_data[0]
.sym 30171 w_ioc[1]
.sym 30172 w_ioc[4]
.sym 30173 w_ioc[3]
.sym 30174 spi_if_ins.w_rx_data[1]
.sym 30178 io_ctrl_ins.o_pmod[4]
.sym 30179 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 30180 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30181 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 30182 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 30183 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 30184 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 30185 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 30186 io_ctrl_ins.o_pmod[3]
.sym 30187 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 30188 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 30189 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 30190 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 30191 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 30192 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 30193 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 30194 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[0]
.sym 30195 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 30196 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[2]
.sym 30197 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[3]
.sym 30199 w_ioc[2]
.sym 30200 i_button_SB_LUT4_I0_I3[2]
.sym 30201 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30204 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 30205 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[1]
.sym 30208 i_button_SB_LUT4_I0_I3[3]
.sym 30209 i_button_SB_LUT4_I0_I3[2]
.sym 30210 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 30211 i_config[0]$SB_IO_IN
.sym 30212 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 30213 io_ctrl_ins.rf_mode[1]
.sym 30214 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 30215 io_ctrl_ins.pmod_dir_state[3]
.sym 30216 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30217 o_tr_vc2$SB_IO_OUT
.sym 30218 w_rx_data[0]
.sym 30226 w_rx_data[3]
.sym 30238 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 30239 o_ldo_2v8_en$SB_IO_OUT
.sym 30240 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 30241 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 30483 spi_if_ins.r_tx_byte[7]
.sym 30484 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 30485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30498 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30499 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30500 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30501 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30503 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30504 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30505 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30506 spi_if_ins.spi.r_tx_byte[1]
.sym 30507 spi_if_ins.spi.r_tx_byte[5]
.sym 30508 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30509 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30510 spi_if_ins.spi.r_tx_byte[2]
.sym 30511 spi_if_ins.spi.r_tx_byte[6]
.sym 30512 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30513 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30518 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 30519 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30520 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30521 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30522 spi_if_ins.r_tx_byte[1]
.sym 30526 spi_if_ins.spi.r_tx_byte[3]
.sym 30527 spi_if_ins.spi.r_tx_byte[7]
.sym 30528 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30529 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30541 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30542 spi_if_ins.r_tx_byte[4]
.sym 30546 spi_if_ins.r_tx_byte[7]
.sym 30554 spi_if_ins.r_tx_byte[3]
.sym 30562 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30594 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30610 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30614 i_mosi$SB_IO_IN
.sym 30618 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30626 spi_if_ins.spi.r_rx_byte[0]
.sym 30634 spi_if_ins.spi.r_rx_byte[2]
.sym 30638 spi_if_ins.spi.r_rx_byte[6]
.sym 30642 spi_if_ins.spi.r_rx_byte[3]
.sym 30646 spi_if_ins.spi.r_rx_byte[1]
.sym 30654 spi_if_ins.spi.r_rx_byte[5]
.sym 30658 spi_if_ins.w_rx_data[2]
.sym 30662 w_ioc[2]
.sym 30663 i_button_SB_LUT4_I0_I3[2]
.sym 30664 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30665 i_button_SB_LUT4_I0_I3[3]
.sym 30666 spi_if_ins.w_rx_data[4]
.sym 30670 w_fetch
.sym 30671 w_cs[1]
.sym 30672 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 30673 w_load
.sym 30674 spi_if_ins.w_rx_data[5]
.sym 30678 spi_if_ins.w_rx_data[1]
.sym 30682 spi_if_ins.w_rx_data[0]
.sym 30692 i_button_SB_LUT4_I0_I3[2]
.sym 30693 i_button_SB_LUT4_I0_I3[3]
.sym 30694 w_rx_data[0]
.sym 30699 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30700 i_button_SB_LUT4_I0_I3[2]
.sym 30701 w_ioc[2]
.sym 30706 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 30707 o_led1$SB_IO_OUT
.sym 30708 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 30709 io_ctrl_ins.debug_mode[1]
.sym 30711 i_button_SB_LUT4_I0_I3[2]
.sym 30712 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 30713 w_ioc[2]
.sym 30714 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 30715 w_fetch
.sym 30716 w_cs[1]
.sym 30717 w_load
.sym 30718 w_rx_data[3]
.sym 30722 w_rx_data[7]
.sym 30726 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30727 io_ctrl_ins.mixer_en_state
.sym 30728 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 30729 io_ctrl_ins.debug_mode[0]
.sym 30730 w_rx_data[6]
.sym 30734 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30735 o_tr_vc1_b$SB_IO_OUT
.sym 30736 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[2]
.sym 30737 io_ctrl_ins.rf_mode[2]
.sym 30742 i_button_SB_LUT4_I0_I3[0]
.sym 30743 i_button_SB_LUT4_I0_I3[1]
.sym 30744 i_button_SB_LUT4_I0_I3[2]
.sym 30745 i_button_SB_LUT4_I0_I3[3]
.sym 30746 w_rx_data[4]
.sym 30750 w_rx_data[5]
.sym 30987 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30988 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30989 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30998 i_sck$SB_IO_IN
.sym 31002 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31006 spi_if_ins.spi.SCKr[0]
.sym 31011 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31015 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31016 $PACKER_VCC_NET
.sym 31019 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31020 $PACKER_VCC_NET
.sym 31021 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31029 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31031 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31032 $PACKER_VCC_NET
.sym 31033 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31034 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31035 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31036 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31037 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31041 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31050 r_tx_data[4]
.sym 31078 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31084 i_ss$SB_IO_IN
.sym 31085 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31086 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31090 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31098 i_mosi$SB_IO_IN
.sym 31102 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31106 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31110 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31118 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31126 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31135 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31136 w_cs[1]
.sym 31137 w_fetch
.sym 31142 spi_if_ins.spi.r_rx_byte[7]
.sym 31150 i_config[3]$SB_IO_IN
.sym 31151 io_ctrl_ins.pmod_dir_state[6]
.sym 31152 i_button_SB_LUT4_I0_I3[2]
.sym 31153 i_button_SB_LUT4_I0_I3[3]
.sym 31166 spi_if_ins.spi.r_rx_byte[4]
.sym 31170 o_rx_h_tx_l$SB_IO_OUT
.sym 31171 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31172 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 31173 io_ctrl_ins.o_pmod[7]
.sym 31174 w_rx_data[6]
.sym 31178 w_rx_data[5]
.sym 31182 o_tr_vc1$SB_IO_OUT
.sym 31183 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31184 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 31185 io_ctrl_ins.o_pmod[5]
.sym 31186 w_rx_data[7]
.sym 31190 i_config[2]$SB_IO_IN
.sym 31191 io_ctrl_ins.pmod_dir_state[5]
.sym 31192 i_button_SB_LUT4_I0_I3[2]
.sym 31193 i_button_SB_LUT4_I0_I3[3]
.sym 31198 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31199 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31200 io_ctrl_ins.ldo2v8_state_SB_LUT4_I1_O[1]
.sym 31201 io_ctrl_ins.o_pmod[6]
.sym 31204 io_ctrl_ins.debug_mode[0]
.sym 31205 io_ctrl_ins.debug_mode[1]
.sym 31210 w_fetch
.sym 31211 w_cs[1]
.sym 31212 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[0]
.sym 31213 w_load
.sym 31214 w_rx_data[2]
.sym 31222 w_rx_data[0]
.sym 31226 w_rx_data[1]
.sym 31230 io_ctrl_ins.debug_mode[0]
.sym 31231 io_ctrl_ins.rf_mode[1]
.sym 31232 io_ctrl_ins.rf_mode[2]
.sym 31233 io_ctrl_ins.debug_mode[1]
.sym 31234 w_rx_data[3]
.sym 31238 w_rx_data[2]
.sym 31242 w_rx_data[0]
.sym 31246 w_fetch
.sym 31247 w_cs[1]
.sym 31248 smi_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 31249 w_load
.sym 31250 w_rx_data[1]
.sym 31254 i_button$SB_IO_IN
.sym 31255 io_ctrl_ins.pmod_dir_state[7]
.sym 31256 i_button_SB_LUT4_I0_I3[2]
.sym 31257 i_button_SB_LUT4_I0_I3[3]
.sym 31258 w_rx_data[4]
.sym 31449 i_ss$SB_IO_IN
.sym 31523 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31528 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31532 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31533 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31537 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31540 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31541 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31555 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31556 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31557 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31575 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31576 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31577 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31582 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31590 spi_if_ins.spi.r_rx_done
.sym 31602 spi_if_ins.spi.r2_rx_done
.sym 31616 spi_if_ins.spi.r3_rx_done
.sym 31617 spi_if_ins.spi.r2_rx_done
.sym 31622 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31646 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31656 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[0]
.sym 31657 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_O[1]
.sym 31676 i_button_SB_LUT4_I0_O[0]
.sym 31677 i_button_SB_LUT4_I0_O[1]
.sym 31680 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 31681 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 31718 w_rx_data[5]
.sym 31722 w_rx_data[3]
.sym 31730 w_rx_data[6]
.sym 31734 w_rx_data[7]
.sym 31738 w_rx_data[0]
.sym 31742 w_rx_data[4]
.sym 31750 io_ctrl_ins.rf_pin_state[3]
.sym 31751 io_ctrl_ins.rf_mode[2]
.sym 31752 io_ctrl_ins.rf_mode[1]
.sym 31753 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 31770 io_ctrl_ins.rf_pin_state[0]
.sym 31771 io_ctrl_ins.rf_mode[2]
.sym 31772 io_ctrl_ins.rf_mode[1]
.sym 31773 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32067 sys_ctrl_ins.reset_count[0]
.sym 32072 sys_ctrl_ins.reset_count[1]
.sym 32076 sys_ctrl_ins.reset_count[2]
.sym 32077 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 32080 sys_ctrl_ins.reset_count[3]
.sym 32081 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 32082 sys_ctrl_ins.reset_count[3]
.sym 32083 sys_ctrl_ins.reset_count[2]
.sym 32084 sys_ctrl_ins.reset_count[1]
.sym 32085 sys_ctrl_ins.reset_count[0]
.sym 32089 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 32092 sys_ctrl_ins.reset_count[1]
.sym 32093 sys_ctrl_ins.reset_count[0]
.sym 32097 sys_ctrl_ins.reset_count[0]
.sym 32125 sys_ctrl_ins.reset_count_SB_DFFESR_Q_R
.sym 32182 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 32228 io_ctrl_ins.rf_mode[2]
.sym 32229 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 32230 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32231 io_ctrl_ins.rf_mode[2]
.sym 32232 io_ctrl_ins.led1_state_SB_LUT4_I1_I0[3]
.sym 32233 io_ctrl_ins.rf_mode[1]
.sym 32235 io_ctrl_ins.rf_pin_state[7]
.sym 32236 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32237 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32238 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32239 io_ctrl_ins.rf_mode[1]
.sym 32240 io_ctrl_ins.rf_pin_state[4]
.sym 32241 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32242 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32243 io_ctrl_ins.rf_mode[1]
.sym 32244 io_ctrl_ins.rf_pin_state[5]
.sym 32245 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32251 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32252 io_ctrl_ins.rf_pin_state[6]
.sym 32253 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32729 o_rx_h_tx_l$SB_IO_OUT
