---
title: "Academic"
index: false
---
(Open Call for Leading Figures: Soliciting solutions to key scientific problems existing in EDA)

## [**Problem List**](https://docs.qq.com/mind/DQWdPa1JZUUVhSUlv?mode=mind)

- [Simulation and Verification](https://docs.qq.com/mind/DQXlJWXJsT2dseWdY?mode=mind)
  - Functional Simulation
  - Logic Simulation
  - Formal Verification
- [Logic Synthesis](https://docs.qq.com/mind/DQXlJWXJsT2dseWdY?mode=mind)
  - Logic Compilation
  - Logic Optimization
  - Technology Mapping
- Test Synthesis
  - Test Vector Generation
  - DFT
- [Physical Design](https://docs.qq.com/mind/DQU1Ka2pSbXlmSGx1?mode=mind)
  - Floorplanning
  - Placement
  - Clock Tree Synthesis
  - Routing
- [Signoff Analysis](https://docs.qq.com/mind/DQWFzV3NrTmxva2Zz?mode=mind)
  - Timing Analysis
  - Power Analysis
  - Voltage Drop Analysis
  - Electromigration Analysis
  - Thermal Analysis
- [Layout Optimization](https://docs.qq.com/mind/DQVZqa2xZaHB1bWp6?mode=mind)
  - Physical Verification
  - Manufacturability Optimization

 