LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY homework_1_2 IS
    GENERIC(width: integer := 8);
	 PORT(
	      clk, rd, wr: IN STD_LOGIC;
	      in: IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
			out: IN STD_LOGIC_VECTOR(width-1 DOWNTO 0)
			);
END homework_1_2;