Benveniste, A., Caspi, P., Edwards, S. A., Halbwachs, N., Guernic, P. L., and Simone, R. D. 2003. The synchronous languages twelve years later. Proc. IEEE, 64--83.
Berry, G. The Esterel v5 Language Primer - Version 5.10, release 2.0.
GÃ©rard Berry, Esterel v7: from verified formal specification to efficient industrial designs, Proceedings of the 8th international conference, held as part of the joint European Conference on Theory and Practice of Software conference on Fundamental Approaches to Software Engineering, April 04-08, 2005, Edinburgh, UK[doi>10.1007/978-3-540-31984-9_1]
Berry, G., Ramesh, S., and Shyamasundar, R. K. 1993. Communicating reactive processes. In Proceedings of POPL, ACM Press, New York, NY, 85--98.
S. A. Edwards, An Esterel compiler for large control-dominated systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.2, p.169-183, November 2006[doi>10.1109/43.980257]
Edwards, S. Last Accesses: 22/09/2006. Estbench Esterel Benchmark Suite.
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Esterel Studio. 2003. Reference Manual Version 5.3.
Gruian, F., Roop, P., Salcic, Z., and Radojevic, I. 2006. The systemj approach to system-level design. In Proceedings of the 4th International Conference on Formal Methods and Models for Codesign (MEMOCODE). 149--158.
Rajiv Gupta , Santosh Pande , Kleanthis Psarris , Vivek Sarkar, Compilation techniques for parallel systems, Parallel Computing, v.25 n.13-14, p.1741-1783, Dec. 1999[doi>10.1016/S0167-8191(99)00086-1]
Hoare, C. A. R. 1985. Communicating Sequential Processes. Prentice Hall.
Luciano Lavagno , Ellen Sentovich, ECL: a specification environment for system-level design, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.511-516, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309989]
Li, X. and von Hanxleden, R. 2005. The Kiel Esterel processor - a semi-custom, configurable reactive processor. In Proceedings of the Conference on Synchronous Programming (SYNCHRON'04) http://drops.dagstuhl.de/opus/volltexte/2005/159.
Malik, A., Salcic, Z., and Roop, P. S. 2008. An efficient execution platform for GALS language systemj. In Proceedings of the 13th IEEE Asia Pacific Computer Systems Architecture Conference. 1--8.
Avinash Malik , Zoran Salcic , Partha S. Roop, SystemJ compilation using the tandem virtual machine approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.3, p.1-37, May 2009[doi>10.1145/1529255.1529256]
Avinash Malik , Zoran Salcic , Alain Girault , Adam Walker , Sung Chul Lee, A customizable multiprocessor for Globally Asynchronous Locally Synchronous execution, Proceedings of the 7th International Workshop on Java Technologies for Real-Time and Embedded Systems, September 23-25, 2009, Madrid, Spain[doi>10.1145/1620405.1620423]
Avinash Malik , Zoran Salcic , Partha S. Roop , Alain Girault, SystemJ: A GALS language for system level design, Computer Languages, Systems and Structures, v.36 n.4, p.317-344, December, 2010[doi>10.1016/j.cl.2010.01.001]
Plummer, B., Khajanchi, M., and Edwards, S. A. 2006. An Esterel virtual machine for embedded systems. In Proceedings of the International Workshop on Synchronous Languages, Applications, and Programming (SLAP). 912--917.
Potop-Butucaru, D. 2002. Optimisations for faster execution of Esterel programs. Ph.D. thesis, Ecole des Mines de Paris.
Ivan Radojevic , Zoran Salcic , Partha S. Roop, Modeling Embedded Systems: From SystemC and Esterel to DFCharts, IEEE Design & Test, v.23 n.5, p.348-358, September 2006[doi>10.1109/MDT.2006.130]
Ramesh, S. 1998. Communicating reactive state machines: Design, model and implementation. In Proceedings of the IFAC Workshop on Distributed Computer Control Systems. Pergamon Press.
Zoran A. Salcic , Partha Roop , Morteza Biglari-Abhari , Abbas Bigdeli, REFLIX: A Processor Core for Reactive Embedded Applications, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.945-945, September 02-04, 2002
Zoran Salcic , Dong Hui , Partha Roop , Morteza Biglari-Abhari, REMIC: design of a reactive embedded microprocessor core, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120771]
Salcic, Z., Hui, D., Roop, P., and Biglari-Abhari, M. 2006, HiDRA -- A reactive multiprocessor architecture for heterogeneous embedded systems. Elsevier J. Microprocessors Microsyst. 30, 2, 72-85
Martin Schoeberl , Rasmus Pedersen, WCET analysis for a Java processor, Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems, October 11-13, 2006, Paris, France[doi>10.1145/1167999.1168033]
Simon Yuan , Li Hsien Yoong , Sidharta Andalam , Partha S. Roop , Zoran Salcic, A new multithreaded architecture supporting direct execution of Esterel, EURASIP Journal on Embedded Systems, 2009, p.1-19, January 2009[doi>10.1155/2009/610891]
