

================================================================
== Vitis HLS Report for 'local_scan_1_Pipeline_local_2'
================================================================
* Date:           Sat Oct  4 15:13:00 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- local_2  |       50|       50|         6|          6|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = alloca i32 1"   --->   Operation 9 'alloca' 'i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 10 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln15_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln15_2"   --->   Operation 11 'read' 'trunc_ln15_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln14_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln14"   --->   Operation 12 'read' 'zext_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln14_cast = zext i11 %zext_ln14_read"   --->   Operation 13 'zext' 'zext_ln14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 1, i64 %i_0"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_load = load i64 %i_0" [sort.c:15]   --->   Operation 18 'load' 'i_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %i_0_load" [sort.c:15]   --->   Operation 19 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = trunc i64 %i_0_load" [sort.c:15]   --->   Operation 20 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%add_ln16_3 = add i9 %trunc_ln15_1, i9 %trunc_ln15_2_read" [sort.c:16]   --->   Operation 21 'add' 'add_ln16_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.34ns)   --->   "%add_ln16_4 = add i10 %trunc_ln15, i10 %trunc_ln_read" [sort.c:16]   --->   Operation 22 'add' 'add_ln16_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "%add_ln16_5 = add i9 %add_ln16_3, i9 511" [sort.c:16]   --->   Operation 23 'add' 'add_ln16_5' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.34ns)   --->   "%add_ln16_6 = add i10 %add_ln16_4, i10 1023" [sort.c:16]   --->   Operation 24 'add' 'add_ln16_6' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln16_6, i32 9" [sort.c:16]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %add_ln16_5" [sort.c:16]   --->   Operation 26 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln16" [sort.c:16]   --->   Operation 27 'getelementptr' 'bucket_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:16]   --->   Operation 28 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln16" [sort.c:16]   --->   Operation 29 'getelementptr' 'bucket_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:16]   --->   Operation 30 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln16_4, i32 9" [sort.c:16]   --->   Operation 31 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%and_ln16_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_21, i5 0" [sort.c:16]   --->   Operation 32 'bitconcatenate' 'and_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i9 %add_ln16_3" [sort.c:16]   --->   Operation 33 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bucket_0_addr_2 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln16_3" [sort.c:16]   --->   Operation 34 'getelementptr' 'bucket_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.26ns)   --->   "%bucket_0_load_2 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 35 'load' 'bucket_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_1_addr_2 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln16_3" [sort.c:16]   --->   Operation 36 'getelementptr' 'bucket_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.26ns)   --->   "%bucket_1_load_2 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 37 'load' 'bucket_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 38 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%shl_ln16 = shl i64 4294967295, i64 %zext_ln16_7" [sort.c:16]   --->   Operation 39 'shl' 'shl_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln16 = xor i64 %shl_ln16, i64 18446744073709551615" [sort.c:16]   --->   Operation 40 'xor' 'xor_ln16' <Predicate = true> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.81ns)   --->   "%add_ln14 = add i64 %i_0_load, i64 1" [sort.c:14]   --->   Operation 41 'add' 'add_ln14' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.40ns)   --->   "%icmp_ln14 = icmp_eq  i64 %add_ln14, i64 16" [sort.c:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split.1, void %for.inc7.exitStub" [sort.c:14]   --->   Operation 43 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_2 = add i10 %trunc_ln15, i10 1" [sort.c:15]   --->   Operation 44 'add' 'add_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_3 = add i9 %trunc_ln15_1, i9 1" [sort.c:15]   --->   Operation 45 'add' 'add_ln15_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%add_ln15_1 = add i64 %add_ln14, i64 %zext_ln14_cast" [sort.c:15]   --->   Operation 46 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.94ns) (root node of TernaryAdder)   --->   "%add_ln16_7 = add i9 %add_ln15_3, i9 %trunc_ln15_2_read" [sort.c:16]   --->   Operation 47 'add' 'add_ln16_7' <Predicate = (!icmp_ln14)> <Delay = 1.94> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln16_8 = add i10 %add_ln15_2, i10 %trunc_ln_read" [sort.c:16]   --->   Operation 48 'add' 'add_ln16_8' <Predicate = (!icmp_ln14)> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln16_4 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln15_1, i32 10, i32 63" [sort.c:16]   --->   Operation 49 'partselect' 'lshr_ln16_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln16_8, i32 9" [sort.c:16]   --->   Operation 50 'bitselect' 'tmp_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%and_ln16_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_23, i5 0" [sort.c:16]   --->   Operation 51 'bitconcatenate' 'and_ln16_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln15_1, i32 10" [sort.c:16]   --->   Operation 52 'bitselect' 'tmp_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i6 %and_ln16_2" [sort.c:16]   --->   Operation 53 'zext' 'zext_ln16_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16_1)   --->   "%shl_ln16_3 = shl i64 4294967295, i64 %zext_ln16_14" [sort.c:16]   --->   Operation 54 'shl' 'shl_ln16_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln16_1 = xor i64 %shl_ln16_3, i64 18446744073709551615" [sort.c:16]   --->   Operation 55 'xor' 'xor_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:13]   --->   Operation 57 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [sort.c:12]   --->   Operation 58 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln15 = add i64 %i_0_load, i64 %zext_ln14_cast" [sort.c:15]   --->   Operation 59 'add' 'add_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.81ns)   --->   "%add_ln16 = add i64 %add_ln15, i64 18446744073709551615" [sort.c:16]   --->   Operation 60 'add' 'add_ln16' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln16, i32 10, i32 63" [sort.c:16]   --->   Operation 61 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [sort.c:16]   --->   Operation 62 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:16]   --->   Operation 63 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i6 %and_ln" [sort.c:16]   --->   Operation 64 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.35ns)   --->   "%lshr_ln16 = lshr i64 %bucket_0_load, i64 %zext_ln16_1" [sort.c:16]   --->   Operation 65 'lshr' 'lshr_ln16' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %lshr_ln16" [sort.c:16]   --->   Operation 66 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:16]   --->   Operation 67 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i6 %and_ln" [sort.c:16]   --->   Operation 68 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.35ns)   --->   "%lshr_ln16_1 = lshr i64 %bucket_1_load, i64 %zext_ln16_2" [sort.c:16]   --->   Operation 69 'lshr' 'lshr_ln16_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i64 %lshr_ln16_1" [sort.c:16]   --->   Operation 70 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.84ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16, i32 %trunc_ln16_1, i54 %lshr_ln" [sort.c:16]   --->   Operation 71 'mux' 'tmp_s' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln16_2 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln15, i32 10, i32 63" [sort.c:16]   --->   Operation 72 'partselect' 'lshr_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (2.26ns)   --->   "%bucket_0_load_2 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 73 'load' 'bucket_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 74 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.35ns)   --->   "%lshr_ln16_3 = lshr i64 %bucket_0_load_2, i64 %zext_ln16_4" [sort.c:16]   --->   Operation 75 'lshr' 'lshr_ln16_3' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = trunc i64 %lshr_ln16_3" [sort.c:16]   --->   Operation 76 'trunc' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (2.26ns)   --->   "%bucket_1_load_2 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 77 'load' 'bucket_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 78 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.35ns)   --->   "%lshr_ln16_5 = lshr i64 %bucket_1_load_2, i64 %zext_ln16_6" [sort.c:16]   --->   Operation 79 'lshr' 'lshr_ln16_5' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = trunc i64 %lshr_ln16_5" [sort.c:16]   --->   Operation 80 'trunc' 'trunc_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.84ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16_2, i32 %trunc_ln16_3, i54 %lshr_ln16_2" [sort.c:16]   --->   Operation 81 'mux' 'tmp_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.51ns)   --->   "%add_ln16_1 = add i32 %tmp_14, i32 %tmp_s" [sort.c:16]   --->   Operation 82 'add' 'add_ln16_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln15, i32 10" [sort.c:16]   --->   Operation 83 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp_22, void %arrayidx52.case.0.0, void %arrayidx52.case.1.0" [sort.c:16]   --->   Operation 84 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i9 %add_ln16_7" [sort.c:16]   --->   Operation 85 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bucket_0_addr_3 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln16_5" [sort.c:16]   --->   Operation 86 'getelementptr' 'bucket_0_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:16]   --->   Operation 87 'load' 'bucket_0_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bucket_1_addr_3 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln16_5" [sort.c:16]   --->   Operation 88 'getelementptr' 'bucket_1_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:16]   --->   Operation 89 'load' 'bucket_1_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%and_ln16_3 = and i64 %bucket_0_load_2, i64 %xor_ln16" [sort.c:16]   --->   Operation 90 'and' 'and_ln16_3' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%zext_ln16_9 = zext i32 %add_ln16_1" [sort.c:16]   --->   Operation 91 'zext' 'zext_ln16_9' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%shl_ln16_2 = shl i64 %zext_ln16_9, i64 %zext_ln16_7" [sort.c:16]   --->   Operation 92 'shl' 'shl_ln16_2' <Predicate = (!tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16_1 = or i64 %and_ln16_3, i64 %shl_ln16_2" [sort.c:16]   --->   Operation 93 'or' 'or_ln16_1' <Predicate = (!tmp_22)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16_1, i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 94 'store' 'store_ln16' <Predicate = (!tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.0" [sort.c:16]   --->   Operation 95 'br' 'br_ln16' <Predicate = (!tmp_22)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%and_ln16 = and i64 %bucket_1_load_2, i64 %xor_ln16" [sort.c:16]   --->   Operation 96 'and' 'and_ln16' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%zext_ln16_8 = zext i32 %add_ln16_1" [sort.c:16]   --->   Operation 97 'zext' 'zext_ln16_8' <Predicate = (tmp_22)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%shl_ln16_1 = shl i64 %zext_ln16_8, i64 %zext_ln16_7" [sort.c:16]   --->   Operation 98 'shl' 'shl_ln16_1' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16 = or i64 %and_ln16, i64 %shl_ln16_1" [sort.c:16]   --->   Operation 99 'or' 'or_ln16' <Predicate = (tmp_22)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16, i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 100 'store' 'store_ln16' <Predicate = (tmp_22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.0" [sort.c:16]   --->   Operation 101 'br' 'br_ln16' <Predicate = (tmp_22)> <Delay = 0.00>
ST_4 : Operation 102 [1/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:16]   --->   Operation 102 'load' 'bucket_0_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i6 %and_ln16_2" [sort.c:16]   --->   Operation 103 'zext' 'zext_ln16_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.35ns)   --->   "%lshr_ln16_8 = lshr i64 %bucket_0_load_3, i64 %zext_ln16_12" [sort.c:16]   --->   Operation 104 'lshr' 'lshr_ln16_8' <Predicate = (!icmp_ln14)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln16_6 = trunc i64 %lshr_ln16_8" [sort.c:16]   --->   Operation 105 'trunc' 'trunc_ln16_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:16]   --->   Operation 106 'load' 'bucket_1_load_3' <Predicate = (!icmp_ln14)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i6 %and_ln16_2" [sort.c:16]   --->   Operation 107 'zext' 'zext_ln16_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.35ns)   --->   "%lshr_ln16_9 = lshr i64 %bucket_1_load_3, i64 %zext_ln16_13" [sort.c:16]   --->   Operation 108 'lshr' 'lshr_ln16_9' <Predicate = (!icmp_ln14)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln16_7 = trunc i64 %lshr_ln16_9" [sort.c:16]   --->   Operation 109 'trunc' 'trunc_ln16_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.84ns)   --->   "%tmp_29_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16_6, i32 %trunc_ln16_7, i54 %lshr_ln16_4" [sort.c:16]   --->   Operation 110 'mux' 'tmp_29_1' <Predicate = (!icmp_ln14)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 111 [2/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 111 'load' 'bucket_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 112 [2/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 112 'load' 'bucket_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 113 [1/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_2" [sort.c:16]   --->   Operation 113 'load' 'bucket_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 114 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (2.35ns)   --->   "%lshr_ln16_6 = lshr i64 %bucket_0_load_1, i64 %zext_ln16_10" [sort.c:16]   --->   Operation 115 'lshr' 'lshr_ln16_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln16_4 = trunc i64 %lshr_ln16_6" [sort.c:16]   --->   Operation 116 'trunc' 'trunc_ln16_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_2" [sort.c:16]   --->   Operation 117 'load' 'bucket_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i6 %and_ln16_1" [sort.c:16]   --->   Operation 118 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (2.35ns)   --->   "%lshr_ln16_7 = lshr i64 %bucket_1_load_1, i64 %zext_ln16_11" [sort.c:16]   --->   Operation 119 'lshr' 'lshr_ln16_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln16_5 = trunc i64 %lshr_ln16_7" [sort.c:16]   --->   Operation 120 'trunc' 'trunc_ln16_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.84ns)   --->   "%tmp_26_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln16_4, i32 %trunc_ln16_5, i54 %lshr_ln16_2" [sort.c:16]   --->   Operation 121 'mux' 'tmp_26_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.51ns)   --->   "%add_ln16_2 = add i32 %tmp_29_1, i32 %tmp_26_1" [sort.c:16]   --->   Operation 122 'add' 'add_ln16_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp_24, void %arrayidx52.case.0.1, void %arrayidx52.case.1.1" [sort.c:16]   --->   Operation 123 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.15>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_3)   --->   "%and_ln16_5 = and i64 %bucket_0_load_3, i64 %xor_ln16_1" [sort.c:16]   --->   Operation 124 'and' 'and_ln16_5' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_3)   --->   "%zext_ln16_16 = zext i32 %add_ln16_2" [sort.c:16]   --->   Operation 125 'zext' 'zext_ln16_16' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_3)   --->   "%shl_ln16_5 = shl i64 %zext_ln16_16, i64 %zext_ln16_14" [sort.c:16]   --->   Operation 126 'shl' 'shl_ln16_5' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16_3 = or i64 %and_ln16_5, i64 %shl_ln16_5" [sort.c:16]   --->   Operation 127 'or' 'or_ln16_3' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16_3, i9 %bucket_0_addr_3" [sort.c:16]   --->   Operation 128 'store' 'store_ln16' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.1" [sort.c:16]   --->   Operation 129 'br' 'br_ln16' <Predicate = (!icmp_ln14 & !tmp_24)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%and_ln16_4 = and i64 %bucket_1_load_3, i64 %xor_ln16_1" [sort.c:16]   --->   Operation 130 'and' 'and_ln16_4' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%zext_ln16_15 = zext i32 %add_ln16_2" [sort.c:16]   --->   Operation 131 'zext' 'zext_ln16_15' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_2)   --->   "%shl_ln16_4 = shl i64 %zext_ln16_15, i64 %zext_ln16_14" [sort.c:16]   --->   Operation 132 'shl' 'shl_ln16_4' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln16_2 = or i64 %and_ln16_4, i64 %shl_ln16_4" [sort.c:16]   --->   Operation 133 'or' 'or_ln16_2' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (2.26ns)   --->   "%store_ln16 = store i64 %or_ln16_2, i9 %bucket_1_addr_3" [sort.c:16]   --->   Operation 134 'store' 'store_ln16' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln16 = br void %arrayidx52.exit.1" [sort.c:16]   --->   Operation 135 'br' 'br_ln16' <Predicate = (!icmp_ln14 & tmp_24)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.81ns)   --->   "%add_ln14_1 = add i64 %i_0_load, i64 2" [sort.c:14]   --->   Operation 136 'add' 'add_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.84ns)   --->   "%store_ln14 = store i64 %add_ln14_1, i64 %i_0" [sort.c:14]   --->   Operation 137 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.84>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.0" [sort.c:14]   --->   Operation 138 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('i_0') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 1 on local variable 'i_0' [13]  (0.844 ns)

 <State 2>: 4.97ns
The critical path consists of the following:
	'load' operation ('i_0_load', sort.c:15) on local variable 'i_0' [16]  (0 ns)
	'add' operation ('add_ln16_3', sort.c:16) [23]  (1.35 ns)
	'add' operation ('add_ln16_5', sort.c:16) [26]  (1.35 ns)
	'getelementptr' operation ('bucket_0_addr', sort.c:16) [32]  (0 ns)
	'load' operation ('bucket_0_load', sort.c:16) on array 'bucket_0' [33]  (2.27 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'load' operation ('bucket_0_load', sort.c:16) on array 'bucket_0' [33]  (2.27 ns)
	'lshr' operation ('lshr_ln16', sort.c:16) [35]  (2.35 ns)
	'mux' operation ('tmp_s', sort.c:16) [42]  (0.844 ns)
	'add' operation ('add_ln16_1', sort.c:16) [58]  (1.51 ns)

 <State 4>: 5.46ns
The critical path consists of the following:
	'load' operation ('bucket_0_load_3', sort.c:16) on array 'bucket_0' [102]  (2.27 ns)
	'lshr' operation ('lshr_ln16_8', sort.c:16) [104]  (2.35 ns)
	'mux' operation ('tmp_29_1', sort.c:16) [111]  (0.844 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'load' operation ('bucket_0_load_1', sort.c:16) on array 'bucket_0' [88]  (2.27 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'load' operation ('bucket_0_load_1', sort.c:16) on array 'bucket_0' [88]  (2.27 ns)
	'lshr' operation ('lshr_ln16_6', sort.c:16) [90]  (2.35 ns)
	'mux' operation ('tmp_26_1', sort.c:16) [96]  (0.844 ns)
	'add' operation ('add_ln16_2', sort.c:16) [112]  (1.51 ns)

 <State 7>: 4.16ns
The critical path consists of the following:
	'and' operation ('and_ln16_5', sort.c:16) [119]  (0 ns)
	'or' operation ('or_ln16_3', sort.c:16) [122]  (1.89 ns)
	'store' operation ('store_ln16', sort.c:16) of variable 'or_ln16_3', sort.c:16 on array 'bucket_0' [123]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
