{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671711996435 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sobel EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"sobel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671711996491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671711996547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671711996548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671711996548 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1671711996615 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 617 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1671711996615 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1671711996615 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671711996685 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671711996884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671711996884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671711996884 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671711996884 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 3474 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711996888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 3476 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711996888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 3478 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711996888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 3480 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711996888 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 3482 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671711996888 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671711996888 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671711996890 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671711996894 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sobel.sdc " "Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671711997786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671711997787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671711997794 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1671711997796 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1671711997804 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1671711997805 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671711997807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711997859 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711997859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711997859 ""}  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711997859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711997859 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 16 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671711997859 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671711997859 ""}  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 3 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 3464 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711997859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671711997860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tft_bl~output " "Destination node tft_bl~output" {  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 10 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_bl~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 3462 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671711997860 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671711997860 ""}  } { { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 16 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/sobel/prj/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671711997860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671711998289 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671711998292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671711998293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671711998295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671711998298 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671711998300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671711998300 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671711998302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671711998724 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671711998727 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671711998727 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 clk\[0\] tft_clk~output " "PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"tft_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/clk_gen_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/sobel/prj/ip_core/clk_gen/clk_gen.v" 107 0 0 } } { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 35 0 0 } } { "../rtl/sobel.v" "" { Text "E:/code/workspace_FPGA/sobel/rtl/sobel.v" 9 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1671711998762 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx " "Node \"tx\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1671711998845 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1671711998845 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671711998846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671711999790 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "46 M9K " "Selected device has 46 RAM location(s) of type M9K.  However, the current design needs more than 46 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a16 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 543 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a16" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a17 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 574 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a17" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a18 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 605 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a18" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a19 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 636 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a19" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a20 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 667 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a20" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a21 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 698 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a21" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a22 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 729 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a22" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a23 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 760 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a23" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a24 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 791 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a24" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a25 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 822 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a25" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a26 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 853 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a26" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a27 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 884 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a27" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a28 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 915 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a28" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a29 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 946 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a29" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a30 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 977 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a30" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a31 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 1008 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a31" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a0 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 47 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a0" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a1 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 78 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a1" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a2 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 109 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a2" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a3 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 140 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a3" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a4 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 171 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a4" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a5 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 202 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a5" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a6 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 233 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a6" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a7 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 264 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a7" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a8 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 295 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a8" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a9 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 326 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a9" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a10 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 357 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a10" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a11 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 388 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a11" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a12 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 419 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a12" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a13 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 450 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a13" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a14 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 481 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a14" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a15 " "Node \"tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2cr1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_2cr1.tdf" 512 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tft_pic:tft_pic_inst\|ram_pic:ram_pic_inst\|altsyncram:altsyncram_component\|altsyncram_2cr1:auto_generated\|ram_block1a15" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 287 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 497 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 467 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 437 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 407 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 377 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 347 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 317 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 47 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 257 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 227 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 197 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 167 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 137 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 107 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 77 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst1\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 257 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a7" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 227 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a6" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 197 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a5" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 167 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a4" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 137 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a3" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 107 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a2" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 77 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a1" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 47 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a0" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 497 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a15" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 467 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a14" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 437 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a13" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 407 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a12" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 377 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a11" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 347 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a10" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 317 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a9" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8 " "Node \"sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_k3k1.tdf" "" { Text "E:/code/workspace_FPGA/sobel/prj/db/altsyncram_k3k1.tdf" 287 2 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/develop_tools/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sobel_ctrl:sobel_ctrl_inst\|fifo_8x16384:fifo1_inst2\|scfifo:scfifo_component\|scfifo_p721:auto_generated\|a_dpfifo_0e21:dpfifo\|dpram_h811:FIFOram\|altsyncram_k3k1:altsyncram1\|ram_block2a8" } } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671711999826 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Quartus II" 0 -1 1671711999826 ""}  } { { "d:/develop_tools/quartus13.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "E:/code/workspace_FPGA/sobel/prj/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1671711999826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671711999835 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1671711999836 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1671712000583 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1671712000588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/sobel/prj/output_files/sobel.fit.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/sobel/prj/output_files/sobel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671712000737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5154 " "Peak virtual memory: 5154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671712001113 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 22 20:26:41 2022 " "Processing ended: Thu Dec 22 20:26:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671712001113 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671712001113 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671712001113 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671712001113 ""}
