
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013a8 <.init>:
  4013a8:	stp	x29, x30, [sp, #-16]!
  4013ac:	mov	x29, sp
  4013b0:	bl	401790 <tigetstr@plt+0x60>
  4013b4:	ldp	x29, x30, [sp], #16
  4013b8:	ret

Disassembly of section .plt:

00000000004013c0 <memcpy@plt-0x20>:
  4013c0:	stp	x16, x30, [sp, #-16]!
  4013c4:	adrp	x16, 415000 <tigetstr@plt+0x138d0>
  4013c8:	ldr	x17, [x16, #4088]
  4013cc:	add	x16, x16, #0xff8
  4013d0:	br	x17
  4013d4:	nop
  4013d8:	nop
  4013dc:	nop

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16]
  4013e8:	add	x16, x16, #0x0
  4013ec:	br	x17

00000000004013f0 <strlen@plt>:
  4013f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #8]
  4013f8:	add	x16, x16, #0x8
  4013fc:	br	x17

0000000000401400 <exit@plt>:
  401400:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #16]
  401408:	add	x16, x16, #0x10
  40140c:	br	x17

0000000000401410 <setupterm@plt>:
  401410:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #24]
  401418:	add	x16, x16, #0x18
  40141c:	br	x17

0000000000401420 <perror@plt>:
  401420:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #32]
  401428:	add	x16, x16, #0x20
  40142c:	br	x17

0000000000401430 <tputs@plt>:
  401430:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #40]
  401438:	add	x16, x16, #0x28
  40143c:	br	x17

0000000000401440 <fgets_unlocked@plt>:
  401440:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #48]
  401448:	add	x16, x16, #0x30
  40144c:	br	x17

0000000000401450 <sprintf@plt>:
  401450:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #56]
  401458:	add	x16, x16, #0x38
  40145c:	br	x17

0000000000401460 <putc@plt>:
  401460:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #64]
  401468:	add	x16, x16, #0x40
  40146c:	br	x17

0000000000401470 <opendir@plt>:
  401470:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #72]
  401478:	add	x16, x16, #0x48
  40147c:	br	x17

0000000000401480 <snprintf@plt>:
  401480:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #80]
  401488:	add	x16, x16, #0x50
  40148c:	br	x17

0000000000401490 <fclose@plt>:
  401490:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #88]
  401498:	add	x16, x16, #0x58
  40149c:	br	x17

00000000004014a0 <getpid@plt>:
  4014a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #96]
  4014a8:	add	x16, x16, #0x60
  4014ac:	br	x17

00000000004014b0 <nl_langinfo@plt>:
  4014b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #104]
  4014b8:	add	x16, x16, #0x68
  4014bc:	br	x17

00000000004014c0 <fopen@plt>:
  4014c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #112]
  4014c8:	add	x16, x16, #0x70
  4014cc:	br	x17

00000000004014d0 <malloc@plt>:
  4014d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #120]
  4014d8:	add	x16, x16, #0x78
  4014dc:	br	x17

00000000004014e0 <open@plt>:
  4014e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #128]
  4014e8:	add	x16, x16, #0x80
  4014ec:	br	x17

00000000004014f0 <bindtextdomain@plt>:
  4014f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #136]
  4014f8:	add	x16, x16, #0x88
  4014fc:	br	x17

0000000000401500 <__libc_start_main@plt>:
  401500:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #144]
  401508:	add	x16, x16, #0x90
  40150c:	br	x17

0000000000401510 <getpwnam@plt>:
  401510:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #152]
  401518:	add	x16, x16, #0x98
  40151c:	br	x17

0000000000401520 <tgetent@plt>:
  401520:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #160]
  401528:	add	x16, x16, #0xa0
  40152c:	br	x17

0000000000401530 <readdir@plt>:
  401530:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #168]
  401538:	add	x16, x16, #0xa8
  40153c:	br	x17

0000000000401540 <realloc@plt>:
  401540:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #176]
  401548:	add	x16, x16, #0xb0
  40154c:	br	x17

0000000000401550 <getc@plt>:
  401550:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #184]
  401558:	add	x16, x16, #0xb8
  40155c:	br	x17

0000000000401560 <closedir@plt>:
  401560:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #192]
  401568:	add	x16, x16, #0xc0
  40156c:	br	x17

0000000000401570 <__stack_chk_fail@plt>:
  401570:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #200]
  401578:	add	x16, x16, #0xc8
  40157c:	br	x17

0000000000401580 <close@plt>:
  401580:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #208]
  401588:	add	x16, x16, #0xd0
  40158c:	br	x17

0000000000401590 <strrchr@plt>:
  401590:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #216]
  401598:	add	x16, x16, #0xd8
  40159c:	br	x17

00000000004015a0 <__gmon_start__@plt>:
  4015a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #224]
  4015a8:	add	x16, x16, #0xe0
  4015ac:	br	x17

00000000004015b0 <abort@plt>:
  4015b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #232]
  4015b8:	add	x16, x16, #0xe8
  4015bc:	br	x17

00000000004015c0 <fread_unlocked@plt>:
  4015c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #240]
  4015c8:	add	x16, x16, #0xf0
  4015cc:	br	x17

00000000004015d0 <textdomain@plt>:
  4015d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #248]
  4015d8:	add	x16, x16, #0xf8
  4015dc:	br	x17

00000000004015e0 <getopt_long@plt>:
  4015e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #256]
  4015e8:	add	x16, x16, #0x100
  4015ec:	br	x17

00000000004015f0 <strcmp@plt>:
  4015f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #264]
  4015f8:	add	x16, x16, #0x108
  4015fc:	br	x17

0000000000401600 <getpwuid@plt>:
  401600:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #272]
  401608:	add	x16, x16, #0x110
  40160c:	br	x17

0000000000401610 <__ctype_b_loc@plt>:
  401610:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #280]
  401618:	add	x16, x16, #0x118
  40161c:	br	x17

0000000000401620 <strtol@plt>:
  401620:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #288]
  401628:	add	x16, x16, #0x120
  40162c:	br	x17

0000000000401630 <free@plt>:
  401630:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #296]
  401638:	add	x16, x16, #0x128
  40163c:	br	x17

0000000000401640 <strchr@plt>:
  401640:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #304]
  401648:	add	x16, x16, #0x130
  40164c:	br	x17

0000000000401650 <read@plt>:
  401650:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #312]
  401658:	add	x16, x16, #0x138
  40165c:	br	x17

0000000000401660 <isatty@plt>:
  401660:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #320]
  401668:	add	x16, x16, #0x140
  40166c:	br	x17

0000000000401670 <tgetstr@plt>:
  401670:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #328]
  401678:	add	x16, x16, #0x148
  40167c:	br	x17

0000000000401680 <dcgettext@plt>:
  401680:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #336]
  401688:	add	x16, x16, #0x150
  40168c:	br	x17

0000000000401690 <__isoc99_sscanf@plt>:
  401690:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #344]
  401698:	add	x16, x16, #0x158
  40169c:	br	x17

00000000004016a0 <strncpy@plt>:
  4016a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #352]
  4016a8:	add	x16, x16, #0x160
  4016ac:	br	x17

00000000004016b0 <__assert_fail@plt>:
  4016b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #360]
  4016b8:	add	x16, x16, #0x168
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016c4:	ldr	x17, [x16, #368]
  4016c8:	add	x16, x16, #0x170
  4016cc:	br	x17

00000000004016d0 <putchar@plt>:
  4016d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016d4:	ldr	x17, [x16, #376]
  4016d8:	add	x16, x16, #0x178
  4016dc:	br	x17

00000000004016e0 <__xstat@plt>:
  4016e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016e4:	ldr	x17, [x16, #384]
  4016e8:	add	x16, x16, #0x180
  4016ec:	br	x17

00000000004016f0 <fprintf@plt>:
  4016f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016f4:	ldr	x17, [x16, #392]
  4016f8:	add	x16, x16, #0x188
  4016fc:	br	x17

0000000000401700 <ioctl@plt>:
  401700:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401704:	ldr	x17, [x16, #400]
  401708:	add	x16, x16, #0x190
  40170c:	br	x17

0000000000401710 <setlocale@plt>:
  401710:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401714:	ldr	x17, [x16, #408]
  401718:	add	x16, x16, #0x198
  40171c:	br	x17

0000000000401720 <ferror@plt>:
  401720:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401724:	ldr	x17, [x16, #416]
  401728:	add	x16, x16, #0x1a0
  40172c:	br	x17

0000000000401730 <tigetstr@plt>:
  401730:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401734:	ldr	x17, [x16, #424]
  401738:	add	x16, x16, #0x1a8
  40173c:	br	x17

Disassembly of section .text:

0000000000401740 <.text>:
  401740:	mov	x29, #0x0                   	// #0
  401744:	mov	x30, #0x0                   	// #0
  401748:	mov	x5, x0
  40174c:	ldr	x1, [sp]
  401750:	add	x2, sp, #0x8
  401754:	mov	x6, sp
  401758:	movz	x0, #0x0, lsl #48
  40175c:	movk	x0, #0x0, lsl #32
  401760:	movk	x0, #0x40, lsl #16
  401764:	movk	x0, #0x18f8
  401768:	movz	x3, #0x0, lsl #48
  40176c:	movk	x3, #0x0, lsl #32
  401770:	movk	x3, #0x40, lsl #16
  401774:	movk	x3, #0x4c20
  401778:	movz	x4, #0x0, lsl #48
  40177c:	movk	x4, #0x0, lsl #32
  401780:	movk	x4, #0x40, lsl #16
  401784:	movk	x4, #0x4ca0
  401788:	bl	401500 <__libc_start_main@plt>
  40178c:	bl	4015b0 <abort@plt>
  401790:	adrp	x0, 415000 <tigetstr@plt+0x138d0>
  401794:	ldr	x0, [x0, #4064]
  401798:	cbz	x0, 4017a0 <tigetstr@plt+0x70>
  40179c:	b	4015a0 <__gmon_start__@plt>
  4017a0:	ret
  4017a4:	nop
  4017a8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4017ac:	add	x0, x0, #0x268
  4017b0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4017b4:	add	x1, x1, #0x268
  4017b8:	cmp	x1, x0
  4017bc:	b.eq	4017d4 <tigetstr@plt+0xa4>  // b.none
  4017c0:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4017c4:	ldr	x1, [x1, #3264]
  4017c8:	cbz	x1, 4017d4 <tigetstr@plt+0xa4>
  4017cc:	mov	x16, x1
  4017d0:	br	x16
  4017d4:	ret
  4017d8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4017dc:	add	x0, x0, #0x268
  4017e0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4017e4:	add	x1, x1, #0x268
  4017e8:	sub	x1, x1, x0
  4017ec:	lsr	x2, x1, #63
  4017f0:	add	x1, x2, x1, asr #3
  4017f4:	cmp	xzr, x1, asr #1
  4017f8:	asr	x1, x1, #1
  4017fc:	b.eq	401814 <tigetstr@plt+0xe4>  // b.none
  401800:	adrp	x2, 404000 <tigetstr@plt+0x28d0>
  401804:	ldr	x2, [x2, #3272]
  401808:	cbz	x2, 401814 <tigetstr@plt+0xe4>
  40180c:	mov	x16, x2
  401810:	br	x16
  401814:	ret
  401818:	stp	x29, x30, [sp, #-32]!
  40181c:	mov	x29, sp
  401820:	str	x19, [sp, #16]
  401824:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401828:	ldrb	w0, [x19, #664]
  40182c:	cbnz	w0, 40183c <tigetstr@plt+0x10c>
  401830:	bl	4017a8 <tigetstr@plt+0x78>
  401834:	mov	w0, #0x1                   	// #1
  401838:	strb	w0, [x19, #664]
  40183c:	ldr	x19, [sp, #16]
  401840:	ldp	x29, x30, [sp], #32
  401844:	ret
  401848:	b	4017d8 <tigetstr@plt+0xa8>
  40184c:	cmp	w0, #0x6
  401850:	b.ls	40185c <tigetstr@plt+0x12c>  // b.plast
  401854:	mov	x0, xzr
  401858:	ret
  40185c:	adrp	x8, 404000 <tigetstr@plt+0x28d0>
  401860:	add	x8, x8, #0xdc0
  401864:	ldr	x0, [x8, w0, uxtw #3]
  401868:	ret
  40186c:	stp	x29, x30, [sp, #-32]!
  401870:	stp	x20, x19, [sp, #16]
  401874:	mov	x29, sp
  401878:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  40187c:	ldr	x19, [x20, #616]
  401880:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  401884:	add	x1, x1, #0x58
  401888:	mov	w2, #0x5                   	// #5
  40188c:	mov	x0, xzr
  401890:	bl	401680 <dcgettext@plt>
  401894:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  401898:	mov	x1, x0
  40189c:	add	x2, x2, #0x6c
  4018a0:	mov	x0, x19
  4018a4:	bl	4016f0 <fprintf@plt>
  4018a8:	ldr	x19, [x20, #616]
  4018ac:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4018b0:	add	x1, x1, #0x71
  4018b4:	mov	w2, #0x5                   	// #5
  4018b8:	mov	x0, xzr
  4018bc:	bl	401680 <dcgettext@plt>
  4018c0:	mov	x1, x0
  4018c4:	mov	x0, x19
  4018c8:	bl	4016f0 <fprintf@plt>
  4018cc:	ldr	x19, [x20, #616]
  4018d0:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4018d4:	add	x1, x1, #0xae
  4018d8:	mov	w2, #0x5                   	// #5
  4018dc:	mov	x0, xzr
  4018e0:	bl	401680 <dcgettext@plt>
  4018e4:	mov	x1, x0
  4018e8:	mov	x0, x19
  4018ec:	ldp	x20, x19, [sp, #16]
  4018f0:	ldp	x29, x30, [sp], #32
  4018f4:	b	4016f0 <fprintf@plt>
  4018f8:	stp	x29, x30, [sp, #-96]!
  4018fc:	stp	x28, x27, [sp, #16]
  401900:	stp	x26, x25, [sp, #32]
  401904:	stp	x24, x23, [sp, #48]
  401908:	stp	x22, x21, [sp, #64]
  40190c:	stp	x20, x19, [sp, #80]
  401910:	mov	x29, sp
  401914:	sub	sp, sp, #0x4, lsl #12
  401918:	sub	sp, sp, #0x790
  40191c:	adrp	x8, 415000 <tigetstr@plt+0x138d0>
  401920:	ldr	x8, [x8, #3536]
  401924:	mov	x22, x1
  401928:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  40192c:	mov	w23, w0
  401930:	add	x1, x1, #0xdf8
  401934:	add	x0, sp, #0x90
  401938:	mov	w2, #0x260                 	// #608
  40193c:	stur	x8, [x29, #-16]
  401940:	str	xzr, [sp, #120]
  401944:	bl	4013e0 <memcpy@plt>
  401948:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  40194c:	add	x0, x0, #0x34e
  401950:	bl	4016c0 <getenv@plt>
  401954:	cbz	x0, 401990 <tigetstr@plt+0x260>
  401958:	ldrb	w8, [x0]
  40195c:	cbz	w8, 401990 <tigetstr@plt+0x260>
  401960:	add	x1, sp, #0x2, lsl #12
  401964:	add	x1, x1, #0x778
  401968:	mov	w2, wzr
  40196c:	bl	401620 <strtol@plt>
  401970:	mov	w9, #0xfffd                	// #65533
  401974:	sub	x8, x0, #0x1
  401978:	movk	w9, #0x7fff, lsl #16
  40197c:	cmp	x8, x9
  401980:	b.hi	401990 <tigetstr@plt+0x260>  // b.pmore
  401984:	ldr	x8, [sp, #10104]
  401988:	ldrb	w8, [x8]
  40198c:	cbz	w8, 4019b8 <tigetstr@plt+0x288>
  401990:	add	x2, sp, #0x6f0
  401994:	mov	w0, #0x1                   	// #1
  401998:	mov	w1, #0x5413                	// #21523
  40199c:	bl	401700 <ioctl@plt>
  4019a0:	mov	w8, w0
  4019a4:	mov	w0, #0x84                  	// #132
  4019a8:	tbnz	w8, #31, 4019b8 <tigetstr@plt+0x288>
  4019ac:	ldrh	w8, [sp, #1778]
  4019b0:	cmp	w8, #0x0
  4019b4:	csel	w0, w0, w8, eq  // eq = none
  4019b8:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  4019bc:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4019c0:	str	w0, [x26, #448]
  4019c4:	add	x1, x1, #0xad
  4019c8:	mov	w0, #0x6                   	// #6
  4019cc:	bl	401710 <setlocale@plt>
  4019d0:	adrp	x19, 405000 <tigetstr@plt+0x38d0>
  4019d4:	add	x19, x19, #0x248
  4019d8:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4019dc:	add	x1, x1, #0x24f
  4019e0:	mov	x0, x19
  4019e4:	bl	4014f0 <bindtextdomain@plt>
  4019e8:	mov	x0, x19
  4019ec:	bl	4015d0 <textdomain@plt>
  4019f0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x0, [x8, #656]
  4019f8:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4019fc:	add	x1, x1, #0x261
  401a00:	bl	4015f0 <strcmp@plt>
  401a04:	cbnz	w0, 401a14 <tigetstr@plt+0x2e4>
  401a08:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401a0c:	mov	w9, #0x1                   	// #1
  401a10:	strb	w9, [x8, #672]
  401a14:	mov	w0, #0x1                   	// #1
  401a18:	bl	401660 <isatty@plt>
  401a1c:	cbz	w0, 401a38 <tigetstr@plt+0x308>
  401a20:	mov	w0, #0xe                   	// #14
  401a24:	bl	4014b0 <nl_langinfo@plt>
  401a28:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  401a2c:	add	x1, x1, #0x26c
  401a30:	bl	4015f0 <strcmp@plt>
  401a34:	cbz	w0, 401a98 <tigetstr@plt+0x368>
  401a38:	mov	w0, #0x1                   	// #1
  401a3c:	bl	401660 <isatty@plt>
  401a40:	cbz	w0, 401a8c <tigetstr@plt+0x35c>
  401a44:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401a48:	add	x0, x0, #0x272
  401a4c:	bl	4016c0 <getenv@plt>
  401a50:	cbz	x0, 401a8c <tigetstr@plt+0x35c>
  401a54:	ldrb	w8, [x0]
  401a58:	cbz	w8, 401a8c <tigetstr@plt+0x35c>
  401a5c:	mov	w1, #0x1                   	// #1
  401a60:	mov	x0, xzr
  401a64:	mov	x2, xzr
  401a68:	bl	401410 <setupterm@plt>
  401a6c:	cbnz	w0, 401a8c <tigetstr@plt+0x35c>
  401a70:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401a74:	add	x0, x0, #0x277
  401a78:	bl	401730 <tigetstr@plt>
  401a7c:	cbz	x0, 401a8c <tigetstr@plt+0x35c>
  401a80:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401a84:	add	x0, x0, #0x277
  401a88:	bl	401730 <tigetstr@plt>
  401a8c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401a90:	add	x8, x8, #0x200
  401a94:	b	401aa0 <tigetstr@plt+0x370>
  401a98:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401a9c:	add	x8, x8, #0x1c8
  401aa0:	adrp	x21, 405000 <tigetstr@plt+0x38d0>
  401aa4:	adrp	x27, 404000 <tigetstr@plt+0x28d0>
  401aa8:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  401aac:	mov	w19, #0x7                   	// #7
  401ab0:	add	x21, x21, #0x27c
  401ab4:	add	x27, x27, #0xcd0
  401ab8:	mov	w20, #0x1                   	// #1
  401abc:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  401ac0:	adrp	x28, 416000 <memcpy@GLIBC_2.17>
  401ac4:	str	xzr, [sp, #104]
  401ac8:	str	x8, [x25, #504]
  401acc:	add	x3, sp, #0x90
  401ad0:	mov	w0, w23
  401ad4:	mov	x1, x22
  401ad8:	mov	x2, x21
  401adc:	mov	x4, xzr
  401ae0:	bl	4015e0 <getopt_long@plt>
  401ae4:	add	w8, w0, #0x1
  401ae8:	cmp	w8, #0x76
  401aec:	b.hi	40289c <tigetstr@plt+0x116c>  // b.pmore
  401af0:	adr	x9, 401b00 <tigetstr@plt+0x3d0>
  401af4:	ldrh	w10, [x27, x8, lsl #1]
  401af8:	add	x9, x9, x10, lsl #2
  401afc:	br	x9
  401b00:	ldr	x8, [sp, #104]
  401b04:	cbnz	w8, 40289c <tigetstr@plt+0x116c>
  401b08:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401b0c:	add	x0, x0, #0x272
  401b10:	bl	4016c0 <getenv@plt>
  401b14:	cbz	x0, 4027e0 <tigetstr@plt+0x10b0>
  401b18:	mov	x1, x0
  401b1c:	add	x0, sp, #0x2f0
  401b20:	bl	401520 <tgetent@plt>
  401b24:	cmp	w0, #0x0
  401b28:	b.le	402868 <tigetstr@plt+0x1138>
  401b2c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401b30:	ldr	x0, [x8, #624]
  401b34:	mov	w2, #0xa                   	// #10
  401b38:	mov	x1, xzr
  401b3c:	bl	401620 <strtol@plt>
  401b40:	str	x0, [sp, #104]
  401b44:	cbnz	w0, 401acc <tigetstr@plt+0x39c>
  401b48:	b	40289c <tigetstr@plt+0x116c>
  401b4c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401b50:	strb	w20, [x8, #696]
  401b54:	strb	w20, [x24, #680]
  401b58:	b	401acc <tigetstr@plt+0x39c>
  401b5c:	ldr	x8, [sp, #104]
  401b60:	cbnz	w8, 40289c <tigetstr@plt+0x116c>
  401b64:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401b68:	add	x0, x0, #0x272
  401b6c:	bl	4016c0 <getenv@plt>
  401b70:	str	xzr, [sp, #104]
  401b74:	cbz	x0, 401acc <tigetstr@plt+0x39c>
  401b78:	mov	x1, x0
  401b7c:	add	x0, sp, #0x2f0
  401b80:	bl	401520 <tgetent@plt>
  401b84:	cmp	w0, #0x1
  401b88:	str	xzr, [sp, #104]
  401b8c:	b.lt	401acc <tigetstr@plt+0x39c>  // b.tstop
  401b90:	bl	4014a0 <getpid@plt>
  401b94:	str	x0, [sp, #104]
  401b98:	b	401acc <tigetstr@plt+0x39c>
  401b9c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401ba0:	strb	w20, [x8, #676]
  401ba4:	b	401acc <tigetstr@plt+0x39c>
  401ba8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401bac:	strb	w20, [x8, #692]
  401bb0:	strb	w20, [x24, #680]
  401bb4:	b	401acc <tigetstr@plt+0x39c>
  401bb8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401bbc:	strb	w20, [x8, #704]
  401bc0:	b	401acc <tigetstr@plt+0x39c>
  401bc4:	strb	w20, [x28, #684]
  401bc8:	b	401acc <tigetstr@plt+0x39c>
  401bcc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401bd0:	strb	w20, [x8, #712]
  401bd4:	b	401acc <tigetstr@plt+0x39c>
  401bd8:	strb	w20, [x24, #680]
  401bdc:	b	401acc <tigetstr@plt+0x39c>
  401be0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x19, [x8, #624]
  401be8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401bec:	add	x0, x0, #0x332
  401bf0:	mov	x1, x19
  401bf4:	bl	4015f0 <strcmp@plt>
  401bf8:	cbz	w0, 401cac <tigetstr@plt+0x57c>
  401bfc:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401c00:	add	x0, x0, #0x339
  401c04:	mov	x1, x19
  401c08:	bl	4015f0 <strcmp@plt>
  401c0c:	cbz	w0, 401cb4 <tigetstr@plt+0x584>
  401c10:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401c14:	add	x0, x0, #0x33d
  401c18:	mov	x1, x19
  401c1c:	bl	4015f0 <strcmp@plt>
  401c20:	cbz	w0, 401cbc <tigetstr@plt+0x58c>
  401c24:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401c28:	add	x0, x0, #0x341
  401c2c:	mov	x1, x19
  401c30:	bl	4015f0 <strcmp@plt>
  401c34:	cbz	w0, 401cc4 <tigetstr@plt+0x594>
  401c38:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401c3c:	add	x0, x0, #0x1c7
  401c40:	mov	x1, x19
  401c44:	bl	4015f0 <strcmp@plt>
  401c48:	cbz	w0, 401ccc <tigetstr@plt+0x59c>
  401c4c:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401c50:	add	x0, x0, #0x345
  401c54:	mov	x1, x19
  401c58:	bl	4015f0 <strcmp@plt>
  401c5c:	cbz	w0, 401cd4 <tigetstr@plt+0x5a4>
  401c60:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401c64:	add	x0, x0, #0x34a
  401c68:	mov	x1, x19
  401c6c:	bl	4015f0 <strcmp@plt>
  401c70:	cbnz	w0, 40289c <tigetstr@plt+0x116c>
  401c74:	mov	w19, #0x6                   	// #6
  401c78:	b	401cd8 <tigetstr@plt+0x5a8>
  401c7c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401c80:	strb	w20, [x8, #708]
  401c84:	b	401acc <tigetstr@plt+0x39c>
  401c88:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401c8c:	strb	w20, [x8, #716]
  401c90:	b	401acc <tigetstr@plt+0x39c>
  401c94:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401c98:	strb	w20, [x8, #688]
  401c9c:	b	401acc <tigetstr@plt+0x39c>
  401ca0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401ca4:	strb	w20, [x8, #700]
  401ca8:	b	401acc <tigetstr@plt+0x39c>
  401cac:	mov	w19, wzr
  401cb0:	b	401cd8 <tigetstr@plt+0x5a8>
  401cb4:	mov	w19, #0x1                   	// #1
  401cb8:	b	401cd8 <tigetstr@plt+0x5a8>
  401cbc:	mov	w19, #0x2                   	// #2
  401cc0:	b	401cd8 <tigetstr@plt+0x5a8>
  401cc4:	mov	w19, #0x3                   	// #3
  401cc8:	b	401cd8 <tigetstr@plt+0x5a8>
  401ccc:	mov	w19, #0x4                   	// #4
  401cd0:	b	401cd8 <tigetstr@plt+0x5a8>
  401cd4:	mov	w19, #0x5                   	// #5
  401cd8:	bl	4014a0 <getpid@plt>
  401cdc:	adrp	x8, 404000 <tigetstr@plt+0x28d0>
  401ce0:	add	x8, x8, #0xdc0
  401ce4:	ldr	x4, [x8, w19, uxtw #3]
  401ce8:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  401cec:	mov	w3, w0
  401cf0:	add	x0, sp, #0x6f0
  401cf4:	mov	w1, #0x32                  	// #50
  401cf8:	add	x2, x2, #0x8eb
  401cfc:	bl	401480 <snprintf@plt>
  401d00:	add	x2, sp, #0x2, lsl #12
  401d04:	add	x1, sp, #0x6f0
  401d08:	add	x2, x2, #0x778
  401d0c:	mov	w0, wzr
  401d10:	bl	4016e0 <__xstat@plt>
  401d14:	cbz	w0, 401acc <tigetstr@plt+0x39c>
  401d18:	b	4027f8 <tigetstr@plt+0x10c8>
  401d1c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d20:	add	x8, x8, #0x200
  401d24:	b	401ac8 <tigetstr@plt+0x398>
  401d28:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d2c:	add	x8, x8, #0x1c8
  401d30:	b	401ac8 <tigetstr@plt+0x398>
  401d34:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d38:	add	x8, x8, #0x230
  401d3c:	b	401ac8 <tigetstr@plt+0x398>
  401d40:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  401d44:	str	w19, [sp, #100]
  401d48:	ldrsw	x19, [x20, #632]
  401d4c:	sub	w8, w23, #0x1
  401d50:	cmp	w19, w8
  401d54:	b.ne	401e28 <tigetstr@plt+0x6f8>  // b.any
  401d58:	bl	401610 <__ctype_b_loc@plt>
  401d5c:	mov	x8, x0
  401d60:	ldr	x0, [x22, x19, lsl #3]
  401d64:	ldr	x8, [x8]
  401d68:	ldrb	w9, [x0]
  401d6c:	ldrh	w8, [x8, x9, lsl #1]
  401d70:	add	w9, w19, #0x1
  401d74:	str	w9, [x20, #632]
  401d78:	tbnz	w8, #11, 401e34 <tigetstr@plt+0x704>
  401d7c:	bl	401510 <getpwnam@plt>
  401d80:	cbnz	x0, 401e2c <tigetstr@plt+0x6fc>
  401d84:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d88:	ldr	x19, [x8, #616]
  401d8c:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  401d90:	add	x1, x1, #0x2ef
  401d94:	mov	w2, #0x5                   	// #5
  401d98:	bl	401680 <dcgettext@plt>
  401d9c:	ldrsw	x8, [x20, #632]
  401da0:	add	x8, x22, x8, lsl #3
  401da4:	ldur	x2, [x8, #-8]
  401da8:	b	40281c <tigetstr@plt+0x10ec>
  401dac:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  401db0:	ldr	x19, [x20, #616]
  401db4:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  401db8:	add	x1, x1, #0x58
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	mov	x0, xzr
  401dc4:	bl	401680 <dcgettext@plt>
  401dc8:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  401dcc:	mov	x1, x0
  401dd0:	add	x2, x2, #0x6c
  401dd4:	mov	x0, x19
  401dd8:	bl	4016f0 <fprintf@plt>
  401ddc:	ldr	x19, [x20, #616]
  401de0:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  401de4:	add	x1, x1, #0x71
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	mov	x0, xzr
  401df0:	bl	401680 <dcgettext@plt>
  401df4:	mov	x1, x0
  401df8:	mov	x0, x19
  401dfc:	bl	4016f0 <fprintf@plt>
  401e00:	ldr	x19, [x20, #616]
  401e04:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  401e08:	add	x1, x1, #0xae
  401e0c:	mov	w2, #0x5                   	// #5
  401e10:	mov	x0, xzr
  401e14:	bl	401680 <dcgettext@plt>
  401e18:	mov	x1, x0
  401e1c:	mov	x0, x19
  401e20:	bl	4016f0 <fprintf@plt>
  401e24:	b	402280 <tigetstr@plt+0xb50>
  401e28:	mov	x0, xzr
  401e2c:	mov	w27, #0x1                   	// #1
  401e30:	b	401e54 <tigetstr@plt+0x724>
  401e34:	add	x1, sp, #0x70
  401e38:	mov	w2, #0xa                   	// #10
  401e3c:	bl	401620 <strtol@plt>
  401e40:	ldr	x8, [sp, #112]
  401e44:	ldrb	w8, [x8]
  401e48:	cbnz	w8, 40289c <tigetstr@plt+0x116c>
  401e4c:	mov	x27, x0
  401e50:	mov	x0, xzr
  401e54:	ldr	w8, [x20, #632]
  401e58:	cmp	w8, w23
  401e5c:	b.ne	40289c <tigetstr@plt+0x116c>  // b.any
  401e60:	ldrb	w8, [x28, #684]
  401e64:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  401e68:	ldrsw	x9, [x26, #448]
  401e6c:	ldrb	w10, [x10, #676]
  401e70:	mov	w11, #0x2001                	// #8193
  401e74:	cmp	w8, #0x0
  401e78:	csinc	x20, x11, x9, ne  // ne = any
  401e7c:	cmp	w10, #0x1
  401e80:	str	x0, [sp, #72]
  401e84:	b.ne	401ea4 <tigetstr@plt+0x774>  // b.any
  401e88:	mov	x0, x20
  401e8c:	bl	4014d0 <malloc@plt>
  401e90:	mov	x19, x0
  401e94:	cbnz	x0, 401ea8 <tigetstr@plt+0x778>
  401e98:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401e9c:	add	x0, x0, #0x8fa
  401ea0:	b	4028b8 <tigetstr@plt+0x1188>
  401ea4:	mov	x19, xzr
  401ea8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401eac:	add	x0, x0, #0x901
  401eb0:	bl	401470 <opendir@plt>
  401eb4:	cbz	x0, 4028b0 <tigetstr@plt+0x1180>
  401eb8:	mov	x25, x0
  401ebc:	str	x19, [sp, #80]
  401ec0:	bl	401530 <readdir@plt>
  401ec4:	cbz	x0, 401ee0 <tigetstr@plt+0x7b0>
  401ec8:	str	x20, [sp, #32]
  401ecc:	adrp	x20, 405000 <tigetstr@plt+0x38d0>
  401ed0:	mov	w22, #0x1                   	// #1
  401ed4:	add	x20, x20, #0x901
  401ed8:	str	x27, [sp, #64]
  401edc:	b	402378 <tigetstr@plt+0xc48>
  401ee0:	mov	w22, #0x1                   	// #1
  401ee4:	mov	x0, x25
  401ee8:	bl	401560 <closedir@plt>
  401eec:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  401ef0:	ldr	x19, [x23, #728]
  401ef4:	cbz	x19, 401f10 <tigetstr@plt+0x7e0>
  401ef8:	mov	x21, x19
  401efc:	ldr	w8, [x21, #84]
  401f00:	cmp	w8, #0x1
  401f04:	b.eq	401f2c <tigetstr@plt+0x7fc>  // b.none
  401f08:	ldr	x21, [x21, #184]
  401f0c:	cbnz	x21, 401efc <tigetstr@plt+0x7cc>
  401f10:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401f14:	add	x0, x0, #0x988
  401f18:	mov	w1, #0x1                   	// #1
  401f1c:	mov	w2, wzr
  401f20:	bl	4047c8 <tigetstr@plt+0x3098>
  401f24:	ldr	x19, [x23, #728]
  401f28:	mov	x21, x0
  401f2c:	cbnz	x19, 401f7c <tigetstr@plt+0x84c>
  401f30:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401f34:	ldrb	w8, [x8, #676]
  401f38:	cmp	w8, #0x1
  401f3c:	b.ne	401f48 <tigetstr@plt+0x818>  // b.any
  401f40:	ldr	x0, [sp, #80]
  401f44:	bl	401630 <free@plt>
  401f48:	cbnz	w22, 4028c4 <tigetstr@plt+0x1194>
  401f4c:	ldr	x19, [x23, #728]
  401f50:	cbz	x19, 401fe8 <tigetstr@plt+0x8b8>
  401f54:	ldr	x10, [sp, #104]
  401f58:	mov	x8, x19
  401f5c:	ldr	w9, [x8, #84]
  401f60:	cmp	w9, w10
  401f64:	b.eq	401fa4 <tigetstr@plt+0x874>  // b.none
  401f68:	ldr	x8, [x8, #184]
  401f6c:	cbnz	x8, 401f5c <tigetstr@plt+0x82c>
  401f70:	b	401fb8 <tigetstr@plt+0x888>
  401f74:	ldr	x19, [x19, #184]
  401f78:	cbz	x19, 401f30 <tigetstr@plt+0x800>
  401f7c:	ldr	w8, [x19, #84]
  401f80:	cmp	w8, #0x2
  401f84:	b.cc	401f74 <tigetstr@plt+0x844>  // b.lo, b.ul, b.last
  401f88:	ldr	x8, [x19, #176]
  401f8c:	cbnz	x8, 401f74 <tigetstr@plt+0x844>
  401f90:	mov	x0, x21
  401f94:	mov	x1, x19
  401f98:	bl	404a2c <tigetstr@plt+0x32fc>
  401f9c:	str	x21, [x19, #176]
  401fa0:	b	401f74 <tigetstr@plt+0x844>
  401fa4:	ldrb	w9, [x8, #160]
  401fa8:	orr	w9, w9, #0x1
  401fac:	strb	w9, [x8, #160]
  401fb0:	ldr	x8, [x8, #176]
  401fb4:	cbnz	x8, 401fa4 <tigetstr@plt+0x874>
  401fb8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401fbc:	ldrb	w9, [x8, #700]
  401fc0:	cmp	w9, #0x0
  401fc4:	csinc	w8, w27, wzr, eq  // eq = none
  401fc8:	cbz	x19, 402008 <tigetstr@plt+0x8d8>
  401fcc:	cbz	w9, 402008 <tigetstr@plt+0x8d8>
  401fd0:	ldr	w8, [x19, #84]
  401fd4:	cmp	w8, w27
  401fd8:	b.eq	401ffc <tigetstr@plt+0x8cc>  // b.none
  401fdc:	ldr	x19, [x19, #184]
  401fe0:	cbnz	x19, 401fd0 <tigetstr@plt+0x8a0>
  401fe4:	b	402004 <tigetstr@plt+0x8d4>
  401fe8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401fec:	ldrb	w8, [x8, #700]
  401ff0:	cmp	w8, #0x0
  401ff4:	csinc	w8, w27, wzr, eq  // eq = none
  401ff8:	b	402008 <tigetstr@plt+0x8d8>
  401ffc:	ldr	x8, [x19, #176]
  402000:	cbnz	x8, 40207c <tigetstr@plt+0x94c>
  402004:	mov	w8, #0x1                   	// #1
  402008:	ldr	w1, [sp, #100]
  40200c:	cmp	w1, #0x7
  402010:	b.ne	40209c <tigetstr@plt+0x96c>  // b.any
  402014:	ldr	x0, [x23, #728]
  402018:	ldr	x9, [sp, #72]
  40201c:	cbz	x9, 4021f4 <tigetstr@plt+0xac4>
  402020:	cbz	x0, 402038 <tigetstr@plt+0x908>
  402024:	ldr	w8, [x0, #84]
  402028:	cmp	w8, #0x1
  40202c:	b.eq	402038 <tigetstr@plt+0x908>  // b.none
  402030:	ldr	x0, [x0, #184]
  402034:	cbnz	x0, 402024 <tigetstr@plt+0x8f4>
  402038:	ldr	w1, [x9, #16]
  40203c:	bl	404494 <tigetstr@plt+0x2d64>
  402040:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402044:	ldrb	w8, [x8, #720]
  402048:	tbnz	w8, #0, 402228 <tigetstr@plt+0xaf8>
  40204c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402050:	ldr	x19, [x8, #616]
  402054:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402058:	add	x1, x1, #0x306
  40205c:	b	402878 <tigetstr@plt+0x1148>
  402060:	mov	x0, x20
  402064:	mov	x1, x19
  402068:	str	xzr, [x20, #168]
  40206c:	bl	404a2c <tigetstr@plt+0x32fc>
  402070:	ldr	x8, [x20, #176]
  402074:	mov	x19, x20
  402078:	cbz	x8, 402004 <tigetstr@plt+0x8d4>
  40207c:	ldr	x0, [x8, #168]
  402080:	mov	x20, x8
  402084:	cbz	x0, 402060 <tigetstr@plt+0x930>
  402088:	ldr	x21, [x0, #8]
  40208c:	bl	401630 <free@plt>
  402090:	mov	x0, x21
  402094:	cbnz	x21, 402088 <tigetstr@plt+0x958>
  402098:	b	402060 <tigetstr@plt+0x930>
  40209c:	add	x2, sp, #0x78
  4020a0:	mov	x0, xzr
  4020a4:	bl	40295c <tigetstr@plt+0x122c>
  4020a8:	ldr	x22, [sp, #120]
  4020ac:	cbz	x22, 4021ec <tigetstr@plt+0xabc>
  4020b0:	add	x8, sp, #0x2, lsl #12
  4020b4:	add	x8, x8, #0x778
  4020b8:	adrp	x20, 405000 <tigetstr@plt+0x38d0>
  4020bc:	add	x20, x20, #0x98a
  4020c0:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  4020c4:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  4020c8:	orr	x24, x8, #0x1
  4020cc:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  4020d0:	mov	x19, x22
  4020d4:	b	4020e0 <tigetstr@plt+0x9b0>
  4020d8:	ldr	x19, [x19, #16]
  4020dc:	cbz	x19, 4021ec <tigetstr@plt+0xabc>
  4020e0:	ldr	x3, [x19]
  4020e4:	add	x0, sp, #0x2, lsl #12
  4020e8:	add	x0, x0, #0x778
  4020ec:	mov	w1, #0xe                   	// #14
  4020f0:	mov	x2, x20
  4020f4:	bl	401480 <snprintf@plt>
  4020f8:	add	x8, sp, #0x1, lsl #12
  4020fc:	add	x8, x8, #0x779
  402100:	ldrb	w8, [x8, #4095]
  402104:	cbz	w8, 4021b8 <tigetstr@plt+0xa88>
  402108:	mov	x25, x24
  40210c:	b	402124 <tigetstr@plt+0x9f4>
  402110:	and	w0, w8, #0xff
  402114:	ldr	x1, [x27, #640]
  402118:	bl	401460 <putc@plt>
  40211c:	ldrb	w8, [x25], #1
  402120:	cbz	w8, 4021b8 <tigetstr@plt+0xa88>
  402124:	ldr	w9, [x21, #736]
  402128:	cbnz	w9, 402184 <tigetstr@plt+0xa54>
  40212c:	tbnz	w8, #7, 402138 <tigetstr@plt+0xa08>
  402130:	mov	w9, #0x1                   	// #1
  402134:	b	402174 <tigetstr@plt+0xa44>
  402138:	and	w9, w8, #0xff
  40213c:	and	w10, w9, #0xe0
  402140:	cmp	w10, #0xc0
  402144:	b.ne	402150 <tigetstr@plt+0xa20>  // b.any
  402148:	mov	w9, #0x2                   	// #2
  40214c:	b	402174 <tigetstr@plt+0xa44>
  402150:	and	w10, w9, #0xf0
  402154:	cmp	w10, #0xe0
  402158:	b.ne	402164 <tigetstr@plt+0xa34>  // b.any
  40215c:	mov	w9, #0x3                   	// #3
  402160:	b	402174 <tigetstr@plt+0xa44>
  402164:	and	w9, w9, #0xf8
  402168:	cmp	w9, #0xf0
  40216c:	mov	w9, #0x4                   	// #4
  402170:	csinc	w9, w9, wzr, eq  // eq = none
  402174:	ldr	w10, [x23, #608]
  402178:	str	w9, [x21, #736]
  40217c:	add	w10, w10, #0x1
  402180:	str	w10, [x23, #608]
  402184:	ldrb	w10, [x28, #684]
  402188:	sub	w9, w9, #0x1
  40218c:	str	w9, [x21, #736]
  402190:	tbnz	w10, #0, 402110 <tigetstr@plt+0x9e0>
  402194:	ldr	w9, [x23, #608]
  402198:	ldr	w10, [x26, #448]
  40219c:	cmp	w9, w10
  4021a0:	b.le	402110 <tigetstr@plt+0x9e0>
  4021a4:	add	w8, w10, #0x1
  4021a8:	cmp	w9, w8
  4021ac:	b.ne	40211c <tigetstr@plt+0x9ec>  // b.any
  4021b0:	mov	w0, #0x2b                  	// #43
  4021b4:	b	402114 <tigetstr@plt+0x9e4>
  4021b8:	ldr	x25, [x19, #8]
  4021bc:	cbz	x25, 4020d8 <tigetstr@plt+0x9a8>
  4021c0:	ldr	x0, [x25]
  4021c4:	mov	w2, #0x1                   	// #1
  4021c8:	mov	w3, #0x1                   	// #1
  4021cc:	mov	w4, #0x1                   	// #1
  4021d0:	mov	w1, wzr
  4021d4:	mov	w5, wzr
  4021d8:	mov	w6, wzr
  4021dc:	bl	402adc <tigetstr@plt+0x13ac>
  4021e0:	ldr	x25, [x25, #8]
  4021e4:	cbnz	x25, 4021c0 <tigetstr@plt+0xa90>
  4021e8:	b	4020d8 <tigetstr@plt+0x9a8>
  4021ec:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  4021f0:	b	40222c <tigetstr@plt+0xafc>
  4021f4:	cbz	x0, 40220c <tigetstr@plt+0xadc>
  4021f8:	ldr	w9, [x0, #84]
  4021fc:	cmp	w9, w8
  402200:	b.eq	40220c <tigetstr@plt+0xadc>  // b.none
  402204:	ldr	x0, [x0, #184]
  402208:	cbnz	x0, 4021f8 <tigetstr@plt+0xac8>
  40220c:	mov	w2, #0x1                   	// #1
  402210:	mov	w3, #0x1                   	// #1
  402214:	mov	w4, #0x1                   	// #1
  402218:	mov	w1, wzr
  40221c:	mov	w5, wzr
  402220:	mov	w6, wzr
  402224:	bl	402adc <tigetstr@plt+0x13ac>
  402228:	mov	x22, xzr
  40222c:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402230:	ldr	x0, [x19, #744]
  402234:	cbz	x0, 402240 <tigetstr@plt+0xb10>
  402238:	bl	401630 <free@plt>
  40223c:	str	xzr, [x19, #744]
  402240:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402244:	ldr	x0, [x19, #752]
  402248:	cbz	x0, 402254 <tigetstr@plt+0xb24>
  40224c:	bl	401630 <free@plt>
  402250:	str	xzr, [x19, #752]
  402254:	ldr	x20, [x23, #728]
  402258:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40225c:	str	wzr, [x8, #760]
  402260:	cbnz	x20, 4022cc <tigetstr@plt+0xb9c>
  402264:	str	xzr, [x23, #728]
  402268:	cbnz	x22, 402314 <tigetstr@plt+0xbe4>
  40226c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402270:	ldrb	w8, [x8, #672]
  402274:	str	xzr, [sp, #120]
  402278:	cmp	w8, #0x1
  40227c:	b.eq	402830 <tigetstr@plt+0x1100>  // b.none
  402280:	mov	w0, wzr
  402284:	adrp	x9, 415000 <tigetstr@plt+0x138d0>
  402288:	ldur	x8, [x29, #-16]
  40228c:	ldr	x9, [x9, #3536]
  402290:	cmp	x9, x8
  402294:	b.ne	402898 <tigetstr@plt+0x1168>  // b.any
  402298:	add	sp, sp, #0x4, lsl #12
  40229c:	add	sp, sp, #0x790
  4022a0:	ldp	x20, x19, [sp, #80]
  4022a4:	ldp	x22, x21, [sp, #64]
  4022a8:	ldp	x24, x23, [sp, #48]
  4022ac:	ldp	x26, x25, [sp, #32]
  4022b0:	ldp	x28, x27, [sp, #16]
  4022b4:	ldp	x29, x30, [sp], #96
  4022b8:	ret
  4022bc:	mov	x0, x20
  4022c0:	bl	401630 <free@plt>
  4022c4:	mov	x20, x19
  4022c8:	cbz	x19, 402264 <tigetstr@plt+0xb34>
  4022cc:	ldr	x0, [x20, #168]
  4022d0:	ldr	x19, [x20, #184]
  4022d4:	cbz	x0, 4022e8 <tigetstr@plt+0xbb8>
  4022d8:	ldr	x21, [x0, #8]
  4022dc:	bl	401630 <free@plt>
  4022e0:	mov	x0, x21
  4022e4:	cbnz	x21, 4022d8 <tigetstr@plt+0xba8>
  4022e8:	ldr	x8, [x20, #72]
  4022ec:	cbz	x8, 4022bc <tigetstr@plt+0xb8c>
  4022f0:	ldr	x0, [x8]
  4022f4:	bl	401630 <free@plt>
  4022f8:	ldr	x0, [x20, #72]
  4022fc:	bl	401630 <free@plt>
  402300:	b	4022bc <tigetstr@plt+0xb8c>
  402304:	mov	x0, x22
  402308:	bl	401630 <free@plt>
  40230c:	mov	x22, x19
  402310:	cbz	x19, 40226c <tigetstr@plt+0xb3c>
  402314:	ldp	x0, x19, [x22, #8]
  402318:	cbz	x0, 402304 <tigetstr@plt+0xbd4>
  40231c:	ldr	x20, [x0, #8]
  402320:	bl	401630 <free@plt>
  402324:	mov	x0, x20
  402328:	cbnz	x20, 40231c <tigetstr@plt+0xbec>
  40232c:	b	402304 <tigetstr@plt+0xbd4>
  402330:	ldp	w3, w2, [sp, #128]
  402334:	ldr	w4, [sp, #10000]
  402338:	mov	x0, x20
  40233c:	mov	w1, w21
  402340:	mov	x5, xzr
  402344:	mov	w6, wzr
  402348:	mov	w7, wzr
  40234c:	bl	404534 <tigetstr@plt+0x2e04>
  402350:	mov	x0, x23
  402354:	bl	401490 <fclose@plt>
  402358:	mov	w22, wzr
  40235c:	mov	x0, x24
  402360:	bl	401630 <free@plt>
  402364:	adrp	x20, 405000 <tigetstr@plt+0x38d0>
  402368:	add	x20, x20, #0x901
  40236c:	mov	x0, x25
  402370:	bl	401530 <readdir@plt>
  402374:	cbz	x0, 401ee4 <tigetstr@plt+0x7b4>
  402378:	add	x19, x0, #0x13
  40237c:	add	x1, sp, #0x88
  402380:	mov	w2, #0xa                   	// #10
  402384:	mov	x0, x19
  402388:	bl	401620 <strtol@plt>
  40238c:	ldr	x8, [sp, #136]
  402390:	cmp	x8, x19
  402394:	b.eq	40236c <tigetstr@plt+0xc3c>  // b.none
  402398:	ldrb	w8, [x8]
  40239c:	cbnz	w8, 40236c <tigetstr@plt+0xc3c>
  4023a0:	mov	x21, x0
  4023a4:	mov	x0, x19
  4023a8:	bl	4013f0 <strlen@plt>
  4023ac:	add	x0, x0, #0xf
  4023b0:	bl	4014d0 <malloc@plt>
  4023b4:	cbz	x0, 4028a0 <tigetstr@plt+0x1170>
  4023b8:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4023bc:	add	x1, x1, #0x907
  4023c0:	mov	x2, x20
  4023c4:	mov	w3, w21
  4023c8:	mov	x24, x0
  4023cc:	bl	401450 <sprintf@plt>
  4023d0:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4023d4:	mov	x0, x24
  4023d8:	add	x1, x1, #0x348
  4023dc:	bl	4014c0 <fopen@plt>
  4023e0:	cbz	x0, 40235c <tigetstr@plt+0xc2c>
  4023e4:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4023e8:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  4023ec:	mov	x23, x0
  4023f0:	mov	x0, x24
  4023f4:	add	x1, x1, #0x912
  4023f8:	add	x2, x2, #0x901
  4023fc:	mov	w3, w21
  402400:	bl	401450 <sprintf@plt>
  402404:	add	x2, sp, #0x2, lsl #12
  402408:	add	x2, x2, #0x6f8
  40240c:	mov	w0, wzr
  402410:	mov	x1, x24
  402414:	bl	4016e0 <__xstat@plt>
  402418:	tbnz	w0, #31, 4028a8 <tigetstr@plt+0x1178>
  40241c:	add	x0, sp, #0x6f0
  402420:	mov	w1, #0x1                   	// #1
  402424:	mov	w2, #0x2000                	// #8192
  402428:	mov	x3, x23
  40242c:	bl	4015c0 <fread_unlocked@plt>
  402430:	mov	x19, x0
  402434:	mov	x0, x23
  402438:	bl	401720 <ferror@plt>
  40243c:	cbnz	w0, 402350 <tigetstr@plt+0xc20>
  402440:	add	x8, sp, #0x6f0
  402444:	add	x0, sp, #0x6f0
  402448:	mov	w1, #0x28                  	// #40
  40244c:	strb	wzr, [x8, w19, sxtw]
  402450:	bl	401640 <strchr@plt>
  402454:	cbz	x0, 402350 <tigetstr@plt+0xc20>
  402458:	mov	w1, #0x29                  	// #41
  40245c:	mov	x19, x0
  402460:	bl	401590 <strrchr@plt>
  402464:	cbz	x0, 402350 <tigetstr@plt+0xc20>
  402468:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  40246c:	strb	wzr, [x0], #2
  402470:	add	x2, sp, #0x84
  402474:	add	x3, sp, #0x80
  402478:	add	x1, x1, #0x918
  40247c:	bl	401690 <__isoc99_sscanf@plt>
  402480:	cmp	w0, #0x2
  402484:	b.ne	402350 <tigetstr@plt+0xc20>  // b.any
  402488:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40248c:	ldrb	w8, [x8, #712]
  402490:	adrp	x22, 405000 <tigetstr@plt+0x38d0>
  402494:	add	x20, x19, #0x1
  402498:	add	x22, x22, #0x95c
  40249c:	tbnz	w8, #0, 402708 <tigetstr@plt+0xfd8>
  4024a0:	mov	x0, x24
  4024a4:	bl	4013f0 <strlen@plt>
  4024a8:	add	x0, x0, #0xa
  4024ac:	bl	4014d0 <malloc@plt>
  4024b0:	cbz	x0, 4028a0 <tigetstr@plt+0x1170>
  4024b4:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4024b8:	add	x1, x1, #0x922
  4024bc:	mov	x2, x24
  4024c0:	mov	x19, x0
  4024c4:	bl	401450 <sprintf@plt>
  4024c8:	mov	x0, x19
  4024cc:	str	x19, [sp, #16]
  4024d0:	bl	401470 <opendir@plt>
  4024d4:	cbz	x0, 402700 <tigetstr@plt+0xfd0>
  4024d8:	mov	x19, x0
  4024dc:	bl	401530 <readdir@plt>
  4024e0:	cbz	x0, 4026f8 <tigetstr@plt+0xfc8>
  4024e4:	stp	x19, x20, [sp, #40]
  4024e8:	b	402528 <tigetstr@plt+0xdf8>
  4024ec:	mov	w7, #0x1                   	// #1
  4024f0:	mov	x0, x19
  4024f4:	ldr	x1, [sp, #88]
  4024f8:	mov	w2, w21
  4024fc:	mov	w4, w27
  402500:	mov	x5, xzr
  402504:	mov	w6, wzr
  402508:	bl	404534 <tigetstr@plt+0x2e04>
  40250c:	mov	x0, x19
  402510:	bl	401630 <free@plt>
  402514:	ldr	x27, [sp, #64]
  402518:	ldr	x19, [sp, #40]
  40251c:	mov	x0, x19
  402520:	bl	401530 <readdir@plt>
  402524:	cbz	x0, 4026f8 <tigetstr@plt+0xfc8>
  402528:	add	x0, x0, #0x13
  40252c:	mov	w2, #0xa                   	// #10
  402530:	mov	x1, xzr
  402534:	bl	401620 <strtol@plt>
  402538:	cbz	w0, 40251c <tigetstr@plt+0xdec>
  40253c:	cmp	w0, w21
  402540:	b.eq	40251c <tigetstr@plt+0xdec>  // b.none
  402544:	str	x0, [sp, #88]
  402548:	mov	w0, #0x43                  	// #67
  40254c:	bl	4014d0 <malloc@plt>
  402550:	cbz	x0, 4028a0 <tigetstr@plt+0x1170>
  402554:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402558:	ldrb	w8, [x8, #708]
  40255c:	mov	x19, x0
  402560:	tbz	w8, #0, 40267c <tigetstr@plt+0xf4c>
  402564:	str	x19, [sp, #24]
  402568:	ldr	x19, [sp, #88]
  40256c:	mov	x2, x22
  402570:	mov	x20, x22
  402574:	adrp	x22, 405000 <tigetstr@plt+0x38d0>
  402578:	add	x22, x22, #0x901
  40257c:	mov	x0, xzr
  402580:	mov	x1, xzr
  402584:	mov	x3, x22
  402588:	mov	w4, w21
  40258c:	mov	w5, w19
  402590:	bl	401480 <snprintf@plt>
  402594:	sxtw	x8, w0
  402598:	add	x27, x8, #0x1
  40259c:	mov	x0, x27
  4025a0:	bl	4014d0 <malloc@plt>
  4025a4:	cbz	x0, 4028a0 <tigetstr@plt+0x1170>
  4025a8:	mov	x1, x27
  4025ac:	mov	x2, x20
  4025b0:	mov	x3, x22
  4025b4:	mov	w4, w21
  4025b8:	mov	w5, w19
  4025bc:	str	x0, [sp, #56]
  4025c0:	bl	401480 <snprintf@plt>
  4025c4:	tbnz	w0, #31, 4026e8 <tigetstr@plt+0xfb8>
  4025c8:	sxtw	x8, w0
  4025cc:	cmp	x27, x8
  4025d0:	b.ls	4026e8 <tigetstr@plt+0xfb8>  // b.plast
  4025d4:	ldr	x0, [sp, #56]
  4025d8:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4025dc:	add	x1, x1, #0x348
  4025e0:	bl	4014c0 <fopen@plt>
  4025e4:	ldr	x20, [sp, #48]
  4025e8:	ldr	x19, [sp, #24]
  4025ec:	adrp	x22, 405000 <tigetstr@plt+0x38d0>
  4025f0:	add	x22, x22, #0x95c
  4025f4:	cbz	x0, 402674 <tigetstr@plt+0xf44>
  4025f8:	mov	x27, x0
  4025fc:	add	x0, sp, #0x2, lsl #12
  402600:	add	x0, x0, #0x778
  402604:	mov	w1, #0x2000                	// #8192
  402608:	mov	x2, x27
  40260c:	bl	401440 <fgets_unlocked@plt>
  402610:	cbz	x0, 40266c <tigetstr@plt+0xf3c>
  402614:	add	x0, sp, #0x2, lsl #12
  402618:	add	x0, x0, #0x778
  40261c:	mov	w1, #0x28                  	// #40
  402620:	bl	401640 <strchr@plt>
  402624:	cbz	x0, 40266c <tigetstr@plt+0xf3c>
  402628:	mov	w1, #0x29                  	// #41
  40262c:	str	x0, [sp, #8]
  402630:	bl	401590 <strrchr@plt>
  402634:	ldr	x8, [sp, #8]
  402638:	cbz	x0, 40266c <tigetstr@plt+0xf3c>
  40263c:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402640:	add	x3, x8, #0x1
  402644:	strb	wzr, [x0]
  402648:	mov	w2, #0x40                  	// #64
  40264c:	mov	x0, x19
  402650:	add	x1, x1, #0x955
  402654:	bl	401450 <sprintf@plt>
  402658:	mov	x0, x27
  40265c:	bl	401490 <fclose@plt>
  402660:	ldr	x0, [sp, #56]
  402664:	bl	401630 <free@plt>
  402668:	b	402694 <tigetstr@plt+0xf64>
  40266c:	mov	x0, x27
  402670:	bl	401490 <fclose@plt>
  402674:	ldr	x0, [sp, #56]
  402678:	bl	401630 <free@plt>
  40267c:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402680:	mov	w2, #0x40                  	// #64
  402684:	mov	x0, x19
  402688:	add	x1, x1, #0x955
  40268c:	mov	x3, x20
  402690:	bl	401450 <sprintf@plt>
  402694:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402698:	ldrb	w8, [x8, #676]
  40269c:	ldr	w3, [sp, #128]
  4026a0:	ldr	w27, [sp, #10000]
  4026a4:	cmp	w8, #0x1
  4026a8:	b.ne	4024ec <tigetstr@plt+0xdbc>  // b.any
  4026ac:	mov	x0, x19
  4026b0:	mov	x20, x22
  4026b4:	mov	w22, w3
  4026b8:	bl	4013f0 <strlen@plt>
  4026bc:	mov	w3, w22
  4026c0:	mov	x22, x20
  4026c4:	ldr	x20, [sp, #48]
  4026c8:	ldr	x1, [sp, #88]
  4026cc:	add	w6, w0, #0x1
  4026d0:	mov	w7, #0x1                   	// #1
  4026d4:	mov	x0, x19
  4026d8:	mov	w2, w21
  4026dc:	mov	w4, w27
  4026e0:	mov	x5, x19
  4026e4:	b	402508 <tigetstr@plt+0xdd8>
  4026e8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  4026ec:	add	x0, x0, #0x96f
  4026f0:	bl	401420 <perror@plt>
  4026f4:	b	4025d4 <tigetstr@plt+0xea4>
  4026f8:	mov	x0, x19
  4026fc:	bl	401560 <closedir@plt>
  402700:	ldr	x0, [sp, #16]
  402704:	bl	401630 <free@plt>
  402708:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40270c:	ldrb	w8, [x8, #676]
  402710:	tbz	w8, #0, 402330 <tigetstr@plt+0xc00>
  402714:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402718:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  40271c:	mov	x0, x24
  402720:	add	x1, x1, #0x92a
  402724:	add	x2, x2, #0x901
  402728:	mov	w3, w21
  40272c:	bl	401450 <sprintf@plt>
  402730:	mov	x0, x24
  402734:	mov	w1, wzr
  402738:	bl	4014e0 <open@plt>
  40273c:	tbnz	w0, #31, 402784 <tigetstr@plt+0x1054>
  402740:	ldr	x22, [sp, #32]
  402744:	ldr	x1, [sp, #80]
  402748:	mov	w19, w0
  40274c:	mov	x2, x22
  402750:	bl	401650 <read@plt>
  402754:	mov	x27, x0
  402758:	mov	w0, w19
  40275c:	bl	401580 <close@plt>
  402760:	tbnz	w27, #31, 40279c <tigetstr@plt+0x106c>
  402764:	cmp	w27, w22
  402768:	cset	w8, ge  // ge = tcont
  40276c:	subs	w8, w27, w8
  402770:	b.eq	4027b8 <tigetstr@plt+0x1088>  // b.none
  402774:	ldr	x5, [sp, #80]
  402778:	add	w6, w8, #0x1
  40277c:	strb	wzr, [x5, w8, sxtw]
  402780:	b	4027c0 <tigetstr@plt+0x1090>
  402784:	mov	x0, x23
  402788:	bl	401490 <fclose@plt>
  40278c:	mov	x0, x24
  402790:	bl	401630 <free@plt>
  402794:	mov	w22, wzr
  402798:	b	402364 <tigetstr@plt+0xc34>
  40279c:	mov	x0, x23
  4027a0:	bl	401490 <fclose@plt>
  4027a4:	mov	x0, x24
  4027a8:	bl	401630 <free@plt>
  4027ac:	ldr	x27, [sp, #64]
  4027b0:	mov	w22, wzr
  4027b4:	b	402364 <tigetstr@plt+0xc34>
  4027b8:	ldr	x5, [sp, #80]
  4027bc:	mov	w6, wzr
  4027c0:	ldp	w3, w2, [sp, #128]
  4027c4:	ldr	w4, [sp, #10000]
  4027c8:	mov	x0, x20
  4027cc:	mov	w1, w21
  4027d0:	mov	w7, wzr
  4027d4:	bl	404534 <tigetstr@plt+0x2e04>
  4027d8:	ldr	x27, [sp, #64]
  4027dc:	b	402350 <tigetstr@plt+0xc20>
  4027e0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x19, [x8, #616]
  4027e8:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4027ec:	add	x1, x1, #0x291
  4027f0:	mov	w2, #0x5                   	// #5
  4027f4:	b	402880 <tigetstr@plt+0x1150>
  4027f8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4027fc:	ldr	x19, [x8, #616]
  402800:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402804:	add	x1, x1, #0x2c3
  402808:	mov	w2, #0x5                   	// #5
  40280c:	mov	x0, xzr
  402810:	bl	401680 <dcgettext@plt>
  402814:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402818:	ldr	x2, [x8, #624]
  40281c:	mov	x1, x0
  402820:	mov	x0, x19
  402824:	bl	4016f0 <fprintf@plt>
  402828:	mov	w0, #0x1                   	// #1
  40282c:	b	402284 <tigetstr@plt+0xb54>
  402830:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402834:	ldr	x19, [x8, #616]
  402838:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  40283c:	add	x1, x1, #0x31b
  402840:	mov	w2, #0x5                   	// #5
  402844:	mov	x0, xzr
  402848:	bl	401680 <dcgettext@plt>
  40284c:	mov	x1, x0
  402850:	mov	x0, x19
  402854:	bl	4016f0 <fprintf@plt>
  402858:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40285c:	ldr	x0, [x8, #648]
  402860:	bl	401550 <getc@plt>
  402864:	b	402280 <tigetstr@plt+0xb50>
  402868:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40286c:	ldr	x19, [x8, #616]
  402870:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402874:	add	x1, x1, #0x2a2
  402878:	mov	w2, #0x5                   	// #5
  40287c:	mov	x0, xzr
  402880:	bl	401680 <dcgettext@plt>
  402884:	mov	x1, x0
  402888:	mov	x0, x19
  40288c:	bl	4016f0 <fprintf@plt>
  402890:	mov	w0, #0x1                   	// #1
  402894:	b	402284 <tigetstr@plt+0xb54>
  402898:	bl	401570 <__stack_chk_fail@plt>
  40289c:	bl	4028fc <tigetstr@plt+0x11cc>
  4028a0:	mov	w0, #0x2                   	// #2
  4028a4:	bl	401400 <exit@plt>
  4028a8:	mov	x0, x24
  4028ac:	b	4028b8 <tigetstr@plt+0x1188>
  4028b0:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  4028b4:	add	x0, x0, #0x901
  4028b8:	bl	401420 <perror@plt>
  4028bc:	mov	w0, #0x1                   	// #1
  4028c0:	bl	401400 <exit@plt>
  4028c4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4028c8:	ldr	x19, [x8, #616]
  4028cc:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4028d0:	add	x1, x1, #0x938
  4028d4:	mov	w2, #0x5                   	// #5
  4028d8:	mov	x0, xzr
  4028dc:	bl	401680 <dcgettext@plt>
  4028e0:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  4028e4:	mov	x1, x0
  4028e8:	add	x2, x2, #0x901
  4028ec:	mov	x0, x19
  4028f0:	bl	4016f0 <fprintf@plt>
  4028f4:	mov	w0, #0x1                   	// #1
  4028f8:	bl	401400 <exit@plt>
  4028fc:	stp	x29, x30, [sp, #-32]!
  402900:	stp	x20, x19, [sp, #16]
  402904:	mov	x29, sp
  402908:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  40290c:	ldr	x19, [x20, #616]
  402910:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402914:	add	x1, x1, #0x3c5
  402918:	mov	w2, #0x5                   	// #5
  40291c:	mov	x0, xzr
  402920:	bl	401680 <dcgettext@plt>
  402924:	mov	x1, x0
  402928:	mov	x0, x19
  40292c:	bl	4016f0 <fprintf@plt>
  402930:	ldr	x19, [x20, #616]
  402934:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402938:	add	x1, x1, #0x87f
  40293c:	mov	w2, #0x5                   	// #5
  402940:	mov	x0, xzr
  402944:	bl	401680 <dcgettext@plt>
  402948:	mov	x1, x0
  40294c:	mov	x0, x19
  402950:	bl	4016f0 <fprintf@plt>
  402954:	mov	w0, #0x1                   	// #1
  402958:	bl	401400 <exit@plt>
  40295c:	stp	x29, x30, [sp, #-64]!
  402960:	stp	x24, x23, [sp, #16]
  402964:	stp	x22, x21, [sp, #32]
  402968:	stp	x20, x19, [sp, #48]
  40296c:	mov	x29, sp
  402970:	mov	x19, x2
  402974:	mov	w20, w1
  402978:	mov	x21, x0
  40297c:	cbz	x0, 4029d8 <tigetstr@plt+0x12a8>
  402980:	ldr	x8, [x21, #176]
  402984:	cbz	x8, 4029a8 <tigetstr@plt+0x1278>
  402988:	mov	w9, w20
  40298c:	lsl	x9, x9, #3
  402990:	add	x8, x8, x9
  402994:	add	x9, x21, x9
  402998:	ldr	x8, [x8, #104]
  40299c:	ldr	x9, [x9, #104]
  4029a0:	cmp	x8, x9
  4029a4:	b.eq	402a94 <tigetstr@plt+0x1364>  // b.none
  4029a8:	ldr	x22, [x19]
  4029ac:	add	x23, x21, w20, uxtw #3
  4029b0:	cbz	x22, 4029fc <tigetstr@plt+0x12cc>
  4029b4:	ldr	x8, [x23, #104]
  4029b8:	mov	x9, x22
  4029bc:	mov	x24, x9
  4029c0:	ldr	x9, [x9]
  4029c4:	cmp	x9, x8
  4029c8:	b.eq	402a2c <tigetstr@plt+0x12fc>  // b.none
  4029cc:	ldr	x9, [x24, #16]
  4029d0:	cbnz	x9, 4029bc <tigetstr@plt+0x128c>
  4029d4:	b	402a00 <tigetstr@plt+0x12d0>
  4029d8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4029dc:	ldr	x21, [x8, #728]
  4029e0:	cbz	x21, 402ab4 <tigetstr@plt+0x1384>
  4029e4:	ldr	w8, [x21, #84]
  4029e8:	cmp	w8, #0x1
  4029ec:	b.eq	402980 <tigetstr@plt+0x1250>  // b.none
  4029f0:	ldr	x21, [x21, #184]
  4029f4:	cbnz	x21, 4029e4 <tigetstr@plt+0x12b4>
  4029f8:	b	402ab4 <tigetstr@plt+0x1384>
  4029fc:	mov	x24, xzr
  402a00:	mov	w0, #0x18                  	// #24
  402a04:	bl	4014d0 <malloc@plt>
  402a08:	cbz	x0, 402ac8 <tigetstr@plt+0x1398>
  402a0c:	stp	xzr, xzr, [x0, #8]
  402a10:	ldr	x8, [x23, #104]
  402a14:	add	x9, x24, #0x10
  402a18:	cmp	x22, #0x0
  402a1c:	csel	x9, x19, x9, eq  // eq = none
  402a20:	mov	x24, x0
  402a24:	str	x8, [x0]
  402a28:	str	x0, [x9]
  402a2c:	add	x8, x24, #0x8
  402a30:	ldr	x9, [x8]
  402a34:	mov	x22, x8
  402a38:	add	x8, x9, #0x8
  402a3c:	cbnz	x9, 402a30 <tigetstr@plt+0x1300>
  402a40:	mov	w0, #0x10                  	// #16
  402a44:	bl	4014d0 <malloc@plt>
  402a48:	str	x0, [x22]
  402a4c:	cbz	x0, 402ac8 <tigetstr@plt+0x1398>
  402a50:	str	x21, [x0]
  402a54:	ldr	x8, [x22]
  402a58:	str	xzr, [x8, #8]
  402a5c:	ldr	x8, [x21, #176]
  402a60:	cbz	x8, 402a94 <tigetstr@plt+0x1364>
  402a64:	add	x8, x8, #0xa8
  402a68:	ldr	x0, [x8]
  402a6c:	cbz	x0, 402a90 <tigetstr@plt+0x1360>
  402a70:	mov	x22, x8
  402a74:	mov	x8, x0
  402a78:	ldr	x9, [x8], #8
  402a7c:	cmp	x9, x21
  402a80:	b.ne	402a68 <tigetstr@plt+0x1338>  // b.any
  402a84:	ldr	x23, [x0, #8]
  402a88:	bl	401630 <free@plt>
  402a8c:	str	x23, [x22]
  402a90:	str	xzr, [x21, #176]
  402a94:	ldr	x8, [x21, #168]
  402a98:	cbz	x8, 402ab4 <tigetstr@plt+0x1384>
  402a9c:	ldp	x0, x21, [x8]
  402aa0:	mov	w1, w20
  402aa4:	mov	x2, x19
  402aa8:	bl	40295c <tigetstr@plt+0x122c>
  402aac:	mov	x8, x21
  402ab0:	cbnz	x21, 402a9c <tigetstr@plt+0x136c>
  402ab4:	ldp	x20, x19, [sp, #48]
  402ab8:	ldp	x22, x21, [sp, #32]
  402abc:	ldp	x24, x23, [sp, #16]
  402ac0:	ldp	x29, x30, [sp], #64
  402ac4:	ret
  402ac8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  402acc:	add	x0, x0, #0x8fa
  402ad0:	bl	401420 <perror@plt>
  402ad4:	mov	w0, #0x1                   	// #1
  402ad8:	bl	401400 <exit@plt>
  402adc:	sub	sp, sp, #0xa0
  402ae0:	stp	x29, x30, [sp, #64]
  402ae4:	stp	x28, x27, [sp, #80]
  402ae8:	stp	x26, x25, [sp, #96]
  402aec:	stp	x24, x23, [sp, #112]
  402af0:	stp	x22, x21, [sp, #128]
  402af4:	stp	x20, x19, [sp, #144]
  402af8:	add	x29, sp, #0x40
  402afc:	adrp	x8, 415000 <tigetstr@plt+0x138d0>
  402b00:	ldr	x8, [x8, #3536]
  402b04:	stur	w4, [x29, #-28]
  402b08:	stur	x8, [x29, #-8]
  402b0c:	str	w6, [sp, #32]
  402b10:	tbnz	w6, #31, 404460 <tigetstr@plt+0x2d30>
  402b14:	stur	x0, [x29, #-24]
  402b18:	cbz	x0, 40432c <tigetstr@plt+0x2bfc>
  402b1c:	mov	w24, w2
  402b20:	adrp	x28, 416000 <memcpy@GLIBC_2.17>
  402b24:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  402b28:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  402b2c:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  402b30:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402b34:	str	w5, [sp]
  402b38:	str	x1, [sp, #16]
  402b3c:	cbnz	w3, 402ce4 <tigetstr@plt+0x15b4>
  402b40:	ldr	x8, [sp, #16]
  402b44:	subs	w19, w8, #0x1
  402b48:	b.lt	402ce4 <tigetstr@plt+0x15b4>  // b.tstop
  402b4c:	ldr	x8, [sp, #16]
  402b50:	mov	x21, xzr
  402b54:	mov	w22, w8
  402b58:	b	402b68 <tigetstr@plt+0x1438>
  402b5c:	add	x21, x21, #0x1
  402b60:	cmp	x21, x22
  402b64:	b.eq	402ce4 <tigetstr@plt+0x15b4>  // b.none
  402b68:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402b6c:	ldr	x8, [x8, #744]
  402b70:	ldr	w8, [x8, x21, lsl #2]
  402b74:	adds	w23, w8, #0x1
  402b78:	b.cc	402bb0 <tigetstr@plt+0x1480>  // b.lo, b.ul, b.last
  402b7c:	cmp	x21, x19
  402b80:	b.ne	402c00 <tigetstr@plt+0x14d0>  // b.any
  402b84:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402b88:	ldr	x8, [x8, #504]
  402b8c:	ldur	w9, [x29, #-28]
  402b90:	cbz	w9, 402c24 <tigetstr@plt+0x14f4>
  402b94:	add	x8, x8, #0x18
  402b98:	b	402c28 <tigetstr@plt+0x14f8>
  402b9c:	mov	w0, #0x20                  	// #32
  402ba0:	ldr	x1, [x26, #640]
  402ba4:	bl	401460 <putc@plt>
  402ba8:	subs	w23, w23, #0x1
  402bac:	b.eq	402b7c <tigetstr@plt+0x144c>  // b.none
  402bb0:	ldr	w8, [x28, #736]
  402bb4:	cbnz	w8, 402bcc <tigetstr@plt+0x149c>
  402bb8:	ldr	w9, [x25, #608]
  402bbc:	mov	w8, #0x1                   	// #1
  402bc0:	str	w8, [x28, #736]
  402bc4:	add	w9, w9, #0x1
  402bc8:	str	w9, [x25, #608]
  402bcc:	ldrb	w9, [x20, #684]
  402bd0:	sub	w8, w8, #0x1
  402bd4:	str	w8, [x28, #736]
  402bd8:	tbnz	w9, #0, 402b9c <tigetstr@plt+0x146c>
  402bdc:	ldr	w8, [x25, #608]
  402be0:	ldr	w9, [x27, #448]
  402be4:	cmp	w8, w9
  402be8:	b.le	402b9c <tigetstr@plt+0x146c>
  402bec:	add	w9, w9, #0x1
  402bf0:	cmp	w8, w9
  402bf4:	b.ne	402ba8 <tigetstr@plt+0x1478>  // b.any
  402bf8:	mov	w0, #0x2b                  	// #43
  402bfc:	b	402ba0 <tigetstr@plt+0x1470>
  402c00:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c04:	ldr	x8, [x8, #752]
  402c08:	add	x8, x8, x21, lsl #2
  402c0c:	ldr	w9, [x8, #4]
  402c10:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c14:	ldr	x8, [x8, #504]
  402c18:	cbz	w9, 402c28 <tigetstr@plt+0x14f8>
  402c1c:	add	x8, x8, #0x10
  402c20:	b	402c28 <tigetstr@plt+0x14f8>
  402c24:	add	x8, x8, #0x8
  402c28:	ldr	x9, [x8]
  402c2c:	ldrb	w8, [x9]
  402c30:	cbz	w8, 402b5c <tigetstr@plt+0x142c>
  402c34:	add	x23, x9, #0x1
  402c38:	b	402c50 <tigetstr@plt+0x1520>
  402c3c:	and	w0, w8, #0xff
  402c40:	ldr	x1, [x26, #640]
  402c44:	bl	401460 <putc@plt>
  402c48:	ldrb	w8, [x23], #1
  402c4c:	cbz	w8, 402b5c <tigetstr@plt+0x142c>
  402c50:	ldr	w9, [x28, #736]
  402c54:	cbnz	w9, 402cb0 <tigetstr@plt+0x1580>
  402c58:	tbnz	w8, #7, 402c64 <tigetstr@plt+0x1534>
  402c5c:	mov	w9, #0x1                   	// #1
  402c60:	b	402ca0 <tigetstr@plt+0x1570>
  402c64:	and	w9, w8, #0xff
  402c68:	and	w10, w9, #0xe0
  402c6c:	cmp	w10, #0xc0
  402c70:	b.ne	402c7c <tigetstr@plt+0x154c>  // b.any
  402c74:	mov	w9, #0x2                   	// #2
  402c78:	b	402ca0 <tigetstr@plt+0x1570>
  402c7c:	and	w10, w9, #0xf0
  402c80:	cmp	w10, #0xe0
  402c84:	b.ne	402c90 <tigetstr@plt+0x1560>  // b.any
  402c88:	mov	w9, #0x3                   	// #3
  402c8c:	b	402ca0 <tigetstr@plt+0x1570>
  402c90:	and	w9, w9, #0xf8
  402c94:	cmp	w9, #0xf0
  402c98:	mov	w9, #0x4                   	// #4
  402c9c:	csinc	w9, w9, wzr, eq  // eq = none
  402ca0:	ldr	w10, [x25, #608]
  402ca4:	str	w9, [x28, #736]
  402ca8:	add	w10, w10, #0x1
  402cac:	str	w10, [x25, #608]
  402cb0:	ldrb	w10, [x20, #684]
  402cb4:	sub	w9, w9, #0x1
  402cb8:	str	w9, [x28, #736]
  402cbc:	tbnz	w10, #0, 402c3c <tigetstr@plt+0x150c>
  402cc0:	ldr	w9, [x25, #608]
  402cc4:	ldr	w10, [x27, #448]
  402cc8:	cmp	w9, w10
  402ccc:	b.le	402c3c <tigetstr@plt+0x150c>
  402cd0:	add	w8, w10, #0x1
  402cd4:	cmp	w9, w8
  402cd8:	b.ne	402c48 <tigetstr@plt+0x1518>  // b.any
  402cdc:	mov	w0, #0x2b                  	// #43
  402ce0:	b	402c40 <tigetstr@plt+0x1510>
  402ce4:	cmp	w24, #0x1
  402ce8:	b.gt	402cf8 <tigetstr@plt+0x15c8>
  402cec:	ldur	x22, [x29, #-24]
  402cf0:	str	wzr, [sp, #4]
  402cf4:	b	402de0 <tigetstr@plt+0x16b0>
  402cf8:	mov	w8, #0x1                   	// #1
  402cfc:	mov	w10, #0x2                   	// #2
  402d00:	add	w8, w8, w8, lsl #2
  402d04:	lsl	w8, w8, #1
  402d08:	sdiv	w9, w24, w8
  402d0c:	add	w10, w10, #0x1
  402d10:	cbnz	w9, 402d00 <tigetstr@plt+0x15d0>
  402d14:	cmp	w8, #0xa
  402d18:	str	w10, [sp, #4]
  402d1c:	b.cs	402e7c <tigetstr@plt+0x174c>  // b.hs, b.nlast
  402d20:	ldr	w8, [x28, #736]
  402d24:	cbnz	w8, 402d3c <tigetstr@plt+0x160c>
  402d28:	ldr	w9, [x25, #608]
  402d2c:	mov	w8, #0x1                   	// #1
  402d30:	str	w8, [x28, #736]
  402d34:	add	w9, w9, #0x1
  402d38:	str	w9, [x25, #608]
  402d3c:	ldrb	w9, [x20, #684]
  402d40:	sub	w8, w8, #0x1
  402d44:	str	w8, [x28, #736]
  402d48:	tbnz	w9, #0, 402d74 <tigetstr@plt+0x1644>
  402d4c:	ldr	w8, [x25, #608]
  402d50:	ldr	w9, [x27, #448]
  402d54:	cmp	w8, w9
  402d58:	b.le	402d74 <tigetstr@plt+0x1644>
  402d5c:	ldur	x22, [x29, #-24]
  402d60:	add	w9, w9, #0x1
  402d64:	cmp	w8, w9
  402d68:	b.ne	402d84 <tigetstr@plt+0x1654>  // b.any
  402d6c:	mov	w0, #0x2b                  	// #43
  402d70:	b	402d7c <tigetstr@plt+0x164c>
  402d74:	ldur	x22, [x29, #-24]
  402d78:	mov	w0, #0x2a                  	// #42
  402d7c:	ldr	x1, [x26, #640]
  402d80:	bl	401460 <putc@plt>
  402d84:	ldr	w8, [x28, #736]
  402d88:	cbnz	w8, 402da0 <tigetstr@plt+0x1670>
  402d8c:	ldr	w9, [x25, #608]
  402d90:	mov	w8, #0x1                   	// #1
  402d94:	str	w8, [x28, #736]
  402d98:	add	w9, w9, #0x1
  402d9c:	str	w9, [x25, #608]
  402da0:	ldrb	w9, [x20, #684]
  402da4:	sub	w8, w8, #0x1
  402da8:	str	w8, [x28, #736]
  402dac:	tbnz	w9, #0, 402dd4 <tigetstr@plt+0x16a4>
  402db0:	ldr	w8, [x25, #608]
  402db4:	ldr	w9, [x27, #448]
  402db8:	cmp	w8, w9
  402dbc:	b.le	402dd4 <tigetstr@plt+0x16a4>
  402dc0:	add	w9, w9, #0x1
  402dc4:	cmp	w8, w9
  402dc8:	b.ne	402de0 <tigetstr@plt+0x16b0>  // b.any
  402dcc:	mov	w0, #0x2b                  	// #43
  402dd0:	b	402dd8 <tigetstr@plt+0x16a8>
  402dd4:	mov	w0, #0x5b                  	// #91
  402dd8:	ldr	x1, [x26, #640]
  402ddc:	bl	401460 <putc@plt>
  402de0:	ldrb	w8, [x22, #160]
  402de4:	tbz	w8, #0, 402e0c <tigetstr@plt+0x16dc>
  402de8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  402dec:	add	x0, x0, #0x9e2
  402df0:	mov	x1, xzr
  402df4:	bl	401670 <tgetstr@plt>
  402df8:	cbz	x0, 402e0c <tigetstr@plt+0x16dc>
  402dfc:	adrp	x2, 401000 <memcpy@plt-0x3e0>
  402e00:	add	x2, x2, #0x6d0
  402e04:	mov	w1, #0x1                   	// #1
  402e08:	bl	401430 <tputs@plt>
  402e0c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402e10:	ldrb	w8, [x8, #676]
  402e14:	cmp	w8, #0x1
  402e18:	str	w8, [sp, #28]
  402e1c:	b.ne	402f84 <tigetstr@plt+0x1854>  // b.any
  402e20:	ldr	w8, [x22, #80]
  402e24:	tbz	w8, #31, 402f84 <tigetstr@plt+0x1854>
  402e28:	ldr	w8, [x28, #736]
  402e2c:	cbnz	w8, 402e44 <tigetstr@plt+0x1714>
  402e30:	ldr	w9, [x25, #608]
  402e34:	mov	w8, #0x1                   	// #1
  402e38:	str	w8, [x28, #736]
  402e3c:	add	w9, w9, #0x1
  402e40:	str	w9, [x25, #608]
  402e44:	ldrb	w9, [x20, #684]
  402e48:	sub	w8, w8, #0x1
  402e4c:	str	w8, [x28, #736]
  402e50:	tbnz	w9, #0, 402f78 <tigetstr@plt+0x1848>
  402e54:	ldr	w8, [x25, #608]
  402e58:	ldr	w9, [x27, #448]
  402e5c:	cmp	w8, w9
  402e60:	b.le	402f78 <tigetstr@plt+0x1848>
  402e64:	add	w9, w9, #0x1
  402e68:	cmp	w8, w9
  402e6c:	b.ne	402f84 <tigetstr@plt+0x1854>  // b.any
  402e70:	ldr	x1, [x26, #640]
  402e74:	mov	w0, #0x2b                  	// #43
  402e78:	b	402f80 <tigetstr@plt+0x1850>
  402e7c:	mov	w9, #0xcccd                	// #52429
  402e80:	movk	w9, #0xcccc, lsl #16
  402e84:	mov	w19, #0x6667                	// #26215
  402e88:	umull	x8, w8, w9
  402e8c:	movk	w19, #0x6666, lsl #16
  402e90:	mov	w21, #0xa                   	// #10
  402e94:	lsr	x23, x8, #35
  402e98:	mov	w22, #0x4                   	// #4
  402e9c:	b	402ecc <tigetstr@plt+0x179c>
  402ea0:	and	w0, w8, #0xff
  402ea4:	ldr	x1, [x26, #640]
  402ea8:	bl	401460 <putc@plt>
  402eac:	smull	x8, w23, w19
  402eb0:	lsr	x10, x8, #63
  402eb4:	asr	x8, x8, #34
  402eb8:	add	w9, w23, #0x9
  402ebc:	add	w8, w8, w10
  402ec0:	cmp	w9, #0x12
  402ec4:	mov	w23, w8
  402ec8:	b.ls	402d20 <tigetstr@plt+0x15f0>  // b.plast
  402ecc:	sdiv	w8, w24, w23
  402ed0:	smull	x10, w8, w19
  402ed4:	ldr	w9, [x28, #736]
  402ed8:	lsr	x11, x10, #63
  402edc:	asr	x10, x10, #34
  402ee0:	add	w10, w10, w11
  402ee4:	msub	w8, w10, w21, w8
  402ee8:	add	w8, w8, #0x30
  402eec:	cbnz	w9, 402f44 <tigetstr@plt+0x1814>
  402ef0:	tbnz	w8, #7, 402efc <tigetstr@plt+0x17cc>
  402ef4:	mov	w9, #0x1                   	// #1
  402ef8:	b	402f34 <tigetstr@plt+0x1804>
  402efc:	and	w9, w8, #0xff
  402f00:	and	w10, w9, #0xe0
  402f04:	cmp	w10, #0xc0
  402f08:	b.ne	402f14 <tigetstr@plt+0x17e4>  // b.any
  402f0c:	mov	w9, #0x2                   	// #2
  402f10:	b	402f34 <tigetstr@plt+0x1804>
  402f14:	and	w10, w9, #0xf0
  402f18:	cmp	w10, #0xe0
  402f1c:	b.ne	402f28 <tigetstr@plt+0x17f8>  // b.any
  402f20:	mov	w9, #0x3                   	// #3
  402f24:	b	402f34 <tigetstr@plt+0x1804>
  402f28:	and	w9, w9, #0xf8
  402f2c:	cmp	w9, #0xf0
  402f30:	csinc	w9, w22, wzr, eq  // eq = none
  402f34:	ldr	w10, [x25, #608]
  402f38:	str	w9, [x28, #736]
  402f3c:	add	w10, w10, #0x1
  402f40:	str	w10, [x25, #608]
  402f44:	ldrb	w10, [x20, #684]
  402f48:	sub	w9, w9, #0x1
  402f4c:	str	w9, [x28, #736]
  402f50:	tbnz	w10, #0, 402ea0 <tigetstr@plt+0x1770>
  402f54:	ldr	w9, [x25, #608]
  402f58:	ldr	w10, [x27, #448]
  402f5c:	cmp	w9, w10
  402f60:	b.le	402ea0 <tigetstr@plt+0x1770>
  402f64:	add	w8, w10, #0x1
  402f68:	cmp	w9, w8
  402f6c:	b.ne	402eac <tigetstr@plt+0x177c>  // b.any
  402f70:	mov	w0, #0x2b                  	// #43
  402f74:	b	402ea4 <tigetstr@plt+0x1774>
  402f78:	ldr	x1, [x26, #640]
  402f7c:	mov	w0, #0x28                  	// #40
  402f80:	bl	401460 <putc@plt>
  402f84:	sub	x8, x29, #0x10
  402f88:	adrp	x24, 405000 <tigetstr@plt+0x38d0>
  402f8c:	mov	w19, wzr
  402f90:	orr	x21, x8, #0x1
  402f94:	add	x24, x24, #0x9e8
  402f98:	b	402fa8 <tigetstr@plt+0x1878>
  402f9c:	mov	w8, #0x4                   	// #4
  402fa0:	add	w19, w19, w8
  402fa4:	add	x22, x22, #0x1
  402fa8:	ldrb	w2, [x22]
  402fac:	cmp	w2, #0x5c
  402fb0:	b.eq	402fd8 <tigetstr@plt+0x18a8>  // b.none
  402fb4:	cbz	w2, 4031e8 <tigetstr@plt+0x1ab8>
  402fb8:	sub	w8, w2, #0x20
  402fbc:	cmp	w8, #0x5e
  402fc0:	b.hi	403098 <tigetstr@plt+0x1968>  // b.pmore
  402fc4:	ldr	w8, [x28, #736]
  402fc8:	cbnz	w8, 4031a4 <tigetstr@plt+0x1a74>
  402fcc:	tbnz	w2, #7, 40315c <tigetstr@plt+0x1a2c>
  402fd0:	mov	w8, #0x1                   	// #1
  402fd4:	b	403194 <tigetstr@plt+0x1a64>
  402fd8:	ldr	w8, [x28, #736]
  402fdc:	cbnz	w8, 402ff4 <tigetstr@plt+0x18c4>
  402fe0:	ldr	w9, [x25, #608]
  402fe4:	mov	w8, #0x1                   	// #1
  402fe8:	str	w8, [x28, #736]
  402fec:	add	w9, w9, #0x1
  402ff0:	str	w9, [x25, #608]
  402ff4:	ldrb	w9, [x20, #684]
  402ff8:	sub	w8, w8, #0x1
  402ffc:	str	w8, [x28, #736]
  403000:	tbnz	w9, #0, 403028 <tigetstr@plt+0x18f8>
  403004:	ldr	w8, [x25, #608]
  403008:	ldr	w9, [x27, #448]
  40300c:	cmp	w8, w9
  403010:	b.le	403028 <tigetstr@plt+0x18f8>
  403014:	add	w9, w9, #0x1
  403018:	cmp	w8, w9
  40301c:	b.ne	403034 <tigetstr@plt+0x1904>  // b.any
  403020:	mov	w0, #0x2b                  	// #43
  403024:	b	40302c <tigetstr@plt+0x18fc>
  403028:	mov	w0, #0x5c                  	// #92
  40302c:	ldr	x1, [x26, #640]
  403030:	bl	401460 <putc@plt>
  403034:	ldr	w8, [x28, #736]
  403038:	cbnz	w8, 403050 <tigetstr@plt+0x1920>
  40303c:	ldr	w9, [x25, #608]
  403040:	mov	w8, #0x1                   	// #1
  403044:	str	w8, [x28, #736]
  403048:	add	w9, w9, #0x1
  40304c:	str	w9, [x25, #608]
  403050:	ldrb	w9, [x20, #684]
  403054:	sub	w8, w8, #0x1
  403058:	str	w8, [x28, #736]
  40305c:	tbnz	w9, #0, 403084 <tigetstr@plt+0x1954>
  403060:	ldr	w8, [x25, #608]
  403064:	ldr	w9, [x27, #448]
  403068:	cmp	w8, w9
  40306c:	b.le	403084 <tigetstr@plt+0x1954>
  403070:	add	w9, w9, #0x1
  403074:	cmp	w8, w9
  403078:	b.ne	403090 <tigetstr@plt+0x1960>  // b.any
  40307c:	mov	w0, #0x2b                  	// #43
  403080:	b	403088 <tigetstr@plt+0x1958>
  403084:	mov	w0, #0x5c                  	// #92
  403088:	ldr	x1, [x26, #640]
  40308c:	bl	401460 <putc@plt>
  403090:	mov	w8, #0x2                   	// #2
  403094:	b	402fa0 <tigetstr@plt+0x1870>
  403098:	sub	x0, x29, #0x10
  40309c:	mov	x1, x24
  4030a0:	bl	401450 <sprintf@plt>
  4030a4:	ldurb	w8, [x29, #-16]
  4030a8:	cbz	w8, 402f9c <tigetstr@plt+0x186c>
  4030ac:	mov	x23, x21
  4030b0:	b	4030c8 <tigetstr@plt+0x1998>
  4030b4:	and	w0, w8, #0xff
  4030b8:	ldr	x1, [x26, #640]
  4030bc:	bl	401460 <putc@plt>
  4030c0:	ldrb	w8, [x23], #1
  4030c4:	cbz	w8, 402f9c <tigetstr@plt+0x186c>
  4030c8:	ldr	w9, [x28, #736]
  4030cc:	cbnz	w9, 403128 <tigetstr@plt+0x19f8>
  4030d0:	tbnz	w8, #7, 4030dc <tigetstr@plt+0x19ac>
  4030d4:	mov	w9, #0x1                   	// #1
  4030d8:	b	403118 <tigetstr@plt+0x19e8>
  4030dc:	and	w9, w8, #0xff
  4030e0:	and	w10, w9, #0xe0
  4030e4:	cmp	w10, #0xc0
  4030e8:	b.ne	4030f4 <tigetstr@plt+0x19c4>  // b.any
  4030ec:	mov	w9, #0x2                   	// #2
  4030f0:	b	403118 <tigetstr@plt+0x19e8>
  4030f4:	and	w10, w9, #0xf0
  4030f8:	cmp	w10, #0xe0
  4030fc:	b.ne	403108 <tigetstr@plt+0x19d8>  // b.any
  403100:	mov	w9, #0x3                   	// #3
  403104:	b	403118 <tigetstr@plt+0x19e8>
  403108:	and	w9, w9, #0xf8
  40310c:	cmp	w9, #0xf0
  403110:	mov	w9, #0x4                   	// #4
  403114:	csinc	w9, w9, wzr, eq  // eq = none
  403118:	ldr	w10, [x25, #608]
  40311c:	str	w9, [x28, #736]
  403120:	add	w10, w10, #0x1
  403124:	str	w10, [x25, #608]
  403128:	ldrb	w10, [x20, #684]
  40312c:	sub	w9, w9, #0x1
  403130:	str	w9, [x28, #736]
  403134:	tbnz	w10, #0, 4030b4 <tigetstr@plt+0x1984>
  403138:	ldr	w9, [x25, #608]
  40313c:	ldr	w10, [x27, #448]
  403140:	cmp	w9, w10
  403144:	b.le	4030b4 <tigetstr@plt+0x1984>
  403148:	add	w8, w10, #0x1
  40314c:	cmp	w9, w8
  403150:	b.ne	4030c0 <tigetstr@plt+0x1990>  // b.any
  403154:	mov	w0, #0x2b                  	// #43
  403158:	b	4030b8 <tigetstr@plt+0x1988>
  40315c:	and	w8, w2, #0xe0
  403160:	cmp	w8, #0xc0
  403164:	b.ne	403170 <tigetstr@plt+0x1a40>  // b.any
  403168:	mov	w8, #0x2                   	// #2
  40316c:	b	403194 <tigetstr@plt+0x1a64>
  403170:	and	w8, w2, #0xf0
  403174:	cmp	w8, #0xe0
  403178:	b.ne	403184 <tigetstr@plt+0x1a54>  // b.any
  40317c:	mov	w8, #0x3                   	// #3
  403180:	b	403194 <tigetstr@plt+0x1a64>
  403184:	and	w8, w2, #0xf8
  403188:	cmp	w8, #0xf0
  40318c:	mov	w8, #0x4                   	// #4
  403190:	csinc	w8, w8, wzr, eq  // eq = none
  403194:	ldr	w9, [x25, #608]
  403198:	str	w8, [x28, #736]
  40319c:	add	w9, w9, #0x1
  4031a0:	str	w9, [x25, #608]
  4031a4:	ldrb	w9, [x20, #684]
  4031a8:	sub	w8, w8, #0x1
  4031ac:	str	w8, [x28, #736]
  4031b0:	tbnz	w9, #0, 4031d4 <tigetstr@plt+0x1aa4>
  4031b4:	ldr	w8, [x25, #608]
  4031b8:	ldr	w9, [x27, #448]
  4031bc:	cmp	w8, w9
  4031c0:	b.le	4031d4 <tigetstr@plt+0x1aa4>
  4031c4:	add	w9, w9, #0x1
  4031c8:	cmp	w8, w9
  4031cc:	b.ne	4031e0 <tigetstr@plt+0x1ab0>  // b.any
  4031d0:	mov	w2, #0x2b                  	// #43
  4031d4:	ldr	x1, [x26, #640]
  4031d8:	mov	w0, w2
  4031dc:	bl	401460 <putc@plt>
  4031e0:	mov	w8, #0x1                   	// #1
  4031e4:	b	402fa0 <tigetstr@plt+0x1870>
  4031e8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4031ec:	ldrb	w8, [x8, #692]
  4031f0:	ldr	w9, [x25, #608]
  4031f4:	ldr	w23, [sp, #28]
  4031f8:	cmp	w8, #0x1
  4031fc:	stp	w9, w19, [sp, #8]
  403200:	b.ne	4032ac <tigetstr@plt+0x1b7c>  // b.any
  403204:	ldr	w8, [sp, #28]
  403208:	ldr	w9, [x28, #736]
  40320c:	ldur	x19, [x29, #-24]
  403210:	cmp	w8, #0x0
  403214:	mov	w8, #0x1                   	// #1
  403218:	cinc	w23, w8, ne  // ne = any
  40321c:	cbz	w9, 403228 <tigetstr@plt+0x1af8>
  403220:	ldr	w8, [sp, #8]
  403224:	b	40323c <tigetstr@plt+0x1b0c>
  403228:	str	w8, [x28, #736]
  40322c:	ldr	w8, [sp, #8]
  403230:	mov	w9, #0x1                   	// #1
  403234:	add	w8, w8, #0x1
  403238:	str	w8, [x25, #608]
  40323c:	ldrb	w10, [x20, #684]
  403240:	sub	w9, w9, #0x1
  403244:	str	w9, [x28, #736]
  403248:	tbnz	w10, #0, 40326c <tigetstr@plt+0x1b3c>
  40324c:	ldr	w9, [x27, #448]
  403250:	cmp	w8, w9
  403254:	b.le	40326c <tigetstr@plt+0x1b3c>
  403258:	add	w9, w9, #0x1
  40325c:	cmp	w8, w9
  403260:	b.ne	403288 <tigetstr@plt+0x1b58>  // b.any
  403264:	mov	w0, #0x2b                  	// #43
  403268:	b	403280 <tigetstr@plt+0x1b50>
  40326c:	ldr	w8, [sp, #28]
  403270:	mov	w9, #0x2c                  	// #44
  403274:	cmp	w8, #0x0
  403278:	mov	w8, #0x28                  	// #40
  40327c:	csel	w0, w9, w8, ne  // ne = any
  403280:	ldr	x1, [x26, #640]
  403284:	bl	401460 <putc@plt>
  403288:	ldr	w19, [x19, #84]
  40328c:	cbz	w19, 4032ac <tigetstr@plt+0x1b7c>
  403290:	mov	w8, #0x1                   	// #1
  403294:	add	w8, w8, w8, lsl #2
  403298:	lsl	w8, w8, #1
  40329c:	sdiv	w9, w19, w8
  4032a0:	cbnz	w9, 403294 <tigetstr@plt+0x1b64>
  4032a4:	cmp	w8, #0xa
  4032a8:	b.cs	4034ac <tigetstr@plt+0x1d7c>  // b.hs, b.nlast
  4032ac:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4032b0:	ldrb	w8, [x8, #696]
  4032b4:	ldur	x19, [x29, #-24]
  4032b8:	cmp	w8, #0x1
  4032bc:	b.ne	403358 <tigetstr@plt+0x1c28>  // b.any
  4032c0:	ldr	w8, [x28, #736]
  4032c4:	cbnz	w8, 4032dc <tigetstr@plt+0x1bac>
  4032c8:	ldr	w9, [x25, #608]
  4032cc:	mov	w8, #0x1                   	// #1
  4032d0:	str	w8, [x28, #736]
  4032d4:	add	w9, w9, #0x1
  4032d8:	str	w9, [x25, #608]
  4032dc:	ldrb	w9, [x20, #684]
  4032e0:	add	w21, w23, #0x1
  4032e4:	sub	w8, w8, #0x1
  4032e8:	str	w8, [x28, #736]
  4032ec:	tbnz	w9, #0, 403314 <tigetstr@plt+0x1be4>
  4032f0:	ldr	w8, [x25, #608]
  4032f4:	ldr	w9, [x27, #448]
  4032f8:	cmp	w8, w9
  4032fc:	b.le	403314 <tigetstr@plt+0x1be4>
  403300:	add	w9, w9, #0x1
  403304:	cmp	w8, w9
  403308:	b.ne	40332c <tigetstr@plt+0x1bfc>  // b.any
  40330c:	mov	w0, #0x2b                  	// #43
  403310:	b	403324 <tigetstr@plt+0x1bf4>
  403314:	cmp	w23, #0x0
  403318:	mov	w8, #0x2c                  	// #44
  40331c:	mov	w9, #0x28                  	// #40
  403320:	csel	w0, w9, w8, eq  // eq = none
  403324:	ldr	x1, [x26, #640]
  403328:	bl	401460 <putc@plt>
  40332c:	ldr	w19, [x19, #88]
  403330:	cbz	w19, 403350 <tigetstr@plt+0x1c20>
  403334:	mov	w8, #0x1                   	// #1
  403338:	add	w8, w8, w8, lsl #2
  40333c:	lsl	w8, w8, #1
  403340:	sdiv	w9, w19, w8
  403344:	cbnz	w9, 403338 <tigetstr@plt+0x1c08>
  403348:	cmp	w8, #0xa
  40334c:	b.cs	4035a8 <tigetstr@plt+0x1e78>  // b.hs, b.nlast
  403350:	ldur	x19, [x29, #-24]
  403354:	mov	w23, w21
  403358:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40335c:	ldrb	w8, [x8, #716]
  403360:	cmp	w8, #0x1
  403364:	b.ne	4036d0 <tigetstr@plt+0x1fa0>  // b.any
  403368:	ldr	w8, [x19, #92]
  40336c:	ldr	w9, [sp]
  403370:	cmp	w8, w9
  403374:	b.eq	4036d0 <tigetstr@plt+0x1fa0>  // b.none
  403378:	ldr	w8, [x28, #736]
  40337c:	cbnz	w8, 403394 <tigetstr@plt+0x1c64>
  403380:	ldr	w9, [x25, #608]
  403384:	mov	w8, #0x1                   	// #1
  403388:	str	w8, [x28, #736]
  40338c:	add	w9, w9, #0x1
  403390:	str	w9, [x25, #608]
  403394:	ldrb	w9, [x20, #684]
  403398:	add	w21, w23, #0x1
  40339c:	sub	w8, w8, #0x1
  4033a0:	str	w8, [x28, #736]
  4033a4:	tbnz	w9, #0, 4033cc <tigetstr@plt+0x1c9c>
  4033a8:	ldr	w8, [x25, #608]
  4033ac:	ldr	w9, [x27, #448]
  4033b0:	cmp	w8, w9
  4033b4:	b.le	4033cc <tigetstr@plt+0x1c9c>
  4033b8:	add	w9, w9, #0x1
  4033bc:	cmp	w8, w9
  4033c0:	b.ne	4033e4 <tigetstr@plt+0x1cb4>  // b.any
  4033c4:	mov	w0, #0x2b                  	// #43
  4033c8:	b	4033dc <tigetstr@plt+0x1cac>
  4033cc:	cmp	w23, #0x0
  4033d0:	mov	w8, #0x2c                  	// #44
  4033d4:	mov	w9, #0x28                  	// #40
  4033d8:	csel	w0, w9, w8, eq  // eq = none
  4033dc:	ldr	x1, [x26, #640]
  4033e0:	bl	401460 <putc@plt>
  4033e4:	ldr	w0, [x19, #92]
  4033e8:	bl	401600 <getpwuid@plt>
  4033ec:	cbz	x0, 4036a4 <tigetstr@plt+0x1f74>
  4033f0:	ldr	x9, [x0]
  4033f4:	ldrb	w8, [x9]
  4033f8:	cbz	w8, 4036cc <tigetstr@plt+0x1f9c>
  4033fc:	add	x19, x9, #0x1
  403400:	mov	w22, #0x4                   	// #4
  403404:	b	40341c <tigetstr@plt+0x1cec>
  403408:	and	w0, w8, #0xff
  40340c:	ldr	x1, [x26, #640]
  403410:	bl	401460 <putc@plt>
  403414:	ldrb	w8, [x19], #1
  403418:	cbz	w8, 4036c8 <tigetstr@plt+0x1f98>
  40341c:	ldr	w9, [x28, #736]
  403420:	cbnz	w9, 403478 <tigetstr@plt+0x1d48>
  403424:	tbnz	w8, #7, 403430 <tigetstr@plt+0x1d00>
  403428:	mov	w9, #0x1                   	// #1
  40342c:	b	403468 <tigetstr@plt+0x1d38>
  403430:	and	w9, w8, #0xff
  403434:	and	w10, w9, #0xe0
  403438:	cmp	w10, #0xc0
  40343c:	b.ne	403448 <tigetstr@plt+0x1d18>  // b.any
  403440:	mov	w9, #0x2                   	// #2
  403444:	b	403468 <tigetstr@plt+0x1d38>
  403448:	and	w10, w9, #0xf0
  40344c:	cmp	w10, #0xe0
  403450:	b.ne	40345c <tigetstr@plt+0x1d2c>  // b.any
  403454:	mov	w9, #0x3                   	// #3
  403458:	b	403468 <tigetstr@plt+0x1d38>
  40345c:	and	w9, w9, #0xf8
  403460:	cmp	w9, #0xf0
  403464:	csinc	w9, w22, wzr, eq  // eq = none
  403468:	ldr	w10, [x25, #608]
  40346c:	str	w9, [x28, #736]
  403470:	add	w10, w10, #0x1
  403474:	str	w10, [x25, #608]
  403478:	ldrb	w10, [x20, #684]
  40347c:	sub	w9, w9, #0x1
  403480:	str	w9, [x28, #736]
  403484:	tbnz	w10, #0, 403408 <tigetstr@plt+0x1cd8>
  403488:	ldr	w9, [x25, #608]
  40348c:	ldr	w10, [x27, #448]
  403490:	cmp	w9, w10
  403494:	b.le	403408 <tigetstr@plt+0x1cd8>
  403498:	add	w8, w10, #0x1
  40349c:	cmp	w9, w8
  4034a0:	b.ne	403414 <tigetstr@plt+0x1ce4>  // b.any
  4034a4:	mov	w0, #0x2b                  	// #43
  4034a8:	b	40340c <tigetstr@plt+0x1cdc>
  4034ac:	mov	w9, #0xcccd                	// #52429
  4034b0:	movk	w9, #0xcccc, lsl #16
  4034b4:	mov	w21, #0x6667                	// #26215
  4034b8:	umull	x8, w8, w9
  4034bc:	movk	w21, #0x6666, lsl #16
  4034c0:	mov	w22, #0xa                   	// #10
  4034c4:	lsr	x24, x8, #35
  4034c8:	b	4034f8 <tigetstr@plt+0x1dc8>
  4034cc:	and	w0, w8, #0xff
  4034d0:	ldr	x1, [x26, #640]
  4034d4:	bl	401460 <putc@plt>
  4034d8:	smull	x8, w24, w21
  4034dc:	lsr	x10, x8, #63
  4034e0:	asr	x8, x8, #34
  4034e4:	add	w9, w24, #0x9
  4034e8:	add	w8, w8, w10
  4034ec:	cmp	w9, #0x12
  4034f0:	mov	w24, w8
  4034f4:	b.ls	4032ac <tigetstr@plt+0x1b7c>  // b.plast
  4034f8:	sdiv	w8, w19, w24
  4034fc:	smull	x10, w8, w21
  403500:	ldr	w9, [x28, #736]
  403504:	lsr	x11, x10, #63
  403508:	asr	x10, x10, #34
  40350c:	add	w10, w10, w11
  403510:	msub	w8, w10, w22, w8
  403514:	add	w8, w8, #0x30
  403518:	cbnz	w9, 403574 <tigetstr@plt+0x1e44>
  40351c:	tbnz	w8, #7, 403528 <tigetstr@plt+0x1df8>
  403520:	mov	w9, #0x1                   	// #1
  403524:	b	403564 <tigetstr@plt+0x1e34>
  403528:	and	w9, w8, #0xff
  40352c:	and	w10, w9, #0xe0
  403530:	cmp	w10, #0xc0
  403534:	b.ne	403540 <tigetstr@plt+0x1e10>  // b.any
  403538:	mov	w9, #0x2                   	// #2
  40353c:	b	403564 <tigetstr@plt+0x1e34>
  403540:	and	w10, w9, #0xf0
  403544:	cmp	w10, #0xe0
  403548:	b.ne	403554 <tigetstr@plt+0x1e24>  // b.any
  40354c:	mov	w9, #0x3                   	// #3
  403550:	b	403564 <tigetstr@plt+0x1e34>
  403554:	and	w9, w9, #0xf8
  403558:	cmp	w9, #0xf0
  40355c:	mov	w9, #0x4                   	// #4
  403560:	csinc	w9, w9, wzr, eq  // eq = none
  403564:	ldr	w10, [x25, #608]
  403568:	str	w9, [x28, #736]
  40356c:	add	w10, w10, #0x1
  403570:	str	w10, [x25, #608]
  403574:	ldrb	w10, [x20, #684]
  403578:	sub	w9, w9, #0x1
  40357c:	str	w9, [x28, #736]
  403580:	tbnz	w10, #0, 4034cc <tigetstr@plt+0x1d9c>
  403584:	ldr	w9, [x25, #608]
  403588:	ldr	w10, [x27, #448]
  40358c:	cmp	w9, w10
  403590:	b.le	4034cc <tigetstr@plt+0x1d9c>
  403594:	add	w8, w10, #0x1
  403598:	cmp	w9, w8
  40359c:	b.ne	4034d8 <tigetstr@plt+0x1da8>  // b.any
  4035a0:	mov	w0, #0x2b                  	// #43
  4035a4:	b	4034d0 <tigetstr@plt+0x1da0>
  4035a8:	mov	w9, #0xcccd                	// #52429
  4035ac:	movk	w9, #0xcccc, lsl #16
  4035b0:	mov	w22, #0x6667                	// #26215
  4035b4:	umull	x8, w8, w9
  4035b8:	movk	w22, #0x6666, lsl #16
  4035bc:	mov	w23, #0xa                   	// #10
  4035c0:	lsr	x24, x8, #35
  4035c4:	b	4035f4 <tigetstr@plt+0x1ec4>
  4035c8:	and	w0, w8, #0xff
  4035cc:	ldr	x1, [x26, #640]
  4035d0:	bl	401460 <putc@plt>
  4035d4:	smull	x8, w24, w22
  4035d8:	lsr	x10, x8, #63
  4035dc:	asr	x8, x8, #34
  4035e0:	add	w9, w24, #0x9
  4035e4:	add	w8, w8, w10
  4035e8:	cmp	w9, #0x12
  4035ec:	mov	w24, w8
  4035f0:	b.ls	403350 <tigetstr@plt+0x1c20>  // b.plast
  4035f4:	sdiv	w8, w19, w24
  4035f8:	smull	x10, w8, w22
  4035fc:	ldr	w9, [x28, #736]
  403600:	lsr	x11, x10, #63
  403604:	asr	x10, x10, #34
  403608:	add	w10, w10, w11
  40360c:	msub	w8, w10, w23, w8
  403610:	add	w8, w8, #0x30
  403614:	cbnz	w9, 403670 <tigetstr@plt+0x1f40>
  403618:	tbnz	w8, #7, 403624 <tigetstr@plt+0x1ef4>
  40361c:	mov	w9, #0x1                   	// #1
  403620:	b	403660 <tigetstr@plt+0x1f30>
  403624:	and	w9, w8, #0xff
  403628:	and	w10, w9, #0xe0
  40362c:	cmp	w10, #0xc0
  403630:	b.ne	40363c <tigetstr@plt+0x1f0c>  // b.any
  403634:	mov	w9, #0x2                   	// #2
  403638:	b	403660 <tigetstr@plt+0x1f30>
  40363c:	and	w10, w9, #0xf0
  403640:	cmp	w10, #0xe0
  403644:	b.ne	403650 <tigetstr@plt+0x1f20>  // b.any
  403648:	mov	w9, #0x3                   	// #3
  40364c:	b	403660 <tigetstr@plt+0x1f30>
  403650:	and	w9, w9, #0xf8
  403654:	cmp	w9, #0xf0
  403658:	mov	w9, #0x4                   	// #4
  40365c:	csinc	w9, w9, wzr, eq  // eq = none
  403660:	ldr	w10, [x25, #608]
  403664:	str	w9, [x28, #736]
  403668:	add	w10, w10, #0x1
  40366c:	str	w10, [x25, #608]
  403670:	ldrb	w10, [x20, #684]
  403674:	sub	w9, w9, #0x1
  403678:	str	w9, [x28, #736]
  40367c:	tbnz	w10, #0, 4035c8 <tigetstr@plt+0x1e98>
  403680:	ldr	w9, [x25, #608]
  403684:	ldr	w10, [x27, #448]
  403688:	cmp	w9, w10
  40368c:	b.le	4035c8 <tigetstr@plt+0x1e98>
  403690:	add	w8, w10, #0x1
  403694:	cmp	w9, w8
  403698:	b.ne	4035d4 <tigetstr@plt+0x1ea4>  // b.any
  40369c:	mov	w0, #0x2b                  	// #43
  4036a0:	b	4035cc <tigetstr@plt+0x1e9c>
  4036a4:	ldr	w19, [x19, #92]
  4036a8:	cbz	w19, 4036c8 <tigetstr@plt+0x1f98>
  4036ac:	mov	w8, #0x1                   	// #1
  4036b0:	add	w8, w8, w8, lsl #2
  4036b4:	lsl	w8, w8, #1
  4036b8:	sdiv	w9, w19, w8
  4036bc:	cbnz	w9, 4036b0 <tigetstr@plt+0x1f80>
  4036c0:	cmp	w8, #0xa
  4036c4:	b.cs	404360 <tigetstr@plt+0x2c30>  // b.hs, b.nlast
  4036c8:	ldur	x19, [x29, #-24]
  4036cc:	mov	w23, w21
  4036d0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4036d4:	ldrb	w8, [x8, #704]
  4036d8:	cmp	w8, #0x1
  4036dc:	b.ne	403858 <tigetstr@plt+0x2128>  // b.any
  4036e0:	ldr	x8, [x19, #176]
  4036e4:	cbz	x8, 403858 <tigetstr@plt+0x2128>
  4036e8:	adrp	x24, 404000 <tigetstr@plt+0x28d0>
  4036ec:	mov	x21, xzr
  4036f0:	add	x24, x24, #0xdc0
  4036f4:	mov	w22, #0x4                   	// #4
  4036f8:	b	403710 <tigetstr@plt+0x1fe0>
  4036fc:	mov	w23, w19
  403700:	ldur	x19, [x29, #-24]
  403704:	add	x21, x21, #0x1
  403708:	cmp	x21, #0x7
  40370c:	b.eq	403858 <tigetstr@plt+0x2128>  // b.none
  403710:	add	x8, x19, x21, lsl #3
  403714:	ldr	x8, [x8, #104]
  403718:	cbz	x8, 403704 <tigetstr@plt+0x1fd4>
  40371c:	ldr	x9, [x19, #176]
  403720:	add	x9, x9, x21, lsl #3
  403724:	ldr	x9, [x9, #104]
  403728:	cbz	x9, 403704 <tigetstr@plt+0x1fd4>
  40372c:	cmp	x8, x9
  403730:	b.eq	403704 <tigetstr@plt+0x1fd4>  // b.none
  403734:	ldr	w8, [x28, #736]
  403738:	cbnz	w8, 403750 <tigetstr@plt+0x2020>
  40373c:	ldr	w9, [x25, #608]
  403740:	mov	w8, #0x1                   	// #1
  403744:	str	w8, [x28, #736]
  403748:	add	w9, w9, #0x1
  40374c:	str	w9, [x25, #608]
  403750:	ldrb	w9, [x20, #684]
  403754:	add	w19, w23, #0x1
  403758:	sub	w8, w8, #0x1
  40375c:	str	w8, [x28, #736]
  403760:	tbnz	w9, #0, 403788 <tigetstr@plt+0x2058>
  403764:	ldr	w8, [x25, #608]
  403768:	ldr	w9, [x27, #448]
  40376c:	cmp	w8, w9
  403770:	b.le	403788 <tigetstr@plt+0x2058>
  403774:	add	w9, w9, #0x1
  403778:	cmp	w8, w9
  40377c:	b.ne	4037a0 <tigetstr@plt+0x2070>  // b.any
  403780:	mov	w0, #0x2b                  	// #43
  403784:	b	403798 <tigetstr@plt+0x2068>
  403788:	cmp	w23, #0x0
  40378c:	mov	w8, #0x2c                  	// #44
  403790:	mov	w9, #0x28                  	// #40
  403794:	csel	w0, w9, w8, eq  // eq = none
  403798:	ldr	x1, [x26, #640]
  40379c:	bl	401460 <putc@plt>
  4037a0:	ldr	x9, [x24, x21, lsl #3]
  4037a4:	ldrb	w8, [x9]
  4037a8:	cbz	w8, 4036fc <tigetstr@plt+0x1fcc>
  4037ac:	add	x23, x9, #0x1
  4037b0:	b	4037c8 <tigetstr@plt+0x2098>
  4037b4:	and	w0, w8, #0xff
  4037b8:	ldr	x1, [x26, #640]
  4037bc:	bl	401460 <putc@plt>
  4037c0:	ldrb	w8, [x23], #1
  4037c4:	cbz	w8, 4036fc <tigetstr@plt+0x1fcc>
  4037c8:	ldr	w9, [x28, #736]
  4037cc:	cbnz	w9, 403824 <tigetstr@plt+0x20f4>
  4037d0:	tbnz	w8, #7, 4037dc <tigetstr@plt+0x20ac>
  4037d4:	mov	w9, #0x1                   	// #1
  4037d8:	b	403814 <tigetstr@plt+0x20e4>
  4037dc:	and	w9, w8, #0xff
  4037e0:	and	w10, w9, #0xe0
  4037e4:	cmp	w10, #0xc0
  4037e8:	b.ne	4037f4 <tigetstr@plt+0x20c4>  // b.any
  4037ec:	mov	w9, #0x2                   	// #2
  4037f0:	b	403814 <tigetstr@plt+0x20e4>
  4037f4:	and	w10, w9, #0xf0
  4037f8:	cmp	w10, #0xe0
  4037fc:	b.ne	403808 <tigetstr@plt+0x20d8>  // b.any
  403800:	mov	w9, #0x3                   	// #3
  403804:	b	403814 <tigetstr@plt+0x20e4>
  403808:	and	w9, w9, #0xf8
  40380c:	cmp	w9, #0xf0
  403810:	csinc	w9, w22, wzr, eq  // eq = none
  403814:	ldr	w10, [x25, #608]
  403818:	str	w9, [x28, #736]
  40381c:	add	w10, w10, #0x1
  403820:	str	w10, [x25, #608]
  403824:	ldrb	w10, [x20, #684]
  403828:	sub	w9, w9, #0x1
  40382c:	str	w9, [x28, #736]
  403830:	tbnz	w10, #0, 4037b4 <tigetstr@plt+0x2084>
  403834:	ldr	w9, [x25, #608]
  403838:	ldr	w10, [x27, #448]
  40383c:	cmp	w9, w10
  403840:	b.le	4037b4 <tigetstr@plt+0x2084>
  403844:	add	w8, w10, #0x1
  403848:	cmp	w9, w8
  40384c:	b.ne	4037c0 <tigetstr@plt+0x2090>  // b.any
  403850:	mov	w0, #0x2b                  	// #43
  403854:	b	4037b8 <tigetstr@plt+0x2088>
  403858:	ldr	w8, [sp, #28]
  40385c:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  403860:	cbz	w8, 403874 <tigetstr@plt+0x2144>
  403864:	ldrb	w8, [x24, #676]
  403868:	cbz	w8, 403874 <tigetstr@plt+0x2144>
  40386c:	ldr	w8, [x19, #80]
  403870:	tbnz	w8, #31, 403880 <tigetstr@plt+0x2150>
  403874:	cbz	w23, 4038e0 <tigetstr@plt+0x21b0>
  403878:	ldr	w8, [sp, #28]
  40387c:	cbnz	w8, 4038e0 <tigetstr@plt+0x21b0>
  403880:	ldr	w8, [x28, #736]
  403884:	cbnz	w8, 40389c <tigetstr@plt+0x216c>
  403888:	ldr	w9, [x25, #608]
  40388c:	mov	w8, #0x1                   	// #1
  403890:	str	w8, [x28, #736]
  403894:	add	w9, w9, #0x1
  403898:	str	w9, [x25, #608]
  40389c:	ldrb	w9, [x20, #684]
  4038a0:	sub	w8, w8, #0x1
  4038a4:	str	w8, [x28, #736]
  4038a8:	tbnz	w9, #0, 4038d4 <tigetstr@plt+0x21a4>
  4038ac:	ldr	w8, [x25, #608]
  4038b0:	ldr	w9, [x27, #448]
  4038b4:	cmp	w8, w9
  4038b8:	b.le	4038d4 <tigetstr@plt+0x21a4>
  4038bc:	add	w9, w9, #0x1
  4038c0:	cmp	w8, w9
  4038c4:	b.ne	4038e0 <tigetstr@plt+0x21b0>  // b.any
  4038c8:	ldr	x1, [x26, #640]
  4038cc:	mov	w0, #0x2b                  	// #43
  4038d0:	b	4038dc <tigetstr@plt+0x21ac>
  4038d4:	ldr	x1, [x26, #640]
  4038d8:	mov	w0, #0x29                  	// #41
  4038dc:	bl	401460 <putc@plt>
  4038e0:	ldrb	w8, [x19, #160]
  4038e4:	tbz	w8, #0, 40390c <tigetstr@plt+0x21dc>
  4038e8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  4038ec:	add	x0, x0, #0x9e5
  4038f0:	mov	x1, xzr
  4038f4:	bl	401670 <tgetstr@plt>
  4038f8:	cbz	x0, 40390c <tigetstr@plt+0x21dc>
  4038fc:	adrp	x2, 401000 <memcpy@plt-0x3e0>
  403900:	add	x2, x2, #0x6d0
  403904:	mov	w1, #0x1                   	// #1
  403908:	bl	401430 <tputs@plt>
  40390c:	ldrb	w8, [x24, #676]
  403910:	ldr	x22, [sp, #16]
  403914:	ldr	w23, [sp, #12]
  403918:	cmp	w8, #0x1
  40391c:	b.ne	403dc0 <tigetstr@plt+0x2690>  // b.any
  403920:	ldr	w8, [x19, #80]
  403924:	cmp	w8, #0x1
  403928:	b.lt	403dc8 <tigetstr@plt+0x2698>  // b.tstop
  40392c:	sub	x9, x29, #0x10
  403930:	mov	x24, xzr
  403934:	mov	w19, #0x4                   	// #4
  403938:	orr	x23, x9, #0x1
  40393c:	b	403954 <tigetstr@plt+0x2224>
  403940:	ldur	x8, [x29, #-24]
  403944:	add	x24, x24, #0x1
  403948:	ldrsw	x8, [x8, #80]
  40394c:	cmp	x24, x8
  403950:	b.ge	403da8 <tigetstr@plt+0x2678>  // b.tcont
  403954:	sub	w8, w8, #0x1
  403958:	cmp	x24, w8, sxtw
  40395c:	b.ge	4039c0 <tigetstr@plt+0x2290>  // b.tcont
  403960:	ldr	w8, [x28, #736]
  403964:	cbnz	w8, 40397c <tigetstr@plt+0x224c>
  403968:	ldr	w9, [x25, #608]
  40396c:	mov	w8, #0x1                   	// #1
  403970:	str	w8, [x28, #736]
  403974:	add	w9, w9, #0x1
  403978:	str	w9, [x25, #608]
  40397c:	ldrb	w9, [x20, #684]
  403980:	sub	w8, w8, #0x1
  403984:	str	w8, [x28, #736]
  403988:	tbnz	w9, #0, 4039b4 <tigetstr@plt+0x2284>
  40398c:	ldr	w8, [x25, #608]
  403990:	ldr	w9, [x27, #448]
  403994:	cmp	w8, w9
  403998:	b.le	4039b4 <tigetstr@plt+0x2284>
  40399c:	add	w9, w9, #0x1
  4039a0:	cmp	w8, w9
  4039a4:	b.ne	4039c0 <tigetstr@plt+0x2290>  // b.any
  4039a8:	ldr	x1, [x26, #640]
  4039ac:	mov	w0, #0x2b                  	// #43
  4039b0:	b	4039bc <tigetstr@plt+0x228c>
  4039b4:	ldr	x1, [x26, #640]
  4039b8:	mov	w0, #0x20                  	// #32
  4039bc:	bl	401460 <putc@plt>
  4039c0:	ldur	x8, [x29, #-24]
  4039c4:	ldr	x8, [x8, #72]
  4039c8:	ldr	x21, [x8, x24, lsl #3]
  4039cc:	ldrb	w8, [x21]
  4039d0:	cbz	w8, 403a00 <tigetstr@plt+0x22d0>
  4039d4:	mov	w9, wzr
  4039d8:	add	x10, x21, #0x1
  4039dc:	mov	w11, w8
  4039e0:	sub	w12, w11, #0x20
  4039e4:	ldrb	w11, [x10], #1
  4039e8:	and	w12, w12, #0xff
  4039ec:	cmp	w12, #0x5f
  4039f0:	csinc	w12, w19, wzr, cs  // cs = hs, nlast
  4039f4:	add	w9, w12, w9
  4039f8:	cbnz	w11, 4039e0 <tigetstr@plt+0x22b0>
  4039fc:	b	403a04 <tigetstr@plt+0x22d4>
  403a00:	mov	w9, wzr
  403a04:	ldur	x11, [x29, #-24]
  403a08:	ldr	w10, [x25, #608]
  403a0c:	ldr	w12, [x27, #448]
  403a10:	ldr	w11, [x11, #80]
  403a14:	add	w9, w10, w9
  403a18:	sub	w10, w11, #0x1
  403a1c:	cmp	x24, x10
  403a20:	cset	w10, ne  // ne = any
  403a24:	sub	w10, w12, w10, lsl #2
  403a28:	cmp	w9, w10
  403a2c:	b.le	403a4c <tigetstr@plt+0x231c>
  403a30:	ldrb	w9, [x20, #684]
  403a34:	cbnz	w9, 403a4c <tigetstr@plt+0x231c>
  403a38:	b	403c94 <tigetstr@plt+0x2564>
  403a3c:	ldr	x1, [x26, #640]
  403a40:	mov	w0, #0x5c                  	// #92
  403a44:	bl	401460 <putc@plt>
  403a48:	ldrb	w8, [x21, #1]!
  403a4c:	and	w9, w8, #0xff
  403a50:	cmp	w9, #0x5c
  403a54:	b.eq	403a80 <tigetstr@plt+0x2350>  // b.none
  403a58:	cbz	w9, 403940 <tigetstr@plt+0x2210>
  403a5c:	sub	w9, w8, #0x20
  403a60:	and	w9, w9, #0xff
  403a64:	cmp	w9, #0x5e
  403a68:	b.hi	403b28 <tigetstr@plt+0x23f8>  // b.pmore
  403a6c:	ldr	w9, [x28, #736]
  403a70:	cbnz	w9, 403c38 <tigetstr@plt+0x2508>
  403a74:	tbnz	w8, #7, 403bf0 <tigetstr@plt+0x24c0>
  403a78:	mov	w9, #0x1                   	// #1
  403a7c:	b	403c28 <tigetstr@plt+0x24f8>
  403a80:	ldr	w8, [x28, #736]
  403a84:	cbnz	w8, 403a9c <tigetstr@plt+0x236c>
  403a88:	ldr	w9, [x25, #608]
  403a8c:	mov	w8, #0x1                   	// #1
  403a90:	str	w8, [x28, #736]
  403a94:	add	w9, w9, #0x1
  403a98:	str	w9, [x25, #608]
  403a9c:	ldrb	w9, [x20, #684]
  403aa0:	sub	w8, w8, #0x1
  403aa4:	str	w8, [x28, #736]
  403aa8:	tbnz	w9, #0, 403ad0 <tigetstr@plt+0x23a0>
  403aac:	ldr	w8, [x25, #608]
  403ab0:	ldr	w9, [x27, #448]
  403ab4:	cmp	w8, w9
  403ab8:	b.le	403ad0 <tigetstr@plt+0x23a0>
  403abc:	add	w9, w9, #0x1
  403ac0:	cmp	w8, w9
  403ac4:	b.ne	403adc <tigetstr@plt+0x23ac>  // b.any
  403ac8:	mov	w0, #0x2b                  	// #43
  403acc:	b	403ad4 <tigetstr@plt+0x23a4>
  403ad0:	mov	w0, #0x5c                  	// #92
  403ad4:	ldr	x1, [x26, #640]
  403ad8:	bl	401460 <putc@plt>
  403adc:	ldr	w8, [x28, #736]
  403ae0:	cbnz	w8, 403af8 <tigetstr@plt+0x23c8>
  403ae4:	ldr	w9, [x25, #608]
  403ae8:	mov	w8, #0x1                   	// #1
  403aec:	str	w8, [x28, #736]
  403af0:	add	w9, w9, #0x1
  403af4:	str	w9, [x25, #608]
  403af8:	ldrb	w9, [x20, #684]
  403afc:	sub	w8, w8, #0x1
  403b00:	str	w8, [x28, #736]
  403b04:	tbnz	w9, #0, 403a3c <tigetstr@plt+0x230c>
  403b08:	ldr	w8, [x25, #608]
  403b0c:	ldr	w9, [x27, #448]
  403b10:	cmp	w8, w9
  403b14:	b.le	403a3c <tigetstr@plt+0x230c>
  403b18:	add	w9, w9, #0x1
  403b1c:	cmp	w8, w9
  403b20:	b.ne	403c78 <tigetstr@plt+0x2548>  // b.any
  403b24:	b	403c64 <tigetstr@plt+0x2534>
  403b28:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  403b2c:	and	w2, w8, #0xff
  403b30:	sub	x0, x29, #0x10
  403b34:	add	x1, x1, #0x9e8
  403b38:	bl	401450 <sprintf@plt>
  403b3c:	ldurb	w8, [x29, #-16]
  403b40:	cbz	w8, 403c78 <tigetstr@plt+0x2548>
  403b44:	mov	x22, x23
  403b48:	b	403b60 <tigetstr@plt+0x2430>
  403b4c:	and	w0, w8, #0xff
  403b50:	ldr	x1, [x26, #640]
  403b54:	bl	401460 <putc@plt>
  403b58:	ldrb	w8, [x22], #1
  403b5c:	cbz	w8, 403c78 <tigetstr@plt+0x2548>
  403b60:	ldr	w9, [x28, #736]
  403b64:	cbnz	w9, 403bbc <tigetstr@plt+0x248c>
  403b68:	tbnz	w8, #7, 403b74 <tigetstr@plt+0x2444>
  403b6c:	mov	w9, #0x1                   	// #1
  403b70:	b	403bac <tigetstr@plt+0x247c>
  403b74:	and	w9, w8, #0xff
  403b78:	and	w10, w9, #0xe0
  403b7c:	cmp	w10, #0xc0
  403b80:	b.ne	403b8c <tigetstr@plt+0x245c>  // b.any
  403b84:	mov	w9, #0x2                   	// #2
  403b88:	b	403bac <tigetstr@plt+0x247c>
  403b8c:	and	w10, w9, #0xf0
  403b90:	cmp	w10, #0xe0
  403b94:	b.ne	403ba0 <tigetstr@plt+0x2470>  // b.any
  403b98:	mov	w9, #0x3                   	// #3
  403b9c:	b	403bac <tigetstr@plt+0x247c>
  403ba0:	and	w9, w9, #0xf8
  403ba4:	cmp	w9, #0xf0
  403ba8:	csinc	w9, w19, wzr, eq  // eq = none
  403bac:	ldr	w10, [x25, #608]
  403bb0:	str	w9, [x28, #736]
  403bb4:	add	w10, w10, #0x1
  403bb8:	str	w10, [x25, #608]
  403bbc:	ldrb	w10, [x20, #684]
  403bc0:	sub	w9, w9, #0x1
  403bc4:	str	w9, [x28, #736]
  403bc8:	tbnz	w10, #0, 403b4c <tigetstr@plt+0x241c>
  403bcc:	ldr	w9, [x25, #608]
  403bd0:	ldr	w10, [x27, #448]
  403bd4:	cmp	w9, w10
  403bd8:	b.le	403b4c <tigetstr@plt+0x241c>
  403bdc:	add	w8, w10, #0x1
  403be0:	cmp	w9, w8
  403be4:	b.ne	403b58 <tigetstr@plt+0x2428>  // b.any
  403be8:	mov	w0, #0x2b                  	// #43
  403bec:	b	403b50 <tigetstr@plt+0x2420>
  403bf0:	and	w9, w8, #0xff
  403bf4:	and	w10, w9, #0xe0
  403bf8:	cmp	w10, #0xc0
  403bfc:	b.ne	403c08 <tigetstr@plt+0x24d8>  // b.any
  403c00:	mov	w9, #0x2                   	// #2
  403c04:	b	403c28 <tigetstr@plt+0x24f8>
  403c08:	and	w10, w9, #0xf0
  403c0c:	cmp	w10, #0xe0
  403c10:	b.ne	403c1c <tigetstr@plt+0x24ec>  // b.any
  403c14:	mov	w9, #0x3                   	// #3
  403c18:	b	403c28 <tigetstr@plt+0x24f8>
  403c1c:	and	w9, w9, #0xf8
  403c20:	cmp	w9, #0xf0
  403c24:	csinc	w9, w19, wzr, eq  // eq = none
  403c28:	ldr	w10, [x25, #608]
  403c2c:	str	w9, [x28, #736]
  403c30:	add	w10, w10, #0x1
  403c34:	str	w10, [x25, #608]
  403c38:	ldrb	w10, [x20, #684]
  403c3c:	sub	w9, w9, #0x1
  403c40:	str	w9, [x28, #736]
  403c44:	tbnz	w10, #0, 403c80 <tigetstr@plt+0x2550>
  403c48:	ldr	w9, [x25, #608]
  403c4c:	ldr	w10, [x27, #448]
  403c50:	cmp	w9, w10
  403c54:	b.le	403c80 <tigetstr@plt+0x2550>
  403c58:	add	w8, w10, #0x1
  403c5c:	cmp	w9, w8
  403c60:	b.ne	403c78 <tigetstr@plt+0x2548>  // b.any
  403c64:	ldr	x1, [x26, #640]
  403c68:	mov	w0, #0x2b                  	// #43
  403c6c:	bl	401460 <putc@plt>
  403c70:	ldrb	w8, [x21, #1]!
  403c74:	b	403a4c <tigetstr@plt+0x231c>
  403c78:	ldrb	w8, [x21, #1]!
  403c7c:	b	403a4c <tigetstr@plt+0x231c>
  403c80:	ldr	x1, [x26, #640]
  403c84:	and	w0, w8, #0xff
  403c88:	bl	401460 <putc@plt>
  403c8c:	ldrb	w8, [x21, #1]!
  403c90:	b	403a4c <tigetstr@plt+0x231c>
  403c94:	ldr	w8, [x28, #736]
  403c98:	cbnz	w8, 403cb0 <tigetstr@plt+0x2580>
  403c9c:	ldr	w9, [x25, #608]
  403ca0:	mov	w8, #0x1                   	// #1
  403ca4:	str	w8, [x28, #736]
  403ca8:	add	w9, w9, #0x1
  403cac:	str	w9, [x25, #608]
  403cb0:	ldrb	w9, [x20, #684]
  403cb4:	sub	w8, w8, #0x1
  403cb8:	str	w8, [x28, #736]
  403cbc:	tbnz	w9, #0, 403ce4 <tigetstr@plt+0x25b4>
  403cc0:	ldr	w8, [x25, #608]
  403cc4:	ldr	w9, [x27, #448]
  403cc8:	cmp	w8, w9
  403ccc:	b.le	403ce4 <tigetstr@plt+0x25b4>
  403cd0:	add	w9, w9, #0x1
  403cd4:	cmp	w8, w9
  403cd8:	b.ne	403cf0 <tigetstr@plt+0x25c0>  // b.any
  403cdc:	mov	w0, #0x2b                  	// #43
  403ce0:	b	403ce8 <tigetstr@plt+0x25b8>
  403ce4:	mov	w0, #0x2e                  	// #46
  403ce8:	ldr	x1, [x26, #640]
  403cec:	bl	401460 <putc@plt>
  403cf0:	ldr	w8, [x28, #736]
  403cf4:	cbnz	w8, 403d0c <tigetstr@plt+0x25dc>
  403cf8:	ldr	w9, [x25, #608]
  403cfc:	mov	w8, #0x1                   	// #1
  403d00:	str	w8, [x28, #736]
  403d04:	add	w9, w9, #0x1
  403d08:	str	w9, [x25, #608]
  403d0c:	ldrb	w9, [x20, #684]
  403d10:	sub	w8, w8, #0x1
  403d14:	str	w8, [x28, #736]
  403d18:	tbnz	w9, #0, 403d40 <tigetstr@plt+0x2610>
  403d1c:	ldr	w8, [x25, #608]
  403d20:	ldr	w9, [x27, #448]
  403d24:	cmp	w8, w9
  403d28:	b.le	403d40 <tigetstr@plt+0x2610>
  403d2c:	add	w9, w9, #0x1
  403d30:	cmp	w8, w9
  403d34:	b.ne	403d4c <tigetstr@plt+0x261c>  // b.any
  403d38:	mov	w0, #0x2b                  	// #43
  403d3c:	b	403d44 <tigetstr@plt+0x2614>
  403d40:	mov	w0, #0x2e                  	// #46
  403d44:	ldr	x1, [x26, #640]
  403d48:	bl	401460 <putc@plt>
  403d4c:	ldr	w8, [x28, #736]
  403d50:	cbnz	w8, 403d68 <tigetstr@plt+0x2638>
  403d54:	ldr	w9, [x25, #608]
  403d58:	mov	w8, #0x1                   	// #1
  403d5c:	str	w8, [x28, #736]
  403d60:	add	w9, w9, #0x1
  403d64:	str	w9, [x25, #608]
  403d68:	ldrb	w9, [x20, #684]
  403d6c:	sub	w8, w8, #0x1
  403d70:	str	w8, [x28, #736]
  403d74:	tbnz	w9, #0, 403d9c <tigetstr@plt+0x266c>
  403d78:	ldr	w8, [x25, #608]
  403d7c:	ldr	w9, [x27, #448]
  403d80:	cmp	w8, w9
  403d84:	b.le	403d9c <tigetstr@plt+0x266c>
  403d88:	add	w9, w9, #0x1
  403d8c:	cmp	w8, w9
  403d90:	b.ne	403da8 <tigetstr@plt+0x2678>  // b.any
  403d94:	mov	w0, #0x2b                  	// #43
  403d98:	b	403da0 <tigetstr@plt+0x2670>
  403d9c:	mov	w0, #0x2e                  	// #46
  403da0:	ldr	x1, [x26, #640]
  403da4:	bl	401460 <putc@plt>
  403da8:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  403dac:	ldrb	w8, [x24, #676]
  403db0:	ldur	x19, [x29, #-24]
  403db4:	ldr	x22, [sp, #16]
  403db8:	ldr	w23, [sp, #12]
  403dbc:	tbnz	w8, #0, 403dc8 <tigetstr@plt+0x2698>
  403dc0:	ldr	x8, [x19, #168]
  403dc4:	cbnz	x8, 403dec <tigetstr@plt+0x26bc>
  403dc8:	ldr	w19, [sp, #32]
  403dcc:	cbnz	w19, 403e1c <tigetstr@plt+0x26ec>
  403dd0:	ldr	x1, [x26, #640]
  403dd4:	mov	w0, #0xa                   	// #10
  403dd8:	bl	401460 <putc@plt>
  403ddc:	mov	w8, #0x1                   	// #1
  403de0:	str	w8, [x25, #608]
  403de4:	mov	w8, #0xffffffff            	// #-1
  403de8:	str	w8, [sp, #32]
  403dec:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403df0:	ldr	w8, [x19, #760]
  403df4:	cmp	w8, w22
  403df8:	b.le	403e70 <tigetstr@plt+0x2740>
  403dfc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403e00:	ldr	x0, [x8, #752]
  403e04:	ldur	x12, [x29, #-24]
  403e08:	b	403ebc <tigetstr@plt+0x278c>
  403e0c:	mov	w0, #0x5d                  	// #93
  403e10:	ldr	x1, [x26, #640]
  403e14:	bl	401460 <putc@plt>
  403e18:	cbz	w19, 403dd0 <tigetstr@plt+0x26a0>
  403e1c:	ldr	w8, [x28, #736]
  403e20:	cbnz	w8, 403e38 <tigetstr@plt+0x2708>
  403e24:	ldr	w9, [x25, #608]
  403e28:	mov	w8, #0x1                   	// #1
  403e2c:	str	w8, [x28, #736]
  403e30:	add	w9, w9, #0x1
  403e34:	str	w9, [x25, #608]
  403e38:	ldrb	w9, [x20, #684]
  403e3c:	sub	w19, w19, #0x1
  403e40:	sub	w8, w8, #0x1
  403e44:	str	w8, [x28, #736]
  403e48:	tbnz	w9, #0, 403e0c <tigetstr@plt+0x26dc>
  403e4c:	ldr	w8, [x25, #608]
  403e50:	ldr	w9, [x27, #448]
  403e54:	cmp	w8, w9
  403e58:	b.le	403e0c <tigetstr@plt+0x26dc>
  403e5c:	add	w9, w9, #0x1
  403e60:	cmp	w8, w9
  403e64:	b.ne	403e18 <tigetstr@plt+0x26e8>  // b.any
  403e68:	mov	w0, #0x2b                  	// #43
  403e6c:	b	403e10 <tigetstr@plt+0x26e0>
  403e70:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  403e74:	ldr	x0, [x21, #744]
  403e78:	lsl	w9, w8, #1
  403e7c:	cmp	w8, #0x0
  403e80:	mov	w8, #0x64                  	// #100
  403e84:	csel	w8, w8, w9, eq  // eq = none
  403e88:	sbfiz	x1, x8, #2, #32
  403e8c:	str	w8, [x19, #760]
  403e90:	bl	401540 <realloc@plt>
  403e94:	str	x0, [x21, #744]
  403e98:	cbz	x0, 404480 <tigetstr@plt+0x2d50>
  403e9c:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  403ea0:	ldrsw	x8, [x19, #760]
  403ea4:	ldr	x0, [x21, #752]
  403ea8:	lsl	x1, x8, #2
  403eac:	bl	401540 <realloc@plt>
  403eb0:	ldur	x12, [x29, #-24]
  403eb4:	str	x0, [x21, #752]
  403eb8:	cbz	x0, 404480 <tigetstr@plt+0x2d50>
  403ebc:	ldur	w8, [x29, #-28]
  403ec0:	cmp	w8, #0x0
  403ec4:	cset	w8, eq  // eq = none
  403ec8:	str	w8, [x0, w22, sxtw #2]
  403ecc:	ldrb	w8, [x24, #676]
  403ed0:	cmp	w8, #0x1
  403ed4:	sxtw	x8, w22
  403ed8:	b.ne	404018 <tigetstr@plt+0x28e8>  // b.any
  403edc:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  403ee0:	ldr	w11, [sp, #28]
  403ee4:	ldr	x9, [x9, #744]
  403ee8:	cmp	w23, #0x2
  403eec:	cset	w10, cc  // cc = lo, ul, last
  403ef0:	sub	w10, w11, w10
  403ef4:	str	w10, [x9, x8, lsl #2]
  403ef8:	ldr	x24, [x12, #168]
  403efc:	cbz	x24, 40432c <tigetstr@plt+0x2bfc>
  403f00:	add	w21, w22, #0x1
  403f04:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403f08:	b	403f3c <tigetstr@plt+0x280c>
  403f0c:	ldur	x8, [x29, #-24]
  403f10:	cmp	x23, #0x0
  403f14:	cset	w4, eq  // eq = none
  403f18:	mov	w2, #0x1                   	// #1
  403f1c:	ldr	w5, [x8, #92]
  403f20:	mov	x0, x22
  403f24:	mov	w1, w21
  403f28:	mov	w3, wzr
  403f2c:	mov	w6, wzr
  403f30:	bl	402adc <tigetstr@plt+0x13ac>
  403f34:	mov	x24, x23
  403f38:	cbz	x23, 40432c <tigetstr@plt+0x2bfc>
  403f3c:	mov	x25, x24
  403f40:	ldr	x23, [x25, #8]!
  403f44:	ldrb	w8, [x19, #680]
  403f48:	ldr	x22, [x24]
  403f4c:	tbnz	w8, #0, 403f0c <tigetstr@plt+0x27dc>
  403f50:	ldrb	w8, [x22, #160]
  403f54:	tbz	w8, #1, 403f0c <tigetstr@plt+0x27dc>
  403f58:	cbz	x23, 403fdc <tigetstr@plt+0x28ac>
  403f5c:	mov	w26, wzr
  403f60:	mov	x20, x23
  403f64:	b	403f78 <tigetstr@plt+0x2848>
  403f68:	ldr	x8, [x23, #8]!
  403f6c:	mov	x25, x23
  403f70:	mov	x23, x8
  403f74:	cbz	x23, 403fbc <tigetstr@plt+0x288c>
  403f78:	ldr	x1, [x23]
  403f7c:	mov	x0, x22
  403f80:	bl	404af4 <tigetstr@plt+0x33c4>
  403f84:	cbz	w0, 403f68 <tigetstr@plt+0x2838>
  403f88:	cmp	x20, x23
  403f8c:	b.eq	403f98 <tigetstr@plt+0x2868>  // b.none
  403f90:	ldr	x27, [x23, #8]
  403f94:	b	403fa0 <tigetstr@plt+0x2870>
  403f98:	ldr	x27, [x23, #8]
  403f9c:	mov	x20, x27
  403fa0:	mov	x0, x23
  403fa4:	add	w26, w26, #0x1
  403fa8:	bl	401630 <free@plt>
  403fac:	str	x27, [x25]
  403fb0:	ldr	x22, [x24]
  403fb4:	mov	x23, x27
  403fb8:	cbnz	x23, 403f78 <tigetstr@plt+0x2848>
  403fbc:	ldur	x8, [x29, #-24]
  403fc0:	cmp	x20, #0x0
  403fc4:	cset	w4, eq  // eq = none
  403fc8:	ldr	w5, [x8, #92]
  403fcc:	cbz	w26, 403fec <tigetstr@plt+0x28bc>
  403fd0:	add	w2, w26, #0x1
  403fd4:	mov	w8, #0x2                   	// #2
  403fd8:	b	403ff4 <tigetstr@plt+0x28c4>
  403fdc:	ldur	x8, [x29, #-24]
  403fe0:	mov	x20, xzr
  403fe4:	mov	w4, #0x1                   	// #1
  403fe8:	ldr	w5, [x8, #92]
  403fec:	mov	w2, #0x1                   	// #1
  403ff0:	mov	w8, #0x1                   	// #1
  403ff4:	ldr	w9, [sp, #32]
  403ff8:	mov	x0, x22
  403ffc:	mov	w1, w21
  404000:	mov	w3, wzr
  404004:	add	w6, w8, w9
  404008:	bl	402adc <tigetstr@plt+0x13ac>
  40400c:	mov	x24, x20
  404010:	cbnz	x20, 403f3c <tigetstr@plt+0x280c>
  404014:	b	40432c <tigetstr@plt+0x2bfc>
  404018:	ldp	w11, w13, [sp, #4]
  40401c:	ldr	w9, [x25, #608]
  404020:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  404024:	ldr	x10, [x10, #744]
  404028:	add	w11, w23, w11
  40402c:	sub	w11, w11, w13
  404030:	add	w11, w11, w9
  404034:	str	w11, [x10, x8, lsl #2]
  404038:	ldr	w8, [x27, #448]
  40403c:	cmp	w9, w8
  404040:	b.lt	404110 <tigetstr@plt+0x29e0>  // b.tstop
  404044:	ldrb	w8, [x20, #684]
  404048:	cbnz	w8, 404110 <tigetstr@plt+0x29e0>
  40404c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404050:	ldr	x8, [x8, #504]
  404054:	ldr	x9, [x8, #40]
  404058:	ldrb	w8, [x9]
  40405c:	cbz	w8, 4042c0 <tigetstr@plt+0x2b90>
  404060:	add	x19, x9, #0x1
  404064:	mov	w21, #0x4                   	// #4
  404068:	b	404080 <tigetstr@plt+0x2950>
  40406c:	and	w0, w8, #0xff
  404070:	ldr	x1, [x26, #640]
  404074:	bl	401460 <putc@plt>
  404078:	ldrb	w8, [x19], #1
  40407c:	cbz	w8, 4042c0 <tigetstr@plt+0x2b90>
  404080:	ldr	w9, [x28, #736]
  404084:	cbnz	w9, 4040dc <tigetstr@plt+0x29ac>
  404088:	tbnz	w8, #7, 404094 <tigetstr@plt+0x2964>
  40408c:	mov	w9, #0x1                   	// #1
  404090:	b	4040cc <tigetstr@plt+0x299c>
  404094:	and	w9, w8, #0xff
  404098:	and	w10, w9, #0xe0
  40409c:	cmp	w10, #0xc0
  4040a0:	b.ne	4040ac <tigetstr@plt+0x297c>  // b.any
  4040a4:	mov	w9, #0x2                   	// #2
  4040a8:	b	4040cc <tigetstr@plt+0x299c>
  4040ac:	and	w10, w9, #0xf0
  4040b0:	cmp	w10, #0xe0
  4040b4:	b.ne	4040c0 <tigetstr@plt+0x2990>  // b.any
  4040b8:	mov	w9, #0x3                   	// #3
  4040bc:	b	4040cc <tigetstr@plt+0x299c>
  4040c0:	and	w9, w9, #0xf8
  4040c4:	cmp	w9, #0xf0
  4040c8:	csinc	w9, w21, wzr, eq  // eq = none
  4040cc:	ldr	w10, [x25, #608]
  4040d0:	str	w9, [x28, #736]
  4040d4:	add	w10, w10, #0x1
  4040d8:	str	w10, [x25, #608]
  4040dc:	ldrb	w10, [x20, #684]
  4040e0:	sub	w9, w9, #0x1
  4040e4:	str	w9, [x28, #736]
  4040e8:	tbnz	w10, #0, 40406c <tigetstr@plt+0x293c>
  4040ec:	ldr	w9, [x25, #608]
  4040f0:	ldr	w10, [x27, #448]
  4040f4:	cmp	w9, w10
  4040f8:	b.le	40406c <tigetstr@plt+0x293c>
  4040fc:	add	w8, w10, #0x1
  404100:	cmp	w9, w8
  404104:	b.ne	404078 <tigetstr@plt+0x2948>  // b.any
  404108:	mov	w0, #0x2b                  	// #43
  40410c:	b	404070 <tigetstr@plt+0x2940>
  404110:	ldr	x19, [x12, #168]
  404114:	cbz	x19, 40432c <tigetstr@plt+0x2bfc>
  404118:	add	w8, w22, #0x1
  40411c:	mov	w9, #0x1                   	// #1
  404120:	str	w8, [sp, #28]
  404124:	b	404164 <tigetstr@plt+0x2a34>
  404128:	ldur	x9, [x29, #-24]
  40412c:	ldr	x0, [x27]
  404130:	add	w2, w23, #0x1
  404134:	ldr	x8, [x9, #168]
  404138:	ldr	w5, [x9, #92]
  40413c:	cmp	x27, x8
  404140:	ldp	w1, w8, [sp, #28]
  404144:	cset	w3, eq  // eq = none
  404148:	cmp	x19, #0x0
  40414c:	cset	w4, eq  // eq = none
  404150:	cmp	w23, #0x0
  404154:	cinc	w6, w8, ne  // ne = any
  404158:	bl	402adc <tigetstr@plt+0x13ac>
  40415c:	mov	w9, wzr
  404160:	cbz	x19, 40432c <tigetstr@plt+0x2bfc>
  404164:	mov	x24, x19
  404168:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40416c:	mov	x27, x19
  404170:	ldr	x19, [x24, #8]!
  404174:	ldrb	w8, [x8, #680]
  404178:	mov	w23, wzr
  40417c:	stur	w9, [x29, #-28]
  404180:	tbnz	w8, #0, 4041e0 <tigetstr@plt+0x2ab0>
  404184:	cbz	x19, 4041e0 <tigetstr@plt+0x2ab0>
  404188:	mov	w23, wzr
  40418c:	mov	x22, x19
  404190:	b	4041b0 <tigetstr@plt+0x2a80>
  404194:	ldr	x21, [x22, #8]
  404198:	mov	x0, x22
  40419c:	add	w23, w23, #0x1
  4041a0:	bl	401630 <free@plt>
  4041a4:	mov	x22, x21
  4041a8:	str	x21, [x24]
  4041ac:	cbz	x22, 4041e0 <tigetstr@plt+0x2ab0>
  4041b0:	ldr	x0, [x27]
  4041b4:	ldr	x1, [x22]
  4041b8:	bl	404af4 <tigetstr@plt+0x33c4>
  4041bc:	cbz	w0, 4041d0 <tigetstr@plt+0x2aa0>
  4041c0:	cmp	x19, x22
  4041c4:	b.ne	404194 <tigetstr@plt+0x2a64>  // b.any
  4041c8:	ldr	x19, [x19, #8]
  4041cc:	b	404194 <tigetstr@plt+0x2a64>
  4041d0:	ldr	x8, [x22, #8]!
  4041d4:	mov	x24, x22
  4041d8:	mov	x22, x8
  4041dc:	cbnz	x22, 4041b0 <tigetstr@plt+0x2a80>
  4041e0:	ldur	w8, [x29, #-28]
  4041e4:	cbz	w8, 404128 <tigetstr@plt+0x29f8>
  4041e8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4041ec:	ldr	x8, [x8, #504]
  4041f0:	cmp	x19, #0x0
  4041f4:	mov	w9, #0x28                  	// #40
  4041f8:	mov	w10, #0x20                  	// #32
  4041fc:	csel	x9, x10, x9, eq  // eq = none
  404200:	ldr	x9, [x8, x9]
  404204:	ldrb	w8, [x9]
  404208:	cbz	w8, 404128 <tigetstr@plt+0x29f8>
  40420c:	add	x21, x9, #0x1
  404210:	b	404228 <tigetstr@plt+0x2af8>
  404214:	and	w0, w8, #0xff
  404218:	ldr	x1, [x26, #640]
  40421c:	bl	401460 <putc@plt>
  404220:	ldrb	w8, [x21], #1
  404224:	cbz	w8, 404128 <tigetstr@plt+0x29f8>
  404228:	ldr	w9, [x28, #736]
  40422c:	cbnz	w9, 404288 <tigetstr@plt+0x2b58>
  404230:	tbnz	w8, #7, 40423c <tigetstr@plt+0x2b0c>
  404234:	mov	w9, #0x1                   	// #1
  404238:	b	404278 <tigetstr@plt+0x2b48>
  40423c:	and	w9, w8, #0xff
  404240:	and	w10, w9, #0xe0
  404244:	cmp	w10, #0xc0
  404248:	b.ne	404254 <tigetstr@plt+0x2b24>  // b.any
  40424c:	mov	w9, #0x2                   	// #2
  404250:	b	404278 <tigetstr@plt+0x2b48>
  404254:	and	w10, w9, #0xf0
  404258:	cmp	w10, #0xe0
  40425c:	b.ne	404268 <tigetstr@plt+0x2b38>  // b.any
  404260:	mov	w9, #0x3                   	// #3
  404264:	b	404278 <tigetstr@plt+0x2b48>
  404268:	and	w9, w9, #0xf8
  40426c:	cmp	w9, #0xf0
  404270:	mov	w9, #0x4                   	// #4
  404274:	csinc	w9, w9, wzr, eq  // eq = none
  404278:	ldr	w10, [x25, #608]
  40427c:	str	w9, [x28, #736]
  404280:	add	w10, w10, #0x1
  404284:	str	w10, [x25, #608]
  404288:	ldrb	w10, [x20, #684]
  40428c:	sub	w9, w9, #0x1
  404290:	str	w9, [x28, #736]
  404294:	tbnz	w10, #0, 404214 <tigetstr@plt+0x2ae4>
  404298:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  40429c:	ldr	w9, [x25, #608]
  4042a0:	ldr	w10, [x10, #448]
  4042a4:	cmp	w9, w10
  4042a8:	b.le	404214 <tigetstr@plt+0x2ae4>
  4042ac:	add	w8, w10, #0x1
  4042b0:	cmp	w9, w8
  4042b4:	b.ne	404220 <tigetstr@plt+0x2af0>  // b.any
  4042b8:	mov	w0, #0x2b                  	// #43
  4042bc:	b	404218 <tigetstr@plt+0x2ae8>
  4042c0:	ldr	w8, [x28, #736]
  4042c4:	cbnz	w8, 4042dc <tigetstr@plt+0x2bac>
  4042c8:	ldr	w9, [x25, #608]
  4042cc:	mov	w8, #0x1                   	// #1
  4042d0:	str	w8, [x28, #736]
  4042d4:	add	w9, w9, #0x1
  4042d8:	str	w9, [x25, #608]
  4042dc:	ldrb	w9, [x20, #684]
  4042e0:	sub	w8, w8, #0x1
  4042e4:	str	w8, [x28, #736]
  4042e8:	tbz	w9, #0, 4042fc <tigetstr@plt+0x2bcc>
  4042ec:	ldr	x1, [x26, #640]
  4042f0:	mov	w0, #0x2b                  	// #43
  4042f4:	bl	401460 <putc@plt>
  4042f8:	b	404318 <tigetstr@plt+0x2be8>
  4042fc:	ldr	w8, [x25, #608]
  404300:	ldr	w9, [x27, #448]
  404304:	cmp	w8, w9
  404308:	b.le	4042ec <tigetstr@plt+0x2bbc>
  40430c:	add	w9, w9, #0x1
  404310:	cmp	w8, w9
  404314:	b.eq	4042ec <tigetstr@plt+0x2bbc>  // b.none
  404318:	ldr	x1, [x26, #640]
  40431c:	mov	w0, #0xa                   	// #10
  404320:	bl	401460 <putc@plt>
  404324:	mov	w8, #0x1                   	// #1
  404328:	str	w8, [x25, #608]
  40432c:	adrp	x9, 415000 <tigetstr@plt+0x138d0>
  404330:	ldur	x8, [x29, #-8]
  404334:	ldr	x9, [x9, #3536]
  404338:	cmp	x9, x8
  40433c:	b.ne	40445c <tigetstr@plt+0x2d2c>  // b.any
  404340:	ldp	x20, x19, [sp, #144]
  404344:	ldp	x22, x21, [sp, #128]
  404348:	ldp	x24, x23, [sp, #112]
  40434c:	ldp	x26, x25, [sp, #96]
  404350:	ldp	x28, x27, [sp, #80]
  404354:	ldp	x29, x30, [sp, #64]
  404358:	add	sp, sp, #0xa0
  40435c:	ret
  404360:	mov	w9, #0xcccd                	// #52429
  404364:	movk	w9, #0xcccc, lsl #16
  404368:	mov	w22, #0x6667                	// #26215
  40436c:	umull	x8, w8, w9
  404370:	movk	w22, #0x6666, lsl #16
  404374:	mov	w23, #0xa                   	// #10
  404378:	lsr	x24, x8, #35
  40437c:	b	4043ac <tigetstr@plt+0x2c7c>
  404380:	and	w0, w8, #0xff
  404384:	ldr	x1, [x26, #640]
  404388:	bl	401460 <putc@plt>
  40438c:	smull	x8, w24, w22
  404390:	lsr	x10, x8, #63
  404394:	asr	x8, x8, #34
  404398:	add	w9, w24, #0x9
  40439c:	add	w8, w8, w10
  4043a0:	cmp	w9, #0x12
  4043a4:	mov	w24, w8
  4043a8:	b.ls	4036c8 <tigetstr@plt+0x1f98>  // b.plast
  4043ac:	sdiv	w8, w19, w24
  4043b0:	smull	x10, w8, w22
  4043b4:	ldr	w9, [x28, #736]
  4043b8:	lsr	x11, x10, #63
  4043bc:	asr	x10, x10, #34
  4043c0:	add	w10, w10, w11
  4043c4:	msub	w8, w10, w23, w8
  4043c8:	add	w8, w8, #0x30
  4043cc:	cbnz	w9, 404428 <tigetstr@plt+0x2cf8>
  4043d0:	tbnz	w8, #7, 4043dc <tigetstr@plt+0x2cac>
  4043d4:	mov	w9, #0x1                   	// #1
  4043d8:	b	404418 <tigetstr@plt+0x2ce8>
  4043dc:	and	w9, w8, #0xff
  4043e0:	and	w10, w9, #0xe0
  4043e4:	cmp	w10, #0xc0
  4043e8:	b.ne	4043f4 <tigetstr@plt+0x2cc4>  // b.any
  4043ec:	mov	w9, #0x2                   	// #2
  4043f0:	b	404418 <tigetstr@plt+0x2ce8>
  4043f4:	and	w10, w9, #0xf0
  4043f8:	cmp	w10, #0xe0
  4043fc:	b.ne	404408 <tigetstr@plt+0x2cd8>  // b.any
  404400:	mov	w9, #0x3                   	// #3
  404404:	b	404418 <tigetstr@plt+0x2ce8>
  404408:	and	w9, w9, #0xf8
  40440c:	cmp	w9, #0xf0
  404410:	mov	w9, #0x4                   	// #4
  404414:	csinc	w9, w9, wzr, eq  // eq = none
  404418:	ldr	w10, [x25, #608]
  40441c:	str	w9, [x28, #736]
  404420:	add	w10, w10, #0x1
  404424:	str	w10, [x25, #608]
  404428:	ldrb	w10, [x20, #684]
  40442c:	sub	w9, w9, #0x1
  404430:	str	w9, [x28, #736]
  404434:	tbnz	w10, #0, 404380 <tigetstr@plt+0x2c50>
  404438:	ldr	w9, [x25, #608]
  40443c:	ldr	w10, [x27, #448]
  404440:	cmp	w9, w10
  404444:	b.le	404380 <tigetstr@plt+0x2c50>
  404448:	add	w8, w10, #0x1
  40444c:	cmp	w9, w8
  404450:	b.ne	40438c <tigetstr@plt+0x2c5c>  // b.any
  404454:	mov	w0, #0x2b                  	// #43
  404458:	b	404384 <tigetstr@plt+0x2c54>
  40445c:	bl	401570 <__stack_chk_fail@plt>
  404460:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404464:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  404468:	adrp	x3, 405000 <tigetstr@plt+0x38d0>
  40446c:	add	x0, x0, #0x991
  404470:	add	x1, x1, #0x99e
  404474:	add	x3, x3, #0x9ab
  404478:	mov	w2, #0x292                 	// #658
  40447c:	bl	4016b0 <__assert_fail@plt>
  404480:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404484:	add	x0, x0, #0x9ee
  404488:	bl	401420 <perror@plt>
  40448c:	mov	w0, #0x1                   	// #1
  404490:	bl	401400 <exit@plt>
  404494:	stp	x29, x30, [sp, #-48]!
  404498:	stp	x22, x21, [sp, #16]
  40449c:	stp	x20, x19, [sp, #32]
  4044a0:	mov	x29, sp
  4044a4:	cbz	x0, 404524 <tigetstr@plt+0x2df4>
  4044a8:	ldr	w8, [x0, #92]
  4044ac:	mov	w19, w1
  4044b0:	mov	x20, x0
  4044b4:	cmp	w8, w1
  4044b8:	b.ne	404508 <tigetstr@plt+0x2dd8>  // b.any
  4044bc:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  4044c0:	ldrb	w8, [x21, #720]
  4044c4:	cmp	w8, #0x1
  4044c8:	b.ne	4044dc <tigetstr@plt+0x2dac>  // b.any
  4044cc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4044d0:	ldr	x1, [x8, #640]
  4044d4:	mov	w0, #0xa                   	// #10
  4044d8:	bl	401460 <putc@plt>
  4044dc:	mov	w2, #0x1                   	// #1
  4044e0:	mov	w3, #0x1                   	// #1
  4044e4:	mov	w4, #0x1                   	// #1
  4044e8:	mov	x0, x20
  4044ec:	mov	w1, wzr
  4044f0:	mov	w5, w19
  4044f4:	mov	w6, wzr
  4044f8:	mov	w22, #0x1                   	// #1
  4044fc:	bl	402adc <tigetstr@plt+0x13ac>
  404500:	strb	w22, [x21, #720]
  404504:	b	404524 <tigetstr@plt+0x2df4>
  404508:	ldr	x20, [x20, #168]
  40450c:	cbz	x20, 404524 <tigetstr@plt+0x2df4>
  404510:	ldr	x0, [x20]
  404514:	mov	w1, w19
  404518:	bl	404494 <tigetstr@plt+0x2d64>
  40451c:	ldr	x20, [x20, #8]
  404520:	cbnz	x20, 404510 <tigetstr@plt+0x2de0>
  404524:	ldp	x20, x19, [sp, #32]
  404528:	ldp	x22, x21, [sp, #16]
  40452c:	ldp	x29, x30, [sp], #48
  404530:	ret
  404534:	sub	sp, sp, #0x70
  404538:	stp	x29, x30, [sp, #16]
  40453c:	stp	x28, x27, [sp, #32]
  404540:	stp	x26, x25, [sp, #48]
  404544:	stp	x24, x23, [sp, #64]
  404548:	stp	x22, x21, [sp, #80]
  40454c:	stp	x20, x19, [sp, #96]
  404550:	add	x29, sp, #0x10
  404554:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404558:	ldr	x20, [x8, #728]
  40455c:	mov	w24, w6
  404560:	mov	x25, x5
  404564:	mov	w26, w4
  404568:	mov	w23, w2
  40456c:	mov	w19, w1
  404570:	mov	x1, x0
  404574:	mov	w22, w7
  404578:	mov	w27, w3
  40457c:	stur	w7, [x29, #-4]
  404580:	str	w3, [sp, #8]
  404584:	cbz	x20, 40459c <tigetstr@plt+0x2e6c>
  404588:	ldr	w8, [x20, #84]
  40458c:	cmp	w8, w19
  404590:	b.eq	4045f4 <tigetstr@plt+0x2ec4>  // b.none
  404594:	ldr	x20, [x20, #184]
  404598:	cbnz	x20, 404588 <tigetstr@plt+0x2e58>
  40459c:	mov	x0, x1
  4045a0:	mov	w1, w19
  4045a4:	mov	w2, w26
  4045a8:	bl	4047c8 <tigetstr@plt+0x3098>
  4045ac:	mov	x20, x0
  4045b0:	cbz	x25, 404724 <tigetstr@plt+0x2ff4>
  4045b4:	cbz	w24, 404674 <tigetstr@plt+0x2f44>
  4045b8:	cmp	w24, #0x2
  4045bc:	str	wzr, [x20, #80]
  4045c0:	b.lt	404724 <tigetstr@plt+0x2ff4>  // b.tstop
  4045c4:	mov	w28, wzr
  4045c8:	mov	x8, xzr
  4045cc:	sub	w9, w24, #0x1
  4045d0:	b	4045e0 <tigetstr@plt+0x2eb0>
  4045d4:	add	x8, x8, #0x1
  4045d8:	cmp	x9, x8
  4045dc:	b.eq	404680 <tigetstr@plt+0x2f50>  // b.none
  4045e0:	ldrb	w10, [x25, x8]
  4045e4:	cbnz	w10, 4045d4 <tigetstr@plt+0x2ea4>
  4045e8:	add	w28, w28, #0x1
  4045ec:	str	w28, [x20, #80]
  4045f0:	b	4045d4 <tigetstr@plt+0x2ea4>
  4045f4:	mov	w2, #0x42                  	// #66
  4045f8:	mov	x0, x20
  4045fc:	bl	4016a0 <strncpy@plt>
  404600:	strb	wzr, [x20, #65]
  404604:	str	w26, [x20, #92]
  404608:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40460c:	ldrb	w8, [x8, #688]
  404610:	tbnz	w8, #0, 4045b0 <tigetstr@plt+0x2e80>
  404614:	ldr	x21, [x20, #176]
  404618:	cbz	x21, 4045b0 <tigetstr@plt+0x2e80>
  40461c:	ldr	x22, [x21, #168]!
  404620:	cbnz	x22, 404634 <tigetstr@plt+0x2f04>
  404624:	b	4045b0 <tigetstr@plt+0x2e80>
  404628:	add	x21, x22, #0x8
  40462c:	mov	x22, x28
  404630:	cbz	x28, 4045b0 <tigetstr@plt+0x2e80>
  404634:	ldr	x28, [x22, #8]
  404638:	cbz	x28, 4045b0 <tigetstr@plt+0x2e80>
  40463c:	ldr	x26, [x22]
  404640:	ldr	x27, [x28]
  404644:	mov	x0, x26
  404648:	mov	x1, x27
  40464c:	bl	4015f0 <strcmp@plt>
  404650:	cmp	w0, #0x1
  404654:	b.lt	404628 <tigetstr@plt+0x2ef8>  // b.tstop
  404658:	str	x27, [x22]
  40465c:	ldr	x8, [x21]
  404660:	ldr	x8, [x8, #8]
  404664:	str	x26, [x8]
  404668:	ldr	x22, [x21]
  40466c:	ldr	x28, [x22, #8]
  404670:	b	404628 <tigetstr@plt+0x2ef8>
  404674:	mov	w8, #0xffffffff            	// #-1
  404678:	str	w8, [x20, #80]
  40467c:	b	404724 <tigetstr@plt+0x2ff4>
  404680:	cbz	w28, 404724 <tigetstr@plt+0x2ff4>
  404684:	sbfiz	x0, x28, #3, #32
  404688:	bl	4014d0 <malloc@plt>
  40468c:	str	x0, [x20, #72]
  404690:	cbz	x0, 4047b4 <tigetstr@plt+0x3084>
  404694:	mov	x26, x0
  404698:	mov	x0, x25
  40469c:	bl	4013f0 <strlen@plt>
  4046a0:	add	x8, x25, x0
  4046a4:	add	x27, x8, #0x1
  4046a8:	sub	w8, w25, w27
  4046ac:	add	w8, w8, w24
  4046b0:	sxtw	x25, w8
  4046b4:	mov	x0, x25
  4046b8:	bl	4014d0 <malloc@plt>
  4046bc:	str	x0, [x26]
  4046c0:	cbz	x0, 4047b4 <tigetstr@plt+0x3084>
  4046c4:	mov	x1, x27
  4046c8:	mov	x2, x25
  4046cc:	mov	x24, x0
  4046d0:	bl	4013e0 <memcpy@plt>
  4046d4:	cmp	w28, #0x2
  4046d8:	b.lt	404724 <tigetstr@plt+0x2ff4>  // b.tstop
  4046dc:	mov	x0, x24
  4046e0:	bl	4013f0 <strlen@plt>
  4046e4:	add	x8, x24, x0
  4046e8:	add	x24, x8, #0x1
  4046ec:	cmp	w28, #0x2
  4046f0:	str	x24, [x26, #8]
  4046f4:	b.eq	404724 <tigetstr@plt+0x2ff4>  // b.none
  4046f8:	sxtw	x21, w28
  4046fc:	mov	w22, #0x2                   	// #2
  404700:	ldr	x25, [x20, #72]
  404704:	mov	x0, x24
  404708:	bl	4013f0 <strlen@plt>
  40470c:	add	x8, x24, x0
  404710:	add	x24, x8, #0x1
  404714:	str	x24, [x25, x22, lsl #3]
  404718:	add	x22, x22, #0x1
  40471c:	cmp	x22, x21
  404720:	b.lt	404700 <tigetstr@plt+0x2fd0>  // b.tstop
  404724:	ldur	w8, [x29, #-4]
  404728:	cmp	w19, w23
  40472c:	csel	w1, wzr, w23, eq  // eq = none
  404730:	tst	w8, #0xff
  404734:	ldr	w8, [sp, #8]
  404738:	str	w8, [x20, #88]
  40473c:	b.eq	40474c <tigetstr@plt+0x301c>  // b.none
  404740:	ldrb	w8, [x20, #160]
  404744:	orr	w8, w8, #0x2
  404748:	strb	w8, [x20, #160]
  40474c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404750:	ldr	x21, [x8, #728]
  404754:	cbz	x21, 40476c <tigetstr@plt+0x303c>
  404758:	ldr	w8, [x21, #84]
  40475c:	cmp	w8, w1
  404760:	b.eq	404780 <tigetstr@plt+0x3050>  // b.none
  404764:	ldr	x21, [x21, #184]
  404768:	cbnz	x21, 404758 <tigetstr@plt+0x3028>
  40476c:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404770:	add	x0, x0, #0x988
  404774:	mov	w2, wzr
  404778:	bl	4047c8 <tigetstr@plt+0x3098>
  40477c:	mov	x21, x0
  404780:	cbz	w19, 404794 <tigetstr@plt+0x3064>
  404784:	mov	x0, x21
  404788:	mov	x1, x20
  40478c:	bl	404a2c <tigetstr@plt+0x32fc>
  404790:	str	x21, [x20, #176]
  404794:	ldp	x20, x19, [sp, #96]
  404798:	ldp	x22, x21, [sp, #80]
  40479c:	ldp	x24, x23, [sp, #64]
  4047a0:	ldp	x26, x25, [sp, #48]
  4047a4:	ldp	x28, x27, [sp, #32]
  4047a8:	ldp	x29, x30, [sp, #16]
  4047ac:	add	sp, sp, #0x70
  4047b0:	ret
  4047b4:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  4047b8:	add	x0, x0, #0x8fa
  4047bc:	bl	401420 <perror@plt>
  4047c0:	mov	w0, #0x1                   	// #1
  4047c4:	bl	401400 <exit@plt>
  4047c8:	sub	sp, sp, #0xf0
  4047cc:	stp	x29, x30, [sp, #192]
  4047d0:	stp	x22, x21, [sp, #208]
  4047d4:	stp	x20, x19, [sp, #224]
  4047d8:	add	x29, sp, #0xc0
  4047dc:	adrp	x8, 415000 <tigetstr@plt+0x138d0>
  4047e0:	ldr	x8, [x8, #3536]
  4047e4:	mov	x22, x0
  4047e8:	mov	w0, #0xc0                  	// #192
  4047ec:	mov	w21, w2
  4047f0:	mov	w20, w1
  4047f4:	stur	x8, [x29, #-8]
  4047f8:	bl	4014d0 <malloc@plt>
  4047fc:	cbz	x0, 404a18 <tigetstr@plt+0x32e8>
  404800:	mov	w2, #0x42                  	// #66
  404804:	mov	x1, x22
  404808:	mov	x19, x0
  40480c:	bl	4016a0 <strncpy@plt>
  404810:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  404814:	ldr	x8, [x22, #728]
  404818:	str	w21, [x0, #92]
  40481c:	adrp	x21, 405000 <tigetstr@plt+0x38d0>
  404820:	add	x21, x21, #0x8eb
  404824:	adrp	x4, 405000 <tigetstr@plt+0x38d0>
  404828:	strb	wzr, [x0, #65]
  40482c:	strb	wzr, [x0, #160]
  404830:	stp	wzr, w20, [x0, #80]
  404834:	str	xzr, [x0, #72]
  404838:	str	xzr, [x0, #96]
  40483c:	stp	xzr, xzr, [x0, #168]
  404840:	str	x8, [x0, #184]
  404844:	add	x4, x4, #0x332
  404848:	add	x0, sp, #0x4
  40484c:	mov	w1, #0x32                  	// #50
  404850:	mov	x2, x21
  404854:	mov	w3, w20
  404858:	bl	401480 <snprintf@plt>
  40485c:	add	x1, sp, #0x4
  404860:	add	x2, sp, #0x38
  404864:	mov	w0, wzr
  404868:	bl	4016e0 <__xstat@plt>
  40486c:	ldr	x8, [sp, #64]
  404870:	cmp	w0, #0x0
  404874:	adrp	x4, 405000 <tigetstr@plt+0x38d0>
  404878:	add	x4, x4, #0x339
  40487c:	csel	x8, x8, xzr, eq  // eq = none
  404880:	add	x0, sp, #0x4
  404884:	mov	w1, #0x32                  	// #50
  404888:	mov	x2, x21
  40488c:	mov	w3, w20
  404890:	str	x8, [x19, #104]
  404894:	bl	401480 <snprintf@plt>
  404898:	add	x1, sp, #0x4
  40489c:	add	x2, sp, #0x38
  4048a0:	mov	w0, wzr
  4048a4:	bl	4016e0 <__xstat@plt>
  4048a8:	ldr	x8, [sp, #64]
  4048ac:	cmp	w0, #0x0
  4048b0:	adrp	x4, 405000 <tigetstr@plt+0x38d0>
  4048b4:	add	x4, x4, #0x33d
  4048b8:	csel	x8, x8, xzr, eq  // eq = none
  4048bc:	add	x0, sp, #0x4
  4048c0:	mov	w1, #0x32                  	// #50
  4048c4:	mov	x2, x21
  4048c8:	mov	w3, w20
  4048cc:	str	x8, [x19, #112]
  4048d0:	bl	401480 <snprintf@plt>
  4048d4:	add	x1, sp, #0x4
  4048d8:	add	x2, sp, #0x38
  4048dc:	mov	w0, wzr
  4048e0:	bl	4016e0 <__xstat@plt>
  4048e4:	ldr	x8, [sp, #64]
  4048e8:	cmp	w0, #0x0
  4048ec:	adrp	x4, 405000 <tigetstr@plt+0x38d0>
  4048f0:	add	x4, x4, #0x341
  4048f4:	csel	x8, x8, xzr, eq  // eq = none
  4048f8:	add	x0, sp, #0x4
  4048fc:	mov	w1, #0x32                  	// #50
  404900:	mov	x2, x21
  404904:	mov	w3, w20
  404908:	str	x8, [x19, #120]
  40490c:	bl	401480 <snprintf@plt>
  404910:	add	x1, sp, #0x4
  404914:	add	x2, sp, #0x38
  404918:	mov	w0, wzr
  40491c:	bl	4016e0 <__xstat@plt>
  404920:	ldr	x8, [sp, #64]
  404924:	cmp	w0, #0x0
  404928:	adrp	x4, 405000 <tigetstr@plt+0x38d0>
  40492c:	add	x4, x4, #0x1c7
  404930:	csel	x8, x8, xzr, eq  // eq = none
  404934:	add	x0, sp, #0x4
  404938:	mov	w1, #0x32                  	// #50
  40493c:	mov	x2, x21
  404940:	mov	w3, w20
  404944:	str	x8, [x19, #128]
  404948:	bl	401480 <snprintf@plt>
  40494c:	add	x1, sp, #0x4
  404950:	add	x2, sp, #0x38
  404954:	mov	w0, wzr
  404958:	bl	4016e0 <__xstat@plt>
  40495c:	ldr	x8, [sp, #64]
  404960:	cmp	w0, #0x0
  404964:	adrp	x4, 405000 <tigetstr@plt+0x38d0>
  404968:	add	x4, x4, #0x345
  40496c:	csel	x8, x8, xzr, eq  // eq = none
  404970:	add	x0, sp, #0x4
  404974:	mov	w1, #0x32                  	// #50
  404978:	mov	x2, x21
  40497c:	mov	w3, w20
  404980:	str	x8, [x19, #136]
  404984:	bl	401480 <snprintf@plt>
  404988:	add	x1, sp, #0x4
  40498c:	add	x2, sp, #0x38
  404990:	mov	w0, wzr
  404994:	bl	4016e0 <__xstat@plt>
  404998:	ldr	x8, [sp, #64]
  40499c:	cmp	w0, #0x0
  4049a0:	adrp	x4, 405000 <tigetstr@plt+0x38d0>
  4049a4:	add	x4, x4, #0x34a
  4049a8:	csel	x8, x8, xzr, eq  // eq = none
  4049ac:	add	x0, sp, #0x4
  4049b0:	mov	w1, #0x32                  	// #50
  4049b4:	mov	x2, x21
  4049b8:	mov	w3, w20
  4049bc:	str	x8, [x19, #144]
  4049c0:	bl	401480 <snprintf@plt>
  4049c4:	add	x1, sp, #0x4
  4049c8:	add	x2, sp, #0x38
  4049cc:	mov	w0, wzr
  4049d0:	bl	4016e0 <__xstat@plt>
  4049d4:	ldr	x8, [sp, #64]
  4049d8:	cmp	w0, #0x0
  4049dc:	str	x19, [x22, #728]
  4049e0:	adrp	x9, 415000 <tigetstr@plt+0x138d0>
  4049e4:	csel	x8, x8, xzr, eq  // eq = none
  4049e8:	str	x8, [x19, #152]
  4049ec:	ldur	x8, [x29, #-8]
  4049f0:	ldr	x9, [x9, #3536]
  4049f4:	cmp	x9, x8
  4049f8:	b.ne	404a14 <tigetstr@plt+0x32e4>  // b.any
  4049fc:	mov	x0, x19
  404a00:	ldp	x20, x19, [sp, #224]
  404a04:	ldp	x22, x21, [sp, #208]
  404a08:	ldp	x29, x30, [sp, #192]
  404a0c:	add	sp, sp, #0xf0
  404a10:	ret
  404a14:	bl	401570 <__stack_chk_fail@plt>
  404a18:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404a1c:	add	x0, x0, #0x8fa
  404a20:	bl	401420 <perror@plt>
  404a24:	mov	w0, #0x1                   	// #1
  404a28:	bl	401400 <exit@plt>
  404a2c:	stp	x29, x30, [sp, #-64]!
  404a30:	stp	x24, x23, [sp, #16]
  404a34:	stp	x22, x21, [sp, #32]
  404a38:	stp	x20, x19, [sp, #48]
  404a3c:	mov	x29, sp
  404a40:	mov	x19, x0
  404a44:	mov	w0, #0x10                  	// #16
  404a48:	mov	x21, x1
  404a4c:	bl	4014d0 <malloc@plt>
  404a50:	cbz	x0, 404ae0 <tigetstr@plt+0x33b0>
  404a54:	str	x21, [x0]
  404a58:	ldr	x23, [x19, #168]!
  404a5c:	mov	x20, x0
  404a60:	cbz	x23, 404ac0 <tigetstr@plt+0x3390>
  404a64:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404a68:	ldrb	w24, [x8, #688]
  404a6c:	b	404a90 <tigetstr@plt+0x3360>
  404a70:	ldr	w8, [x22, #84]
  404a74:	ldr	w9, [x21, #84]
  404a78:	cmp	w8, w9
  404a7c:	b.gt	404ac0 <tigetstr@plt+0x3390>
  404a80:	ldr	x8, [x23, #8]!
  404a84:	mov	x19, x23
  404a88:	mov	x23, x8
  404a8c:	cbz	x8, 404ac0 <tigetstr@plt+0x3390>
  404a90:	ldr	x22, [x23]
  404a94:	cbnz	w24, 404a70 <tigetstr@plt+0x3340>
  404a98:	mov	x0, x22
  404a9c:	mov	x1, x21
  404aa0:	bl	4015f0 <strcmp@plt>
  404aa4:	cmp	w0, #0x0
  404aa8:	b.gt	404ac0 <tigetstr@plt+0x3390>
  404aac:	cbnz	w0, 404a80 <tigetstr@plt+0x3350>
  404ab0:	ldr	w8, [x22, #92]
  404ab4:	ldr	w9, [x21, #92]
  404ab8:	cmp	w8, w9
  404abc:	b.ls	404a80 <tigetstr@plt+0x3350>  // b.plast
  404ac0:	ldr	x8, [x19]
  404ac4:	str	x8, [x20, #8]
  404ac8:	str	x20, [x19]
  404acc:	ldp	x20, x19, [sp, #48]
  404ad0:	ldp	x22, x21, [sp, #32]
  404ad4:	ldp	x24, x23, [sp, #16]
  404ad8:	ldp	x29, x30, [sp], #64
  404adc:	ret
  404ae0:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404ae4:	add	x0, x0, #0x8fa
  404ae8:	bl	401420 <perror@plt>
  404aec:	mov	w0, #0x1                   	// #1
  404af0:	bl	401400 <exit@plt>
  404af4:	stp	x29, x30, [sp, #-32]!
  404af8:	stp	x20, x19, [sp, #16]
  404afc:	mov	x29, sp
  404b00:	mov	x19, x1
  404b04:	mov	x20, x0
  404b08:	bl	4015f0 <strcmp@plt>
  404b0c:	cbz	w0, 404b20 <tigetstr@plt+0x33f0>
  404b10:	mov	w0, wzr
  404b14:	ldp	x20, x19, [sp, #16]
  404b18:	ldp	x29, x30, [sp], #32
  404b1c:	ret
  404b20:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404b24:	ldrb	w8, [x8, #716]
  404b28:	cmp	w8, #0x1
  404b2c:	b.ne	404b40 <tigetstr@plt+0x3410>  // b.any
  404b30:	ldr	w8, [x20, #92]
  404b34:	ldr	w9, [x19, #92]
  404b38:	cmp	w8, w9
  404b3c:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404b40:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404b44:	ldrb	w8, [x8, #704]
  404b48:	cmp	w8, #0x1
  404b4c:	b.ne	404bc0 <tigetstr@plt+0x3490>  // b.any
  404b50:	ldr	x8, [x20, #104]
  404b54:	ldr	x9, [x19, #104]
  404b58:	cmp	x8, x9
  404b5c:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404b60:	ldr	x8, [x20, #112]
  404b64:	ldr	x9, [x19, #112]
  404b68:	cmp	x8, x9
  404b6c:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404b70:	ldr	x8, [x20, #120]
  404b74:	ldr	x9, [x19, #120]
  404b78:	cmp	x8, x9
  404b7c:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404b80:	ldr	x8, [x20, #128]
  404b84:	ldr	x9, [x19, #128]
  404b88:	cmp	x8, x9
  404b8c:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404b90:	ldr	x8, [x20, #136]
  404b94:	ldr	x9, [x19, #136]
  404b98:	cmp	x8, x9
  404b9c:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404ba0:	ldr	x8, [x20, #144]
  404ba4:	ldr	x9, [x19, #144]
  404ba8:	cmp	x8, x9
  404bac:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404bb0:	ldr	x8, [x20, #152]
  404bb4:	ldr	x9, [x19, #152]
  404bb8:	cmp	x8, x9
  404bbc:	b.ne	404b10 <tigetstr@plt+0x33e0>  // b.any
  404bc0:	ldr	x20, [x20, #168]
  404bc4:	ldr	x19, [x19, #168]
  404bc8:	cmp	x20, #0x0
  404bcc:	cset	w8, ne  // ne = any
  404bd0:	cmp	x19, #0x0
  404bd4:	cset	w9, ne  // ne = any
  404bd8:	cbz	x19, 404c10 <tigetstr@plt+0x34e0>
  404bdc:	cbz	x20, 404c10 <tigetstr@plt+0x34e0>
  404be0:	ldr	x0, [x20]
  404be4:	ldr	x1, [x19]
  404be8:	bl	404af4 <tigetstr@plt+0x33c4>
  404bec:	cbz	w0, 404b14 <tigetstr@plt+0x33e4>
  404bf0:	ldr	x20, [x20, #8]
  404bf4:	ldr	x19, [x19, #8]
  404bf8:	cmp	x20, #0x0
  404bfc:	cset	w8, ne  // ne = any
  404c00:	cmp	x19, #0x0
  404c04:	cset	w9, ne  // ne = any
  404c08:	cbz	x19, 404c10 <tigetstr@plt+0x34e0>
  404c0c:	cbnz	x20, 404be0 <tigetstr@plt+0x34b0>
  404c10:	orr	w8, w9, w8
  404c14:	eor	w0, w8, #0x1
  404c18:	b	404b14 <tigetstr@plt+0x33e4>
  404c1c:	nop
  404c20:	stp	x29, x30, [sp, #-64]!
  404c24:	mov	x29, sp
  404c28:	stp	x19, x20, [sp, #16]
  404c2c:	adrp	x20, 415000 <tigetstr@plt+0x138d0>
  404c30:	add	x20, x20, #0xdc8
  404c34:	stp	x21, x22, [sp, #32]
  404c38:	adrp	x21, 415000 <tigetstr@plt+0x138d0>
  404c3c:	add	x21, x21, #0xdc0
  404c40:	sub	x20, x20, x21
  404c44:	mov	w22, w0
  404c48:	stp	x23, x24, [sp, #48]
  404c4c:	mov	x23, x1
  404c50:	mov	x24, x2
  404c54:	bl	4013a8 <memcpy@plt-0x38>
  404c58:	cmp	xzr, x20, asr #3
  404c5c:	b.eq	404c88 <tigetstr@plt+0x3558>  // b.none
  404c60:	asr	x20, x20, #3
  404c64:	mov	x19, #0x0                   	// #0
  404c68:	ldr	x3, [x21, x19, lsl #3]
  404c6c:	mov	x2, x24
  404c70:	add	x19, x19, #0x1
  404c74:	mov	x1, x23
  404c78:	mov	w0, w22
  404c7c:	blr	x3
  404c80:	cmp	x20, x19
  404c84:	b.ne	404c68 <tigetstr@plt+0x3538>  // b.any
  404c88:	ldp	x19, x20, [sp, #16]
  404c8c:	ldp	x21, x22, [sp, #32]
  404c90:	ldp	x23, x24, [sp, #48]
  404c94:	ldp	x29, x30, [sp], #64
  404c98:	ret
  404c9c:	nop
  404ca0:	ret

Disassembly of section .fini:

0000000000404ca4 <.fini>:
  404ca4:	stp	x29, x30, [sp, #-16]!
  404ca8:	mov	x29, sp
  404cac:	ldp	x29, x30, [sp], #16
  404cb0:	ret
