// Seed: 994197790
module module_0;
  reg id_1;
  always_latch id_2 <= 1;
  always id_1 <= id_1;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input wand id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output logic id_7,
    input tri1 id_8,
    output wand id_9,
    input supply1 id_10
);
  tri0 id_12;
  assign id_0.id_2 = id_4;
  tri1 id_13;
  id_14(
      .id_0(-1)
  );
  wire id_15, id_16, id_17;
  always
    case (1)
      1: ;
      id_12: return id_13 ** -1'h0;
      -1'd0: id_7 <= {1};
    endcase
  wire id_18;
  wire id_19;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
