

================================================================
== Vivado HLS Report for 'Loop_1_proc346'
================================================================
* Date:           Tue Apr  9 23:31:51 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.234 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   118785|   118785| 0.594 ms | 0.594 ms |  118785|  118785|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   118784|   118784|        29|          -|          -|  4096|    no    |
        | + Loop 1.1  |       27|       27|         9|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1230|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     314|    354|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    134|    -|
|Register         |        -|      -|     495|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     809|   1718|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_ashr_54ns_32ns_54_2_1_U2  |myproject_axi_ashr_54ns_32ns_54_2_1  |        0|      0|  214|  216|    0|
    |myproject_axi_fpext_32ns_64_3_1_U1      |myproject_axi_fpext_32ns_64_3_1      |        0|      0|  100|  138|    0|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                   |                                     |        0|      0|  314|  354|    0|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln581_fu_331_p2       |     +    |      0|  0|   12|           5|          12|
    |i_fu_192_p2               |     +    |      0|  0|   17|          13|           1|
    |j_fu_204_p2               |     +    |      0|  0|   10|           2|           1|
    |F2_fu_319_p2              |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_301_p2         |     -    |      0|  0|   61|           1|          54|
    |sub_ln203_1_fu_565_p2     |     -    |      0|  0|   15|           6|           6|
    |sub_ln203_fu_539_p2       |     -    |      0|  0|   15|           6|           6|
    |sub_ln581_fu_337_p2       |     -    |      0|  0|   12|           4|          12|
    |and_ln203_1_fu_632_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln203_2_fu_638_p2     |    and   |      0|  0|   48|          48|          48|
    |and_ln203_fu_620_p2       |    and   |      0|  0|   48|          48|          48|
    |and_ln581_fu_422_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_480_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_439_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_433_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_456_p2       |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op45  |    and   |      0|  0|    2|           1|           1|
    |icmp_ln17_fu_186_p2       |   icmp   |      0|  0|   13|          13|          14|
    |icmp_ln203_fu_533_p2      |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln20_fu_198_p2       |   icmp   |      0|  0|    8|           2|           2|
    |icmp_ln571_fu_314_p2      |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_325_p2      |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln582_fu_351_p2      |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln585_fu_374_p2      |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_379_p2      |   icmp   |      0|  0|   11|           8|           1|
    |lshr_ln203_fu_614_p2      |   lshr   |      0|  0|  150|           2|          48|
    |ap_block_state1           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state3           |    or    |      0|  0|    2|           1|           1|
    |ctype_data_V_1_fu_644_p2  |    or    |      0|  0|   48|          48|          48|
    |empty_219_fu_527_p2       |    or    |      0|  0|    6|           6|           4|
    |is_last_fu_219_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln581_fu_445_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_412_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln603_1_fu_485_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_2_fu_490_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_462_p2        |    or    |      0|  0|    2|           1|           1|
    |man_V_2_fu_307_p3         |  select  |      0|  0|   54|           1|          54|
    |select_ln203_1_fu_581_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln203_2_fu_560_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln203_3_fu_602_p3  |  select  |      0|  0|   48|           1|          48|
    |select_ln203_fu_555_p3    |  select  |      0|  0|    6|           1|           6|
    |select_ln588_fu_404_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_468_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_2_fu_513_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_3_fu_545_p3  |  select  |      0|  0|   16|           1|          16|
    |select_ln603_fu_506_p3    |  select  |      0|  0|   16|           1|          16|
    |sh_amt_fu_343_p3          |  select  |      0|  0|   12|           1|          12|
    |shl_ln203_1_fu_608_p2     |    shl   |      0|  0|  150|           2|          48|
    |shl_ln203_fu_575_p2       |    shl   |      0|  0|  150|          48|          48|
    |shl_ln604_fu_501_p2       |    shl   |      0|  0|   35|          16|          16|
    |xor_ln203_fu_626_p2       |    xor   |      0|  0|   48|           2|          48|
    |xor_ln571_fu_475_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_450_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_416_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_427_p2       |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0| 1230|         473|         766|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  53|         12|    1|         12|
    |ap_done                    |   9|          2|    1|          2|
    |i_0_i_reg_149              |   9|          2|   13|         26|
    |in_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |in_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |in_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n           |   9|          2|    1|          2|
    |is_last_1_fu_120           |   9|          2|    1|          2|
    |j_0_i_reg_160              |   9|          2|    2|          4|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 134|         30|   23|         56|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |and_ln585_reg_756       |   1|   0|    1|          0|
    |and_ln603_reg_761       |   1|   0|    1|          0|
    |ap_CS_fsm               |  11|   0|   11|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ashr_ln586_reg_777      |  54|   0|   54|          0|
    |ctype_data_V_fu_124     |  48|   0|   48|          0|
    |empty_219_reg_799       |   2|   0|    6|          4|
    |exp_tmp_V_reg_700       |  11|   0|   11|          0|
    |i_0_i_reg_149           |  13|   0|   13|          0|
    |i_reg_671               |  13|   0|   13|          0|
    |icmp_ln203_reg_805      |   1|   0|    1|          0|
    |icmp_ln571_reg_715      |   1|   0|    1|          0|
    |icmp_ln581_reg_721      |   1|   0|    1|          0|
    |icmp_ln582_reg_734      |   1|   0|    1|          0|
    |in_data_tmp_reg_684     |  32|   0|   32|          0|
    |is_last_1_fu_120        |   1|   0|    1|          0|
    |j_0_i_reg_160           |   2|   0|    2|          0|
    |j_reg_679               |   2|   0|    2|          0|
    |man_V_2_reg_710         |  54|   0|   54|          0|
    |or_ln603_2_reg_782      |   1|   0|    1|          0|
    |or_ln603_reg_766        |   1|   0|    1|          0|
    |p_Result_s_reg_695      |   1|   0|    1|          0|
    |select_ln603_1_reg_772  |  16|   0|   16|          0|
    |select_ln603_2_reg_787  |  16|   0|   16|          0|
    |sh_amt_reg_727          |  12|   0|   12|          0|
    |shl_ln203_reg_823       |  48|   0|   48|          0|
    |shl_ln_reg_792          |   2|   0|    6|          4|
    |start_once_reg          |   1|   0|    1|          0|
    |sub_ln203_1_reg_818     |   6|   0|    6|          0|
    |sub_ln203_reg_813       |   2|   0|    6|          4|
    |tmp_96_reg_746          |   8|   0|    8|          0|
    |trunc_ln556_reg_690     |  63|   0|   63|          0|
    |trunc_ln565_reg_705     |  52|   0|   52|          0|
    |trunc_ln583_reg_740     |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 495|   0|  507|         12|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|start_out                   | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|start_write                 | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|ap_return                   | out |    1| ap_ctrl_hs |    Loop_1_proc346   | return value |
|in_local_V_data_0_V_din     | out |   16|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_write   | out |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_1_V_din     | out |   16|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_1_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_1_V_write   | out |    1|   ap_fifo  | in_local_V_data_1_V |    pointer   |
|in_local_V_data_2_V_din     | out |   16|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_local_V_data_2_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_local_V_data_2_V_write   | out |    1|   ap_fifo  | in_local_V_data_2_V |    pointer   |
|in_r_TLAST                  |  in |    1|    axis    |      in_last_V      |    pointer   |
|in_r_TVALID                 |  in |    1|    axis    |       in_data       |    pointer   |
|in_r_TREADY                 | out |    1|    axis    |       in_data       |    pointer   |
|in_r_TDATA                  |  in |   32|    axis    |       in_data       |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%is_last_1 = alloca i1"   --->   Operation 12 'alloca' 'is_last_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctype_data_V = alloca i48"   --->   Operation 13 'alloca' 'ctype_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_last_1"   --->   Operation 18 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_i = phi i13 [ 0, %newFuncRoot ], [ %i, %hls_label_0_end ]"   --->   Operation 20 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.09ns)   --->   "%icmp_ln17 = icmp eq i13 %i_0_i, -4096" [firmware/myproject_axi.cpp:17]   --->   Operation 21 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.67ns)   --->   "%i = add i13 %i_0_i, 1" [firmware/myproject_axi.cpp:17]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %myproject_axi_.exit.exitStub, label %hls_label_0_begin" [firmware/myproject_axi.cpp:17]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:17]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20]   --->   Operation 26 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%is_last_1_load = load i1* %is_last_1"   --->   Operation 27 'load' 'is_last_1_load' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret i1 %is_last_1_load"   --->   Operation 28 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %hls_label_0_begin ], [ %j, %_ifconv ]"   --->   Operation 29 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %j_0_i, -1" [firmware/myproject_axi.cpp:20]   --->   Operation 30 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 31 'speclooptripcount' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.56ns)   --->   "%j = add i2 %j_0_i, 1" [firmware/myproject_axi.cpp:20]   --->   Operation 32 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %hls_label_0_end, label %_ifconv" [firmware/myproject_axi.cpp:20]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%is_last_1_load_1 = load i1* %is_last_1" [firmware/myproject_axi.cpp:22]   --->   Operation 34 'load' 'is_last_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_218 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22]   --->   Operation 35 'read' 'empty_218' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node is_last)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_218, 0" [firmware/myproject_axi.cpp:22]   --->   Operation 36 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_218, 1" [firmware/myproject_axi.cpp:22]   --->   Operation 37 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 38 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 38 'fpext' 'd_assign' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%is_last = or i1 %in_last_V_tmp, %is_last_1_load_1" [firmware/myproject_axi.cpp:22]   --->   Operation 39 'or' 'is_last' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "store i1 %is_last, i1* %is_last_1" [firmware/myproject_axi.cpp:20]   --->   Operation 40 'store' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ctype_data_V_load = load i48* %ctype_data_V" [firmware/myproject_axi.cpp:24]   --->   Operation 41 'load' 'ctype_data_V_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_0_V = trunc i48 %ctype_data_V_load to i16" [firmware/myproject_axi.cpp:24]   --->   Operation 42 'trunc' 'tmp_data_0_V' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_1_V_9 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ctype_data_V_load, i32 16, i32 31)" [firmware/myproject_axi.cpp:24]   --->   Operation 43 'partselect' 'tmp_data_1_V_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_2_V_9 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %ctype_data_V_load, i32 32, i32 47)" [firmware/myproject_axi.cpp:24]   --->   Operation 44 'partselect' 'tmp_data_2_V_9' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %in_local_V_data_0_V, i16* %in_local_V_data_1_V, i16* %in_local_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9)" [firmware/myproject_axi.cpp:24]   --->   Operation 45 'write' <Predicate = (icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [firmware/myproject_axi.cpp:25]   --->   Operation 46 'specregionend' 'empty_216' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17]   --->   Operation 47 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 48 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 48 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 49 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:21]   --->   Operation 49 'fpext' 'd_assign' <Predicate = true> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:21]   --->   Operation 50 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:21]   --->   Operation 51 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:21]   --->   Operation 52 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:21]   --->   Operation 53 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:21]   --->   Operation 54 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.23>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:21]   --->   Operation 55 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:21]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp_s to i54" [firmware/myproject_axi.cpp:21]   --->   Operation 57 'zext' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_42" [firmware/myproject_axi.cpp:21]   --->   Operation 58 'sub' 'man_V_1' <Predicate = (p_Result_s)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_42" [firmware/myproject_axi.cpp:21]   --->   Operation 59 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 60 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:21]   --->   Operation 61 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [firmware/myproject_axi.cpp:21]   --->   Operation 62 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [firmware/myproject_axi.cpp:21]   --->   Operation 63 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [firmware/myproject_axi.cpp:21]   --->   Operation 64 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 65 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [firmware/myproject_axi.cpp:21]   --->   Operation 66 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 67 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [firmware/myproject_axi.cpp:21]   --->   Operation 68 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 69 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:21]   --->   Operation 70 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (1.55ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_96, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 71 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:21]   --->   Operation 72 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 73 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 74 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:21]   --->   Operation 75 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_97, i16 -1, i16 0" [firmware/myproject_axi.cpp:21]   --->   Operation 76 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 77 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:21]   --->   Operation 78 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 79 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:21]   --->   Operation 80 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:21]   --->   Operation 81 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:21]   --->   Operation 82 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 83 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:21]   --->   Operation 84 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:21]   --->   Operation 85 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:21]   --->   Operation 86 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [firmware/myproject_axi.cpp:21]   --->   Operation 87 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 88 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 88 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:21]   --->   Operation 89 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:21]   --->   Operation 90 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:21]   --->   Operation 91 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:21]   --->   Operation 92 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.98>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581_1 = sext i12 %sh_amt to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 93 'sext' 'sext_ln581_1' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [firmware/myproject_axi.cpp:21]   --->   Operation 94 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581_1" [firmware/myproject_axi.cpp:21]   --->   Operation 95 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [firmware/myproject_axi.cpp:21]   --->   Operation 96 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (3.98ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [firmware/myproject_axi.cpp:21]   --->   Operation 97 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %j_0_i, i4 0)" [firmware/myproject_axi.cpp:21]   --->   Operation 98 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_219 = or i6 %shl_ln, 15" [firmware/myproject_axi.cpp:21]   --->   Operation 99 'or' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.42ns)   --->   "%icmp_ln203 = icmp ugt i6 %shl_ln, %empty_219" [firmware/myproject_axi.cpp:21]   --->   Operation 100 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (1.82ns)   --->   "%sub_ln203 = sub i6 -17, %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 101 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.98>
ST_10 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [firmware/myproject_axi.cpp:21]   --->   Operation 102 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203 = zext i16 %select_ln603_3 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 103 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_1)   --->   "%select_ln203 = select i1 %icmp_ln203, i6 %shl_ln, i6 %empty_219" [firmware/myproject_axi.cpp:21]   --->   Operation 104 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i6 %sub_ln203, i6 %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 105 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln203_1 = sub i6 -17, %select_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 106 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_1 = zext i6 %select_ln203_2 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 107 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln203 = shl i48 %zext_ln203, %zext_ln203_1" [firmware/myproject_axi.cpp:21]   --->   Operation 108 'shl' 'shl_ln203' <Predicate = true> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.97>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%ctype_data_V_load_1 = load i48* %ctype_data_V" [firmware/myproject_axi.cpp:21]   --->   Operation 109 'load' 'ctype_data_V_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i6 %empty_219, i6 %shl_ln" [firmware/myproject_axi.cpp:21]   --->   Operation 110 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_2 = zext i6 %select_ln203_1 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 111 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_3 = zext i6 %sub_ln203_1 to i48" [firmware/myproject_axi.cpp:21]   --->   Operation 112 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%tmp_98 = call i48 @llvm.part.select.i48(i48 %shl_ln203, i32 47, i32 0)" [firmware/myproject_axi.cpp:21]   --->   Operation 113 'partselect' 'tmp_98' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i48 %tmp_98, i48 %shl_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 114 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i48 -1, %zext_ln203_2" [firmware/myproject_axi.cpp:21]   --->   Operation 115 'shl' 'shl_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i48 -1, %zext_ln203_3" [firmware/myproject_axi.cpp:21]   --->   Operation 116 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (2.94ns) (out node of the LUT)   --->   "%and_ln203 = and i48 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 117 'and' 'and_ln203' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%xor_ln203 = xor i48 %and_ln203, -1" [firmware/myproject_axi.cpp:21]   --->   Operation 118 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_1 = and i48 %ctype_data_V_load_1, %xor_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 119 'and' 'and_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node ctype_data_V_1)   --->   "%and_ln203_2 = and i48 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:21]   --->   Operation 120 'and' 'and_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (1.03ns) (out node of the LUT)   --->   "%ctype_data_V_1 = or i48 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:21]   --->   Operation 121 'or' 'ctype_data_V_1' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "store i48 %ctype_data_V_1, i48* %ctype_data_V" [firmware/myproject_axi.cpp:20]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "br label %1" [firmware/myproject_axi.cpp:20]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
is_last_1           (alloca           ) [ 011111111111]
ctype_data_V        (alloca           ) [ 001111111111]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
specinterface_ln0   (specinterface    ) [ 000000000000]
store_ln0           (store            ) [ 000000000000]
br_ln0              (br               ) [ 011111111111]
i_0_i               (phi              ) [ 001000000000]
icmp_ln17           (icmp             ) [ 001111111111]
empty               (speclooptripcount) [ 000000000000]
i                   (add              ) [ 011111111111]
br_ln17             (br               ) [ 000000000000]
tmp                 (specregionbegin  ) [ 000111111111]
br_ln20             (br               ) [ 001111111111]
is_last_1_load      (load             ) [ 000000000000]
ret_ln0             (ret              ) [ 000000000000]
j_0_i               (phi              ) [ 000111111100]
icmp_ln20           (icmp             ) [ 001111111111]
empty_217           (speclooptripcount) [ 000000000000]
j                   (add              ) [ 001111111111]
br_ln20             (br               ) [ 000000000000]
is_last_1_load_1    (load             ) [ 000000000000]
empty_218           (read             ) [ 000000000000]
in_last_V_tmp       (extractvalue     ) [ 000000000000]
in_data_tmp         (extractvalue     ) [ 000011110000]
is_last             (or               ) [ 000000000000]
store_ln20          (store            ) [ 000000000000]
ctype_data_V_load   (load             ) [ 000000000000]
tmp_data_0_V        (trunc            ) [ 000000000000]
tmp_data_1_V_9      (partselect       ) [ 000000000000]
tmp_data_2_V_9      (partselect       ) [ 000000000000]
write_ln24          (write            ) [ 000000000000]
empty_216           (specregionend    ) [ 000000000000]
br_ln17             (br               ) [ 011111111111]
d_assign            (fpext            ) [ 000000000000]
ireg_V              (bitcast          ) [ 000000000000]
trunc_ln556         (trunc            ) [ 000000100000]
p_Result_s          (bitselect        ) [ 000000100000]
exp_tmp_V           (partselect       ) [ 000000100000]
trunc_ln565         (trunc            ) [ 000000100000]
zext_ln461          (zext             ) [ 000000000000]
tmp_s               (bitconcatenate   ) [ 000000000000]
p_Result_42         (zext             ) [ 000000000000]
man_V_1             (sub              ) [ 000000000000]
man_V_2             (select           ) [ 000000011000]
icmp_ln571          (icmp             ) [ 000000011000]
F2                  (sub              ) [ 000000000000]
icmp_ln581          (icmp             ) [ 000000010000]
add_ln581           (add              ) [ 000000000000]
sub_ln581           (sub              ) [ 000000000000]
sh_amt              (select           ) [ 000000011100]
icmp_ln582          (icmp             ) [ 000000011000]
trunc_ln583         (trunc            ) [ 000000011100]
tmp_96              (partselect       ) [ 000000010000]
sext_ln581          (sext             ) [ 000000000000]
icmp_ln585          (icmp             ) [ 000000000000]
icmp_ln603          (icmp             ) [ 000000000000]
zext_ln586          (zext             ) [ 000000001000]
bitcast_ln696       (bitcast          ) [ 000000000000]
tmp_97              (bitselect        ) [ 000000000000]
select_ln588        (select           ) [ 000000000000]
or_ln582            (or               ) [ 000000000000]
xor_ln582           (xor              ) [ 000000000000]
and_ln581           (and              ) [ 000000000000]
xor_ln585           (xor              ) [ 000000000000]
and_ln585           (and              ) [ 000000001000]
and_ln585_1         (and              ) [ 000000000000]
or_ln581            (or               ) [ 000000000000]
xor_ln581           (xor              ) [ 000000000000]
and_ln603           (and              ) [ 000000001100]
or_ln603            (or               ) [ 000000001100]
select_ln603_1      (select           ) [ 000000001100]
ashr_ln586          (ashr             ) [ 000000000100]
xor_ln571           (xor              ) [ 000000000000]
and_ln582           (and              ) [ 000000000000]
or_ln603_1          (or               ) [ 000000000000]
or_ln603_2          (or               ) [ 000000000110]
sext_ln581_1        (sext             ) [ 000000000000]
trunc_ln586         (trunc            ) [ 000000000000]
shl_ln604           (shl              ) [ 000000000000]
select_ln603        (select           ) [ 000000000000]
select_ln603_2      (select           ) [ 000000000010]
shl_ln              (bitconcatenate   ) [ 000000000011]
empty_219           (or               ) [ 000000000011]
icmp_ln203          (icmp             ) [ 000000000011]
sub_ln203           (sub              ) [ 000000000010]
select_ln603_3      (select           ) [ 000000000000]
zext_ln203          (zext             ) [ 000000000000]
select_ln203        (select           ) [ 000000000000]
select_ln203_2      (select           ) [ 000000000000]
sub_ln203_1         (sub              ) [ 000000000001]
zext_ln203_1        (zext             ) [ 000000000000]
shl_ln203           (shl              ) [ 000000000001]
ctype_data_V_load_1 (load             ) [ 000000000000]
select_ln203_1      (select           ) [ 000000000000]
zext_ln203_2        (zext             ) [ 000000000000]
zext_ln203_3        (zext             ) [ 000000000000]
tmp_98              (partselect       ) [ 000000000000]
select_ln203_3      (select           ) [ 000000000000]
shl_ln203_1         (shl              ) [ 000000000000]
lshr_ln203          (lshr             ) [ 000000000000]
and_ln203           (and              ) [ 000000000000]
xor_ln203           (xor              ) [ 000000000000]
and_ln203_1         (and              ) [ 000000000000]
and_ln203_2         (and              ) [ 000000000000]
ctype_data_V_1      (or               ) [ 000000000000]
store_ln20          (store            ) [ 000000000000]
br_ln20             (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i48"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="is_last_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_last_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ctype_data_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctype_data_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_218_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="33" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_218/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln24_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="0" index="3" bw="16" slack="0"/>
<pin id="141" dir="0" index="4" bw="16" slack="0"/>
<pin id="142" dir="0" index="5" bw="16" slack="0"/>
<pin id="143" dir="0" index="6" bw="16" slack="0"/>
<pin id="144" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_0_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="1"/>
<pin id="151" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_0_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="13" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_0_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_0_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_last_1_load/2 is_last_1_load_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="48" slack="2"/>
<pin id="180" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctype_data_V_load/3 ctype_data_V_load_1/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln17_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="13" slack="0"/>
<pin id="188" dir="0" index="1" bw="13" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln20_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="in_last_V_tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="33" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="in_data_tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="33" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="is_last_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="is_last/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln20_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="2"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_data_0_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="48" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_data_1_V_9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="48" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V_9/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_data_2_V_9_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="48" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="0" index="3" bw="7" slack="0"/>
<pin id="251" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V_9/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ireg_V_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln556_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="exp_tmp_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln565_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln461_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="1"/>
<pin id="289" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="53" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="52" slack="1"/>
<pin id="294" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_Result_42_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="53" slack="0"/>
<pin id="299" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="man_V_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="53" slack="0"/>
<pin id="304" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="man_V_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="54" slack="0"/>
<pin id="310" dir="0" index="2" bw="54" slack="0"/>
<pin id="311" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln571_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="63" slack="1"/>
<pin id="316" dir="0" index="1" bw="63" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="F2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="0" index="1" bw="11" slack="0"/>
<pin id="322" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln581_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="12" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln581_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln581_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sh_amt_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="12" slack="0"/>
<pin id="346" dir="0" index="2" bw="12" slack="0"/>
<pin id="347" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln582_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln583_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="54" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_96_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="0" index="3" bw="5" slack="0"/>
<pin id="366" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln581_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln585_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="1"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln603_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln586_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="54" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="bitcast_ln696_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="4"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_97_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln588_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="0" index="2" bw="16" slack="0"/>
<pin id="408" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln582_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="1" slack="1"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln582_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln581_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="xor_ln585_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln585_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="and_ln585_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln581_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln581_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln603_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln603_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="select_ln603_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="0" index="2" bw="16" slack="1"/>
<pin id="472" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln571_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="2"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln582_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln603_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln603_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln581_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="3"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/9 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln586_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="54" slack="1"/>
<pin id="500" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="shl_ln604_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="3"/>
<pin id="503" dir="0" index="1" bw="12" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln603_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="2"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="16" slack="0"/>
<pin id="510" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln603_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="2"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="0" index="2" bw="16" slack="2"/>
<pin id="517" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="0" index="1" bw="2" slack="6"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="empty_219_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="6" slack="0"/>
<pin id="530" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_219/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln203_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="0"/>
<pin id="535" dir="0" index="1" bw="6" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sub_ln203_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="0" index="1" bw="6" slack="0"/>
<pin id="542" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln603_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="2"/>
<pin id="547" dir="0" index="1" bw="16" slack="1"/>
<pin id="548" dir="0" index="2" bw="16" slack="0"/>
<pin id="549" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln203_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="select_ln203_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="6" slack="1"/>
<pin id="558" dir="0" index="2" bw="6" slack="1"/>
<pin id="559" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln203_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="6" slack="1"/>
<pin id="563" dir="0" index="2" bw="6" slack="1"/>
<pin id="564" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_2/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln203_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln203_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="shl_ln203_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln203_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="2"/>
<pin id="583" dir="0" index="1" bw="6" slack="2"/>
<pin id="584" dir="0" index="2" bw="6" slack="2"/>
<pin id="585" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_1/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln203_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln203_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="1"/>
<pin id="592" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/11 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_98_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="48" slack="0"/>
<pin id="595" dir="0" index="1" bw="48" slack="1"/>
<pin id="596" dir="0" index="2" bw="7" slack="0"/>
<pin id="597" dir="0" index="3" bw="1" slack="0"/>
<pin id="598" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_98/11 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln203_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="2"/>
<pin id="604" dir="0" index="1" bw="48" slack="0"/>
<pin id="605" dir="0" index="2" bw="48" slack="1"/>
<pin id="606" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_3/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="shl_ln203_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln203_1/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lshr_ln203_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln203/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="and_ln203_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="48" slack="0"/>
<pin id="622" dir="0" index="1" bw="48" slack="0"/>
<pin id="623" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln203_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="48" slack="0"/>
<pin id="628" dir="0" index="1" bw="48" slack="0"/>
<pin id="629" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln203/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="and_ln203_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="48" slack="0"/>
<pin id="634" dir="0" index="1" bw="48" slack="0"/>
<pin id="635" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_1/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="and_ln203_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="48" slack="0"/>
<pin id="640" dir="0" index="1" bw="48" slack="0"/>
<pin id="641" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln203_2/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="ctype_data_V_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="48" slack="0"/>
<pin id="646" dir="0" index="1" bw="48" slack="0"/>
<pin id="647" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ctype_data_V_1/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln20_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="48" slack="0"/>
<pin id="652" dir="0" index="1" bw="48" slack="10"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/11 "/>
</bind>
</comp>

<comp id="655" class="1005" name="is_last_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_last_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="ctype_data_V_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="48" slack="2"/>
<pin id="664" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="ctype_data_V "/>
</bind>
</comp>

<comp id="671" class="1005" name="i_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="13" slack="0"/>
<pin id="673" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="679" class="1005" name="j_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="684" class="1005" name="in_data_tmp_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="690" class="1005" name="trunc_ln556_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="63" slack="1"/>
<pin id="692" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln556 "/>
</bind>
</comp>

<comp id="695" class="1005" name="p_Result_s_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="700" class="1005" name="exp_tmp_V_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="1"/>
<pin id="702" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp_V "/>
</bind>
</comp>

<comp id="705" class="1005" name="trunc_ln565_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="52" slack="1"/>
<pin id="707" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="710" class="1005" name="man_V_2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="54" slack="1"/>
<pin id="712" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln571_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln581_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="727" class="1005" name="sh_amt_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="1"/>
<pin id="729" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="734" class="1005" name="icmp_ln582_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln583_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_96_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln586_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="54" slack="1"/>
<pin id="753" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln586 "/>
</bind>
</comp>

<comp id="756" class="1005" name="and_ln585_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln585 "/>
</bind>
</comp>

<comp id="761" class="1005" name="and_ln603_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="2"/>
<pin id="763" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="766" class="1005" name="or_ln603_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="772" class="1005" name="select_ln603_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="2"/>
<pin id="774" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="ashr_ln586_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="54" slack="1"/>
<pin id="779" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln586 "/>
</bind>
</comp>

<comp id="782" class="1005" name="or_ln603_2_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="787" class="1005" name="select_ln603_2_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="1"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="shl_ln_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="1"/>
<pin id="794" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="799" class="1005" name="empty_219_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="1"/>
<pin id="801" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_219 "/>
</bind>
</comp>

<comp id="805" class="1005" name="icmp_ln203_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln203 "/>
</bind>
</comp>

<comp id="813" class="1005" name="sub_ln203_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="1"/>
<pin id="815" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="818" class="1005" name="sub_ln203_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="1"/>
<pin id="820" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_1 "/>
</bind>
</comp>

<comp id="823" class="1005" name="shl_ln203_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="48" slack="1"/>
<pin id="825" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln203 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="153" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="153" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="164" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="164" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="128" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="128" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="175" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="178" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="178" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="245"><net_src comp="235" pin="4"/><net_sink comp="136" pin=5"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="178" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="256"><net_src comp="246" pin="4"/><net_sink comp="136" pin=6"/></net>

<net id="260"><net_src comp="172" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="257" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="257" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="257" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="78" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="82" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="297" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="84" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="86" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="287" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="88" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="319" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="88" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="319" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="325" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="331" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="337" pin="2"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="319" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="88" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="307" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="92" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="343" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="94" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="96" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="378"><net_src comp="98" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="100" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="371" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="401"><net_src comp="102" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="58" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="104" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="106" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="374" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="80" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="422" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="422" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="374" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="412" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="379" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="439" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="433" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="404" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="498" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="108" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="160" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="110" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="112" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="519" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="114" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="519" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="106" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="545" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="569"><net_src comp="114" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="555" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="560" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="551" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="589"><net_src comp="581" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="599"><net_src comp="116" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="62" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="601"><net_src comp="18" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="607"><net_src comp="593" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="118" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="586" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="118" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="590" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="608" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="118" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="178" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="602" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="620" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="632" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="120" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="665"><net_src comp="124" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="674"><net_src comp="192" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="682"><net_src comp="204" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="687"><net_src comp="214" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="693"><net_src comp="261" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="698"><net_src comp="265" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="703"><net_src comp="273" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="708"><net_src comp="283" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="713"><net_src comp="307" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="718"><net_src comp="314" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="724"><net_src comp="325" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="730"><net_src comp="343" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="737"><net_src comp="351" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="739"><net_src comp="734" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="743"><net_src comp="357" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="749"><net_src comp="361" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="754"><net_src comp="384" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="759"><net_src comp="433" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="764"><net_src comp="456" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="769"><net_src comp="462" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="775"><net_src comp="468" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="780"><net_src comp="388" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="785"><net_src comp="490" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="790"><net_src comp="513" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="795"><net_src comp="519" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="802"><net_src comp="527" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="808"><net_src comp="533" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="816"><net_src comp="539" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="821"><net_src comp="565" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="826"><net_src comp="575" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="602" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_data_0_V | {3 }
	Port: in_local_V_data_1_V | {3 }
	Port: in_local_V_data_2_V | {3 }
	Port: in_last_V | {}
	Port: in_data | {}
 - Input state : 
	Port: Loop_1_proc346 : in_last_V | {3 }
	Port: Loop_1_proc346 : in_data | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		ret_ln0 : 1
	State 3
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		d_assign : 1
		is_last : 1
		store_ln20 : 1
		tmp_data_0_V : 1
		tmp_data_1_V_9 : 1
		tmp_data_2_V_9 : 1
		write_ln24 : 2
	State 4
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		trunc_ln565 : 2
	State 6
		p_Result_42 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		sh_amt : 3
		icmp_ln582 : 2
		trunc_ln583 : 4
		tmp_96 : 4
	State 7
		zext_ln586 : 1
		ashr_ln586 : 2
		tmp_97 : 1
		select_ln588 : 2
		xor_ln585 : 1
	State 8
	State 9
		shl_ln604 : 1
		select_ln603 : 2
		select_ln603_2 : 3
		empty_219 : 1
		icmp_ln203 : 1
		sub_ln203 : 1
	State 10
		zext_ln203 : 1
		sub_ln203_1 : 1
		zext_ln203_1 : 1
		shl_ln203 : 2
	State 11
		zext_ln203_2 : 1
		select_ln203_3 : 1
		shl_ln203_1 : 2
		lshr_ln203 : 1
		and_ln203 : 3
		xor_ln203 : 3
		and_ln203_1 : 3
		and_ln203_2 : 3
		ctype_data_V_1 : 3
		store_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   ashr   |        grp_fu_388       |    0    |   214   |   216   |
|----------|-------------------------|---------|---------|---------|
|   fpext  |        grp_fu_172       |    0    |   100   |   138   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_2_fu_307     |    0    |    0    |    54   |
|          |      sh_amt_fu_343      |    0    |    0    |    12   |
|          |   select_ln588_fu_404   |    0    |    0    |    16   |
|          |  select_ln603_1_fu_468  |    0    |    0    |    16   |
|          |   select_ln603_fu_506   |    0    |    0    |    16   |
|  select  |  select_ln603_2_fu_513  |    0    |    0    |    16   |
|          |  select_ln603_3_fu_545  |    0    |    0    |    16   |
|          |   select_ln203_fu_555   |    0    |    0    |    6    |
|          |  select_ln203_2_fu_560  |    0    |    0    |    6    |
|          |  select_ln203_1_fu_581  |    0    |    0    |    6    |
|          |  select_ln203_3_fu_602  |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln581_fu_422    |    0    |    0    |    2    |
|          |     and_ln585_fu_433    |    0    |    0    |    2    |
|          |    and_ln585_1_fu_439   |    0    |    0    |    2    |
|    and   |     and_ln603_fu_456    |    0    |    0    |    2    |
|          |     and_ln582_fu_480    |    0    |    0    |    2    |
|          |     and_ln203_fu_620    |    0    |    0    |    48   |
|          |    and_ln203_1_fu_632   |    0    |    0    |    48   |
|          |    and_ln203_2_fu_638   |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |      man_V_1_fu_301     |    0    |    0    |    60   |
|          |        F2_fu_319        |    0    |    0    |    12   |
|    sub   |     sub_ln581_fu_337    |    0    |    0    |    12   |
|          |     sub_ln203_fu_539    |    0    |    0    |    15   |
|          |    sub_ln203_1_fu_565   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln17_fu_186    |    0    |    0    |    13   |
|          |     icmp_ln20_fu_198    |    0    |    0    |    8    |
|          |    icmp_ln571_fu_314    |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_325    |    0    |    0    |    13   |
|          |    icmp_ln582_fu_351    |    0    |    0    |    13   |
|          |    icmp_ln585_fu_374    |    0    |    0    |    13   |
|          |    icmp_ln603_fu_379    |    0    |    0    |    11   |
|          |    icmp_ln203_fu_533    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln604_fu_501    |    0    |    0    |    35   |
|    shl   |     shl_ln203_fu_575    |    0    |    0    |    35   |
|          |    shl_ln203_1_fu_608   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |      is_last_fu_219     |    0    |    0    |    2    |
|          |     or_ln582_fu_412     |    0    |    0    |    2    |
|          |     or_ln581_fu_445     |    0    |    0    |    2    |
|    or    |     or_ln603_fu_462     |    0    |    0    |    2    |
|          |    or_ln603_1_fu_485    |    0    |    0    |    2    |
|          |    or_ln603_2_fu_490    |    0    |    0    |    2    |
|          |     empty_219_fu_527    |    0    |    0    |    0    |
|          |  ctype_data_V_1_fu_644  |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln582_fu_416    |    0    |    0    |    2    |
|          |     xor_ln585_fu_427    |    0    |    0    |    2    |
|    xor   |     xor_ln581_fu_450    |    0    |    0    |    2    |
|          |     xor_ln571_fu_475    |    0    |    0    |    2    |
|          |     xor_ln203_fu_626    |    0    |    0    |    48   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_192        |    0    |    0    |    17   |
|    add   |         j_fu_204        |    0    |    0    |    10   |
|          |     add_ln581_fu_331    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln203_fu_614    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   read   |  empty_218_read_fu_128  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln24_write_fu_136 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|extractvalue|   in_last_V_tmp_fu_210  |    0    |    0    |    0    |
|          |    in_data_tmp_fu_214   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   tmp_data_0_V_fu_230   |    0    |    0    |    0    |
|          |    trunc_ln556_fu_261   |    0    |    0    |    0    |
|   trunc  |    trunc_ln565_fu_283   |    0    |    0    |    0    |
|          |    trunc_ln583_fu_357   |    0    |    0    |    0    |
|          |    trunc_ln586_fu_498   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  tmp_data_1_V_9_fu_235  |    0    |    0    |    0    |
|          |  tmp_data_2_V_9_fu_246  |    0    |    0    |    0    |
|partselect|     exp_tmp_V_fu_273    |    0    |    0    |    0    |
|          |      tmp_96_fu_361      |    0    |    0    |    0    |
|          |      tmp_98_fu_593      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_265    |    0    |    0    |    0    |
|          |      tmp_97_fu_396      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln461_fu_287    |    0    |    0    |    0    |
|          |    p_Result_42_fu_297   |    0    |    0    |    0    |
|          |    zext_ln586_fu_384    |    0    |    0    |    0    |
|   zext   |    zext_ln203_fu_551    |    0    |    0    |    0    |
|          |   zext_ln203_1_fu_571   |    0    |    0    |    0    |
|          |   zext_ln203_2_fu_586   |    0    |    0    |    0    |
|          |   zext_ln203_3_fu_590   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_290      |    0    |    0    |    0    |
|          |      shl_ln_fu_519      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_371    |    0    |    0    |    0    |
|          |   sext_ln581_1_fu_495   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |   314   |   1196  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   and_ln585_reg_756  |    1   |
|   and_ln603_reg_761  |    1   |
|  ashr_ln586_reg_777  |   54   |
| ctype_data_V_reg_662 |   48   |
|   empty_219_reg_799  |    6   |
|   exp_tmp_V_reg_700  |   11   |
|     i_0_i_reg_149    |   13   |
|       i_reg_671      |   13   |
|  icmp_ln203_reg_805  |    1   |
|  icmp_ln571_reg_715  |    1   |
|  icmp_ln581_reg_721  |    1   |
|  icmp_ln582_reg_734  |    1   |
|  in_data_tmp_reg_684 |   32   |
|   is_last_1_reg_655  |    1   |
|     j_0_i_reg_160    |    2   |
|       j_reg_679      |    2   |
|    man_V_2_reg_710   |   54   |
|  or_ln603_2_reg_782  |    1   |
|   or_ln603_reg_766   |    1   |
|  p_Result_s_reg_695  |    1   |
|select_ln603_1_reg_772|   16   |
|select_ln603_2_reg_787|   16   |
|    sh_amt_reg_727    |   12   |
|   shl_ln203_reg_823  |   48   |
|    shl_ln_reg_792    |    6   |
|  sub_ln203_1_reg_818 |    6   |
|   sub_ln203_reg_813  |    6   |
|    tmp_96_reg_746    |    8   |
|  trunc_ln556_reg_690 |   63   |
|  trunc_ln565_reg_705 |   52   |
|  trunc_ln583_reg_740 |   16   |
|  zext_ln586_reg_751  |   54   |
+----------------------+--------+
|         Total        |   548  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| j_0_i_reg_160 |  p0  |   2  |   2  |    4   ||    9    |
|   grp_fu_172  |  p0  |   2  |  32  |   64   ||    9    |
|   grp_fu_388  |  p1  |   2  |  32  |   64   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   132  ||  5.307  ||    27   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   314  |  1196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   548  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   862  |  1223  |
+-----------+--------+--------+--------+--------+
