// Seed: 2096678652
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic [-1  ==?  -1 : -1] id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd80,
    parameter id_4 = 32'd24,
    parameter id_7 = 32'd19,
    parameter id_9 = 32'd96
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  input wire _id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  input wire _id_4;
  inout wire id_3;
  output wire _id_2;
  output wire _id_1;
  module_0 modCall_1 (
      id_8,
      id_3
  );
  parameter id_9 = ~1;
  parameter id_10 = id_9;
  logic [id_4 : (  id_2  ||  id_7  &&  -1  )  &  id_9] id_11;
  ;
  always @(negedge -1) begin : LABEL_0
    assert (-1);
  end
endmodule
