module TestBuffer (
    input wire clk,
    output wire swap,
	 
	 output wire [9:0] position_x_new,
    output wire [9:0] position_y_new,
	 
    output reg [7:0] output_r,
    output reg [7:0] output_g,
	 output reg [7:0] output_b
);



reg [9:0] pos_x;
reg [9:0] pos_y;

// vinteger i;
//always @(posedge clk) begin
//	 for (i=0; i<200; i=i+1) frame_buffer[i][0] <= {8'b11111111, 8'b00000000, 8'b00000000}; // Red color;
//end

always @(posedge clk) begin
    for (pos_y = 0; pos_y < 480; pos_y = pos_y + 1) begin
        for (pos_x = 0; pos_x < 640; pos_x = pos_x + 1) begin
 
				swap <= 1'b0;
            output_r <= 8'b11111111;
            output_g <= 8'b11111111;
            output_b <= 8'b11111111;
            
            // If you want to output the current number to position outputs, uncomment the lines below
            position_x_new <= pos_x;
            position_y_new <= pos_y;
        end
    end
	 
	 swap <= 1'b1;
	 
	 
end


endmodule