#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 23 22:42:16 2024
# Process ID: 2092
# Current directory: D:/ZJUlesson/24Spring/CO/lab5/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20784 D:\ZJUlesson\24Spring\CO\lab5\SOC\OExp02-IP2SOC.xpr
# Log file: D:/ZJUlesson/24Spring/CO/lab5/SOC/vivado.log
# Journal file: D:/ZJUlesson/24Spring/CO/lab5/SOC\vivado.jou
# Running On: LAPTOP-24U2CQ3S, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16892 MB
#-----------------------------------------------------------
start_gui
open_project D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IPcore/Seg7_Dev'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/IPcore/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1513.949 ; gain = 350.113
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_IF.edf]
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/IF_reg_ID.edf]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 10:04:48 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 10:06:08 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 10:09:08 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 10:10:12 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 10:11:32 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 10:11:32 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 10:14:10 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B180D6A
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
import_files -norecurse {D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/Regfile.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU_ctrl.v D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ImmGen.v}
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_ID.edf]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 10:49:48 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 10:49:48 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B180D6A
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/new/PCPU.v]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 11:05:38 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 11:05:38 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/ID_reg_Ex.edf]
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Ex.edf]
import_files -norecurse D:/ZJUlesson/24Spring/CO/lab4/SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/ALU.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 11:32:07 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 11:32:07 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.edf]
open_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 11:35:24 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 11:35:24 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
close_hw_manager
set_property is_enabled true [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.edf]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 11:37:32 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 11:37:32 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B180D6A
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_Mem.edf]
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Pipeline_WB.edf]
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.edf]
set_property is_enabled false [get_files  D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Ex_reg_Mem.edf]
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/CSSTE_pipeline.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 12:21:49 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 12:21:49 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
WARNING: [filemgmt 20-1445] Cannot import file 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v
WARNING: [filemgmt 56-12] File 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 20-1445] Cannot import file 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v
WARNING: [filemgmt 56-12] File 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/imports/pipeline/Mem_reg_WB.v' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B/RAM_B.xci' is already up-to-date
[Fri May 24 12:25:30 2024] Launched synth_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/synth_1/runme.log
[Fri May 24 12:25:30 2024] Launched impl_1...
Run output will be captured here: D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B180D6A
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ZJUlesson/24Spring/CO/lab5/SOC/OExp02-IP2SOC.runs/impl_1/CSSTE_pipeline.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B180D6A
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 24 13:32:07 2024...
