
---------- Begin Simulation Statistics ----------
final_tick                                83059816500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684984                       # Number of bytes of host memory used
host_op_rate                                   232748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   430.49                       # Real time elapsed on the host
host_tick_rate                              192940821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083060                       # Number of seconds simulated
sim_ticks                                 83059816500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616742                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096263                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104328                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728755                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479155                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65354                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.661196                       # CPI: cycles per instruction
system.cpu.discardedOps                        190807                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615154                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408344                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002284                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33611403                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601976                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166119633                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132508230                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       769521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1539421                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            224                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53649                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21893                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59616                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       243263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 243263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35202304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35202304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83861                       # Request fanout histogram
system.membus.respLayer1.occupancy         1458957750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1041837000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            443314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       784759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          321                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       442871                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2308113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    384144896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              384340480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75765                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13734144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           845665                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000615                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024837                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 845146     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    518      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             845665                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3695434500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462554994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1993500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               685889                       # number of demand (read+write) hits
system.l2.demand_hits::total                   686033                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 144                       # number of overall hits
system.l2.overall_hits::.cpu.data              685889                       # number of overall hits
system.l2.overall_hits::total                  686033                       # number of overall hits
system.l2.demand_misses::.cpu.inst                299                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83568                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83867                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               299                       # number of overall misses
system.l2.overall_misses::.cpu.data             83568                       # number of overall misses
system.l2.overall_misses::total                 83867                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29806500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9873703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9903510000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29806500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9873703500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9903510000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           769457                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               769900                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          769457                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              769900                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.674944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.108606                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108932                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.674944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.108606                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108932                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99687.290970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118151.726738                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118085.897910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99687.290970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118151.726738                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118085.897910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53649                       # number of writebacks
system.l2.writebacks::total                     53649                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83861                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83861                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9037671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9064487500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9037671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9064487500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.674944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.108599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.674944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.108599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108925                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 89687.290970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108155.273928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108089.427744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 89687.290970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108155.273928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108089.427744                       # average overall mshr miss latency
system.l2.replacements                          75765                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       731110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           731110                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       731110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       731110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            266970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                266970                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           59616                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59616                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7484997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7484997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.182543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.182543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125553.500738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125553.500738                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        59616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59616                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6888847500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6888847500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.182543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115553.668478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115553.668478                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              299                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29806500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29806500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.674944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.674944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99687.290970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99687.290970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.674944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.674944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 89687.290970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89687.290970                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        418919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            418919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        23952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2388706000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2388706000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       442871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        442871                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.054083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99728.874415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99728.874415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        23946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2148823500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2148823500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.054070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89736.218993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89736.218993                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7971.885464                       # Cycle average of tags in use
system.l2.tags.total_refs                     1539118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83957                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.332218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.485906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        36.355991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7909.043567                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2808                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6240461                       # Number of tag accesses
system.l2.tags.data_accesses                  6240461                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          76544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21391616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21468160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        76544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13734144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13734144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        53649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              53649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            921553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257544706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             258466258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       921553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           921553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165352448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165352448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165352448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           921553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257544706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            423818707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    214596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    334162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003514878500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12742                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12742                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              469190                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202181                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83861                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53649                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214596                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     86                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            21020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13564                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12916404750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1676790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19204367250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38515.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57265.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   298162                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  186480                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                335444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214596                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   67986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.136541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   426.989337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.712125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2117      3.24%      3.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2108      3.23%      6.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29537     45.25%     51.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1518      2.33%     54.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5971      9.15%     63.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1451      2.22%     65.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3085      4.73%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          581      0.89%     71.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18909     28.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.317846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.757107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.970369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12733     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12742                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.839507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.759656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.734537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10162     79.75%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.28%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               65      0.51%     80.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               62      0.49%     81.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2170     17.03%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.75%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.06%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.12%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              124      0.97%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12742                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21462912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13732416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21468416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13734144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       258.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    258.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83059771500                       # Total gap between requests
system.mem_ctrls.avgGap                     604027.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        76544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21386368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13732416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 921552.722187870531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 257481522.367678254843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165331643.852114707232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       334248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       214596                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49014000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19155353250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2012023497750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40981.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57308.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9375866.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            231143220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            122840355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1193415300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          556853940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6556364880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13623433200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20422605120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42706656015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.167474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  52916575000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2773420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27369821500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            234991680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            124885860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1201026540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          563196240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6556364880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13726908720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20335467840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42742841760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.603133                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52689610750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2773420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27596785750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019249                       # number of overall hits
system.cpu.icache.overall_hits::total         7019249                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          443                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            443                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          443                       # number of overall misses
system.cpu.icache.overall_misses::total           443                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32757000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32757000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32757000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32757000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019692                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019692                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019692                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019692                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73943.566591                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73943.566591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73943.566591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73943.566591                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          321                       # number of writebacks
system.cpu.icache.writebacks::total               321                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          443                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32314000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32314000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72943.566591                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72943.566591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72943.566591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72943.566591                       # average overall mshr miss latency
system.cpu.icache.replacements                    321                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019249                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          443                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           443                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32757000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32757000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73943.566591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73943.566591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          443                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32314000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72943.566591                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72943.566591                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.605814                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019692                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15845.805869                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.605814                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039827                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51258474                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51258474                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51259281                       # number of overall hits
system.cpu.dcache.overall_hits::total        51259281                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       794061                       # number of overall misses
system.cpu.dcache.overall_misses::total        794061                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20629907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20629907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20629907000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20629907000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52044921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52044921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52053342                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52053342                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015255                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015255                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26231.782943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26231.782943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25980.254666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25980.254666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       731110                       # number of writebacks
system.cpu.dcache.writebacks::total            731110                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18970                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18970                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       767477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       769457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       769457                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18271266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18271266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18464253000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18464253000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23806.923856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23806.923856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23996.471538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23996.471538                       # average overall mshr miss latency
system.cpu.dcache.replacements                 769200                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40651683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40651683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       443152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        443152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8095418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8095418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41094835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41094835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18267.813301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18267.813301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       440891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       440891                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7486112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7486112500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16979.508541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16979.508541                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12534489000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12534489000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36512.297004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36512.297004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16709                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16709                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10785154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10785154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33023.932440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33023.932440                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7614                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7614                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.904168                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.904168                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    192986500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    192986500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97467.929293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97467.929293                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.970056                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            769456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.617658                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.970056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984258                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984258                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104876292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104876292                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83059816500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
