000023a4 t .divsi3_skip_div0_test
00002284 t .udivsi3_skip_div0_test
000023a4 T __aeabi_idiv
00002584 W __aeabi_idiv0
00002570 T __aeabi_idivmod
00002584 W __aeabi_ldiv0
00002284 T __aeabi_uidiv
00002390 T __aeabi_uidivmod
00003fb8 T __ARM_common_switch8
00001a70 N __ARM_grp_.debug_frame$__ARM_common_switch8
0000b4e4 N __ARM_grp_.debug_frame$101
000032a0 N __ARM_grp_.debug_frame$101
000048b4 N __ARM_grp_.debug_frame$101
0000530c N __ARM_grp_.debug_frame$101
0000e6a4 N __ARM_grp_.debug_frame$101
00019f2c N __ARM_grp_.debug_frame$101
0001754c N __ARM_grp_.debug_frame$101
00009ff8 N __ARM_grp_.debug_frame$101
000061f8 N __ARM_grp_.debug_frame$101
000137d0 N __ARM_grp_.debug_frame$101
00007fd4 N __ARM_grp_.debug_frame$101
00012518 N __ARM_grp_.debug_frame$101
00012564 N __ARM_grp_.debug_frame$104
0000e6e0 N __ARM_grp_.debug_frame$104
00008010 N __ARM_grp_.debug_frame$104
0000623c N __ARM_grp_.debug_frame$104
00019f74 N __ARM_grp_.debug_frame$104
00005358 N __ARM_grp_.debug_frame$104
0000b520 N __ARM_grp_.debug_frame$104
00004900 N __ARM_grp_.debug_frame$104
00017590 N __ARM_grp_.debug_frame$104
00013814 N __ARM_grp_.debug_frame$104
0000a03c N __ARM_grp_.debug_frame$104
00006288 N __ARM_grp_.debug_frame$107
00019fc0 N __ARM_grp_.debug_frame$107
00004948 N __ARM_grp_.debug_frame$107
0000805c N __ARM_grp_.debug_frame$107
0000539c N __ARM_grp_.debug_frame$107
00013858 N __ARM_grp_.debug_frame$107
0000b55c N __ARM_grp_.debug_frame$107
0000e71c N __ARM_grp_.debug_frame$107
000125a8 N __ARM_grp_.debug_frame$107
0000a080 N __ARM_grp_.debug_frame$107
000142c0 N __ARM_grp_.debug_frame$11
0001838c N __ARM_grp_.debug_frame$11
0000c678 N __ARM_grp_.debug_frame$11
00011308 N __ARM_grp_.debug_frame$11
00018494 N __ARM_grp_.debug_frame$11
00011080 N __ARM_grp_.debug_frame$11
0000ca90 N __ARM_grp_.debug_frame$11
00007864 N __ARM_grp_.debug_frame$11
00010e98 N __ARM_grp_.debug_frame$11
0001651c N __ARM_grp_.debug_frame$11
000113e8 N __ARM_grp_.debug_frame$11
0000f76c N __ARM_grp_.debug_frame$11
00018f9c N __ARM_grp_.debug_frame$11
00010c7c N __ARM_grp_.debug_frame$11
000016a4 N __ARM_grp_.debug_frame$11
00014088 N __ARM_grp_.debug_frame$11
00016370 N __ARM_grp_.debug_frame$11
000162a4 N __ARM_grp_.debug_frame$11
000038cc N __ARM_grp_.debug_frame$11
00010b18 N __ARM_grp_.debug_frame$11
00012d80 N __ARM_grp_.debug_frame$11
00011504 N __ARM_grp_.debug_frame$11
000146a0 N __ARM_grp_.debug_frame$11
000056e8 N __ARM_grp_.debug_frame$11
000104b0 N __ARM_grp_.debug_frame$11
00002330 N __ARM_grp_.debug_frame$11
00003354 N __ARM_grp_.debug_frame$11
0000df28 N __ARM_grp_.debug_frame$11
0000c498 N __ARM_grp_.debug_frame$11
00015db0 N __ARM_grp_.debug_frame$11
00010078 N __ARM_grp_.debug_frame$11
00014968 N __ARM_grp_.debug_frame$11
000196a0 N __ARM_grp_.debug_frame$11
00013a00 N __ARM_grp_.debug_frame$11
0000cf10 N __ARM_grp_.debug_frame$11
00011908 N __ARM_grp_.debug_frame$11
00019588 N __ARM_grp_.debug_frame$11
000194a4 N __ARM_grp_.debug_frame$11
0001598c N __ARM_grp_.debug_frame$11
00003a84 N __ARM_grp_.debug_frame$11
00017a4c N __ARM_grp_.debug_frame$11
0000c2ec N __ARM_grp_.debug_frame$11
000190d0 N __ARM_grp_.debug_frame$11
0000ff28 N __ARM_grp_.debug_frame$11
00014aec N __ARM_grp_.debug_frame$11
00014ca8 N __ARM_grp_.debug_frame$11
0000959c N __ARM_grp_.debug_frame$11
0001860c N __ARM_grp_.debug_frame$11
0000c06c N __ARM_grp_.debug_frame$11
00017978 N __ARM_grp_.debug_frame$11
0000fbac N __ARM_grp_.debug_frame$11
000167f0 N __ARM_grp_.debug_frame$11
00011c74 N __ARM_grp_.debug_frame$11
00003788 N __ARM_grp_.debug_frame$11
0000b888 N __ARM_grp_.debug_frame$11
000097e0 N __ARM_grp_.debug_frame$11
00014d74 N __ARM_grp_.debug_frame$11
00001b38 N __ARM_grp_.debug_frame$11
0001874c N __ARM_grp_.debug_frame$11
000168ac N __ARM_grp_.debug_frame$11
00016960 N __ARM_grp_.debug_frame$11
000024c4 N __ARM_grp_.debug_frame$11
00001d78 N __ARM_grp_.debug_frame$11
0000faec N __ARM_grp_.debug_frame$11
0000fa30 N __ARM_grp_.debug_frame$11
00004090 N __ARM_grp_.debug_frame$11
0000f5d8 N __ARM_grp_.debug_frame$11
00002748 N __ARM_grp_.debug_frame$11
00004af8 N __ARM_grp_.debug_frame$11
0001579c N __ARM_grp_.debug_frame$11
0000f2e4 N __ARM_grp_.debug_frame$11
00001f64 N __ARM_grp_.debug_frame$11
00015628 N __ARM_grp_.debug_frame$11
00017ff0 N __ARM_grp_.debug_frame$11
00012f80 N __ARM_grp_.debug_frame$11
0000ac3c N __ARM_grp_.debug_frame$11
000150f0 N __ARM_grp_.debug_frame$11
0000d0e4 N __ARM_grp_.debug_frame$11
0000a5cc N __ARM_grp_.debug_frame$11
00016c90 N __ARM_grp_.debug_frame$11
00017664 N __ARM_grp_.debug_frame$11
0000a6ac N __ARM_grp_.debug_frame$11
0000d88c N __ARM_grp_.debug_frame$11
0000a784 N __ARM_grp_.debug_frame$11
0000eb90 N __ARM_grp_.debug_frame$11
00002ad8 N __ARM_grp_.debug_frame$11
00003c80 N __ARM_grp_.debug_frame$11
0001a34c N __ARM_grp_.debug_frame$11
00015fd0 N __ARM_grp_.debug_frame$11
00005a0c N __ARM_grp_.debug_frame$11
000062cc N __ARM_grp_.debug_frame$110
0001a004 N __ARM_grp_.debug_frame$110
00004990 N __ARM_grp_.debug_frame$110
000053e0 N __ARM_grp_.debug_frame$110
0001389c N __ARM_grp_.debug_frame$110
0000b598 N __ARM_grp_.debug_frame$110
0000e758 N __ARM_grp_.debug_frame$110
000125f4 N __ARM_grp_.debug_frame$110
00008098 N __ARM_grp_.debug_frame$110
0000a0c4 N __ARM_grp_.debug_frame$110
000080ec N __ARM_grp_.debug_frame$113
0000b5d4 N __ARM_grp_.debug_frame$113
00012638 N __ARM_grp_.debug_frame$113
000138e0 N __ARM_grp_.debug_frame$113
00006310 N __ARM_grp_.debug_frame$113
0000e794 N __ARM_grp_.debug_frame$113
000049d4 N __ARM_grp_.debug_frame$113
0000542c N __ARM_grp_.debug_frame$113
0001a050 N __ARM_grp_.debug_frame$113
0000a108 N __ARM_grp_.debug_frame$113
00005474 N __ARM_grp_.debug_frame$116
0000a144 N __ARM_grp_.debug_frame$116
00004a18 N __ARM_grp_.debug_frame$116
0001a09c N __ARM_grp_.debug_frame$116
00008128 N __ARM_grp_.debug_frame$116
0001267c N __ARM_grp_.debug_frame$116
0000b610 N __ARM_grp_.debug_frame$116
00006358 N __ARM_grp_.debug_frame$116
00013924 N __ARM_grp_.debug_frame$116
0000e7d0 N __ARM_grp_.debug_frame$116
0000b64c N __ARM_grp_.debug_frame$119
0000639c N __ARM_grp_.debug_frame$119
0000e80c N __ARM_grp_.debug_frame$119
0000a18c N __ARM_grp_.debug_frame$119
000126c0 N __ARM_grp_.debug_frame$119
000054bc N __ARM_grp_.debug_frame$119
0001a0ec N __ARM_grp_.debug_frame$119
00008164 N __ARM_grp_.debug_frame$119
0001a130 N __ARM_grp_.debug_frame$122
000063e8 N __ARM_grp_.debug_frame$122
00012704 N __ARM_grp_.debug_frame$122
00005508 N __ARM_grp_.debug_frame$122
0000a1d0 N __ARM_grp_.debug_frame$122
0000e848 N __ARM_grp_.debug_frame$122
000081a0 N __ARM_grp_.debug_frame$122
0000b688 N __ARM_grp_.debug_frame$122
0000e884 N __ARM_grp_.debug_frame$125
000081e4 N __ARM_grp_.debug_frame$125
00005550 N __ARM_grp_.debug_frame$125
0000642c N __ARM_grp_.debug_frame$125
0001a16c N __ARM_grp_.debug_frame$125
0000a21c N __ARM_grp_.debug_frame$125
00012750 N __ARM_grp_.debug_frame$125
0000b6cc N __ARM_grp_.debug_frame$125
00008220 N __ARM_grp_.debug_frame$128
00005594 N __ARM_grp_.debug_frame$128
0000b708 N __ARM_grp_.debug_frame$128
0000a260 N __ARM_grp_.debug_frame$128
00006468 N __ARM_grp_.debug_frame$128
0000e8c0 N __ARM_grp_.debug_frame$128
00012794 N __ARM_grp_.debug_frame$128
0001a1b0 N __ARM_grp_.debug_frame$128
000127dc N __ARM_grp_.debug_frame$131
0000b744 N __ARM_grp_.debug_frame$131
0001a1f4 N __ARM_grp_.debug_frame$131
0000825c N __ARM_grp_.debug_frame$131
0000a2a4 N __ARM_grp_.debug_frame$131
000064b4 N __ARM_grp_.debug_frame$131
000055dc N __ARM_grp_.debug_frame$131
0000e8fc N __ARM_grp_.debug_frame$131
00005620 N __ARM_grp_.debug_frame$134
00012820 N __ARM_grp_.debug_frame$134
000082a0 N __ARM_grp_.debug_frame$134
0000a2e0 N __ARM_grp_.debug_frame$134
0001a238 N __ARM_grp_.debug_frame$134
0000b780 N __ARM_grp_.debug_frame$134
0000e938 N __ARM_grp_.debug_frame$134
000064f8 N __ARM_grp_.debug_frame$134
0001286c N __ARM_grp_.debug_frame$137
000082e4 N __ARM_grp_.debug_frame$137
00006534 N __ARM_grp_.debug_frame$137
0001a27c N __ARM_grp_.debug_frame$137
0000a324 N __ARM_grp_.debug_frame$137
0000b7bc N __ARM_grp_.debug_frame$137
0000e974 N __ARM_grp_.debug_frame$137
0000df64 N __ARM_grp_.debug_frame$14
00016ccc N __ARM_grp_.debug_frame$14
00001fa8 N __ARM_grp_.debug_frame$14
0000b8d4 N __ARM_grp_.debug_frame$14
0001a390 N __ARM_grp_.debug_frame$14
00018038 N __ARM_grp_.debug_frame$14
00012fc8 N __ARM_grp_.debug_frame$14
0000ac8c N __ARM_grp_.debug_frame$14
000149b8 N __ARM_grp_.debug_frame$14
0000c4d4 N __ARM_grp_.debug_frame$14
000146e4 N __ARM_grp_.debug_frame$14
0000a7c0 N __ARM_grp_.debug_frame$14
0000ebcc N __ARM_grp_.debug_frame$14
00002b1c N __ARM_grp_.debug_frame$14
00015134 N __ARM_grp_.debug_frame$14
0001566c N __ARM_grp_.debug_frame$14
00003acc N __ARM_grp_.debug_frame$14
0000f328 N __ARM_grp_.debug_frame$14
000176a0 N __ARM_grp_.debug_frame$14
00001dc4 N __ARM_grp_.debug_frame$14
00018648 N __ARM_grp_.debug_frame$14
00009828 N __ARM_grp_.debug_frame$14
0000f61c N __ARM_grp_.debug_frame$14
0000c330 N __ARM_grp_.debug_frame$14
0000c6b4 N __ARM_grp_.debug_frame$14
00014308 N __ARM_grp_.debug_frame$14
0000cad8 N __ARM_grp_.debug_frame$14
0000fc00 N __ARM_grp_.debug_frame$14
000157e8 N __ARM_grp_.debug_frame$14
00002378 N __ARM_grp_.debug_frame$14
000095d8 N __ARM_grp_.debug_frame$14
00014dc8 N __ARM_grp_.debug_frame$14
0000ff6c N __ARM_grp_.debug_frame$14
0001911c N __ARM_grp_.debug_frame$14
000159d0 N __ARM_grp_.debug_frame$14
000169a8 N __ARM_grp_.debug_frame$14
00015e00 N __ARM_grp_.debug_frame$14
0000278c N __ARM_grp_.debug_frame$14
00003cc8 N __ARM_grp_.debug_frame$14
00003918 N __ARM_grp_.debug_frame$14
000104f8 N __ARM_grp_.debug_frame$14
00003390 N __ARM_grp_.debug_frame$14
0001601c N __ARM_grp_.debug_frame$14
000016ec N __ARM_grp_.debug_frame$14
00012dcc N __ARM_grp_.debug_frame$14
00010b60 N __ARM_grp_.debug_frame$14
000140d4 N __ARM_grp_.debug_frame$14
00017a94 N __ARM_grp_.debug_frame$14
00010cc4 N __ARM_grp_.debug_frame$14
000163b8 N __ARM_grp_.debug_frame$14
0000cf4c N __ARM_grp_.debug_frame$14
000040cc N __ARM_grp_.debug_frame$14
0000f7bc N __ARM_grp_.debug_frame$14
00001b80 N __ARM_grp_.debug_frame$14
00010ee8 N __ARM_grp_.debug_frame$14
000037cc N __ARM_grp_.debug_frame$14
000078a0 N __ARM_grp_.debug_frame$14
00004b3c N __ARM_grp_.debug_frame$14
0000c0b4 N __ARM_grp_.debug_frame$14
000110d4 N __ARM_grp_.debug_frame$14
000183d0 N __ARM_grp_.debug_frame$14
00002500 N __ARM_grp_.debug_frame$14
000184d0 N __ARM_grp_.debug_frame$14
0000d8d0 N __ARM_grp_.debug_frame$14
00005a48 N __ARM_grp_.debug_frame$14
00011434 N __ARM_grp_.debug_frame$14
00016564 N __ARM_grp_.debug_frame$14
00011550 N __ARM_grp_.debug_frame$14
000196e8 N __ARM_grp_.debug_frame$14
00013a50 N __ARM_grp_.debug_frame$14
00011cc4 N __ARM_grp_.debug_frame$14
0000d128 N __ARM_grp_.debug_frame$14
00005730 N __ARM_grp_.debug_frame$14
0001194c N __ARM_grp_.debug_frame$14
00014b38 N __ARM_grp_.debug_frame$14
00018fe4 N __ARM_grp_.debug_frame$14
00018794 N __ARM_grp_.debug_frame$14
000100c4 N __ARM_grp_.debug_frame$14
0000e9b0 N __ARM_grp_.debug_frame$140
0000657c N __ARM_grp_.debug_frame$140
00008328 N __ARM_grp_.debug_frame$140
0000a368 N __ARM_grp_.debug_frame$140
000128b0 N __ARM_grp_.debug_frame$140
0000a3b0 N __ARM_grp_.debug_frame$143
0000e9ec N __ARM_grp_.debug_frame$143
000128f4 N __ARM_grp_.debug_frame$143
000065c0 N __ARM_grp_.debug_frame$143
0000836c N __ARM_grp_.debug_frame$143
0000660c N __ARM_grp_.debug_frame$146
0000ea28 N __ARM_grp_.debug_frame$146
000083a8 N __ARM_grp_.debug_frame$146
0001293c N __ARM_grp_.debug_frame$146
0000a3f4 N __ARM_grp_.debug_frame$146
0000ea64 N __ARM_grp_.debug_frame$149
0000a43c N __ARM_grp_.debug_frame$149
000083e4 N __ARM_grp_.debug_frame$149
00012984 N __ARM_grp_.debug_frame$149
00006648 N __ARM_grp_.debug_frame$149
0000eaa0 N __ARM_grp_.debug_frame$152
00008420 N __ARM_grp_.debug_frame$152
0000a480 N __ARM_grp_.debug_frame$152
0000668c N __ARM_grp_.debug_frame$152
000129c8 N __ARM_grp_.debug_frame$152
0000a4bc N __ARM_grp_.debug_frame$155
000066c8 N __ARM_grp_.debug_frame$155
0000eadc N __ARM_grp_.debug_frame$155
00012a18 N __ARM_grp_.debug_frame$155
0000845c N __ARM_grp_.debug_frame$155
00012a5c N __ARM_grp_.debug_frame$158
0000671c N __ARM_grp_.debug_frame$158
000084a4 N __ARM_grp_.debug_frame$158
0000a500 N __ARM_grp_.debug_frame$158
000084e0 N __ARM_grp_.debug_frame$161
00006760 N __ARM_grp_.debug_frame$161
00012aa0 N __ARM_grp_.debug_frame$161
0000679c N __ARM_grp_.debug_frame$164
00012ae4 N __ARM_grp_.debug_frame$164
0000851c N __ARM_grp_.debug_frame$164
00008558 N __ARM_grp_.debug_frame$167
000067f0 N __ARM_grp_.debug_frame$167
00012b28 N __ARM_grp_.debug_frame$167
000165b0 N __ARM_grp_.debug_frame$17
00001738 N __ARM_grp_.debug_frame$17
0000f804 N __ARM_grp_.debug_frame$17
0001972c N __ARM_grp_.debug_frame$17
0001053c N __ARM_grp_.debug_frame$17
00011d0c N __ARM_grp_.debug_frame$17
00010108 N __ARM_grp_.debug_frame$17
0000ffb0 N __ARM_grp_.debug_frame$17
00010bac N __ARM_grp_.debug_frame$17
00010d00 N __ARM_grp_.debug_frame$17
0000f664 N __ARM_grp_.debug_frame$17
00018514 N __ARM_grp_.debug_frame$17
0000f36c N __ARM_grp_.debug_frame$17
00018684 N __ARM_grp_.debug_frame$17
00016404 N __ARM_grp_.debug_frame$17
0000ec18 N __ARM_grp_.debug_frame$17
00011118 N __ARM_grp_.debug_frame$17
0000dfb0 N __ARM_grp_.debug_frame$17
00005a84 N __ARM_grp_.debug_frame$17
00010f30 N __ARM_grp_.debug_frame$17
00001e08 N __ARM_grp_.debug_frame$17
0000fc4c N __ARM_grp_.debug_frame$17
00001bbc N __ARM_grp_.debug_frame$17
000169ec N __ARM_grp_.debug_frame$17
00014124 N __ARM_grp_.debug_frame$17
0001301c N __ARM_grp_.debug_frame$17
00004b80 N __ARM_grp_.debug_frame$17
0000d170 N __ARM_grp_.debug_frame$17
0000576c N __ARM_grp_.debug_frame$17
000187d8 N __ARM_grp_.debug_frame$17
00004108 N __ARM_grp_.debug_frame$17
00003808 N __ARM_grp_.debug_frame$17
000176dc N __ARM_grp_.debug_frame$17
0000cf90 N __ARM_grp_.debug_frame$17
000078e4 N __ARM_grp_.debug_frame$17
00017ad8 N __ARM_grp_.debug_frame$17
00012e10 N __ARM_grp_.debug_frame$17
0000cb20 N __ARM_grp_.debug_frame$17
00013aa0 N __ARM_grp_.debug_frame$17
00016070 N __ARM_grp_.debug_frame$17
000027c8 N __ARM_grp_.debug_frame$17
00015e50 N __ARM_grp_.debug_frame$17
0000c6f8 N __ARM_grp_.debug_frame$17
0001434c N __ARM_grp_.debug_frame$17
00003964 N __ARM_grp_.debug_frame$17
000033dc N __ARM_grp_.debug_frame$17
00015a18 N __ARM_grp_.debug_frame$17
0000c520 N __ARM_grp_.debug_frame$17
0001472c N __ARM_grp_.debug_frame$17
00019168 N __ARM_grp_.debug_frame$17
00009614 N __ARM_grp_.debug_frame$17
00018080 N __ARM_grp_.debug_frame$17
0001582c N __ARM_grp_.debug_frame$17
0000c37c N __ARM_grp_.debug_frame$17
000149fc N __ARM_grp_.debug_frame$17
000115a0 N __ARM_grp_.debug_frame$17
0000253c N __ARM_grp_.debug_frame$17
000156b8 N __ARM_grp_.debug_frame$17
00014b84 N __ARM_grp_.debug_frame$17
00011998 N __ARM_grp_.debug_frame$17
00003d04 N __ARM_grp_.debug_frame$17
0000c100 N __ARM_grp_.debug_frame$17
0001a3d4 N __ARM_grp_.debug_frame$17
0000d90c N __ARM_grp_.debug_frame$17
0000b918 N __ARM_grp_.debug_frame$17
00014e0c N __ARM_grp_.debug_frame$17
00003b18 N __ARM_grp_.debug_frame$17
00016d10 N __ARM_grp_.debug_frame$17
0000acd4 N __ARM_grp_.debug_frame$17
000023bc N __ARM_grp_.debug_frame$17
0000a804 N __ARM_grp_.debug_frame$17
00001fe4 N __ARM_grp_.debug_frame$17
00015184 N __ARM_grp_.debug_frame$17
00002b60 N __ARM_grp_.debug_frame$17
00009870 N __ARM_grp_.debug_frame$17
0000682c N __ARM_grp_.debug_frame$170
0000859c N __ARM_grp_.debug_frame$170
00012b70 N __ARM_grp_.debug_frame$170
00012bac N __ARM_grp_.debug_frame$173
00006868 N __ARM_grp_.debug_frame$173
000085d8 N __ARM_grp_.debug_frame$173
000068ac N __ARM_grp_.debug_frame$176
00008614 N __ARM_grp_.debug_frame$176
00012be8 N __ARM_grp_.debug_frame$176
00012c2c N __ARM_grp_.debug_frame$179
000068e8 N __ARM_grp_.debug_frame$179
00008650 N __ARM_grp_.debug_frame$179
00006938 N __ARM_grp_.debug_frame$182
0000868c N __ARM_grp_.debug_frame$182
00012c70 N __ARM_grp_.debug_frame$182
00012cb4 N __ARM_grp_.debug_frame$185
0000698c N __ARM_grp_.debug_frame$185
000086c8 N __ARM_grp_.debug_frame$185
00008704 N __ARM_grp_.debug_frame$188
000069e0 N __ARM_grp_.debug_frame$188
00006a2c N __ARM_grp_.debug_frame$191
00008740 N __ARM_grp_.debug_frame$191
0000877c N __ARM_grp_.debug_frame$194
00006a70 N __ARM_grp_.debug_frame$194
00006ab4 N __ARM_grp_.debug_frame$197
000087c0 N __ARM_grp_.debug_frame$197
00014390 N __ARM_grp_.debug_frame$20
0000c73c N __ARM_grp_.debug_frame$20
00015e98 N __ARM_grp_.debug_frame$20
00015a60 N __ARM_grp_.debug_frame$20
0000c568 N __ARM_grp_.debug_frame$20
00014774 N __ARM_grp_.debug_frame$20
000180c4 N __ARM_grp_.debug_frame$20
00013af0 N __ARM_grp_.debug_frame$20
000160b4 N __ARM_grp_.debug_frame$20
0001a420 N __ARM_grp_.debug_frame$20
00017b20 N __ARM_grp_.debug_frame$20
0000c144 N __ARM_grp_.debug_frame$20
0000a848 N __ARM_grp_.debug_frame$20
0000cb68 N __ARM_grp_.debug_frame$20
00012e64 N __ARM_grp_.debug_frame$20
00002804 N __ARM_grp_.debug_frame$20
000039b0 N __ARM_grp_.debug_frame$20
000151c8 N __ARM_grp_.debug_frame$20
0000cfd4 N __ARM_grp_.debug_frame$20
00014bcc N __ARM_grp_.debug_frame$20
0001306c N __ARM_grp_.debug_frame$20
00015874 N __ARM_grp_.debug_frame$20
0001416c N __ARM_grp_.debug_frame$20
0000d948 N __ARM_grp_.debug_frame$20
0000dff8 N __ARM_grp_.debug_frame$20
0000ec54 N __ARM_grp_.debug_frame$20
00016450 N __ARM_grp_.debug_frame$20
0000f3a8 N __ARM_grp_.debug_frame$20
0000fca0 N __ARM_grp_.debug_frame$20
0001015c N __ARM_grp_.debug_frame$20
0000177c N __ARM_grp_.debug_frame$20
00010580 N __ARM_grp_.debug_frame$20
0000f848 N __ARM_grp_.debug_frame$20
00005ac0 N __ARM_grp_.debug_frame$20
00018550 N __ARM_grp_.debug_frame$20
000165fc N __ARM_grp_.debug_frame$20
00007920 N __ARM_grp_.debug_frame$20
00010d3c N __ARM_grp_.debug_frame$20
00003420 N __ARM_grp_.debug_frame$20
00018820 N __ARM_grp_.debug_frame$20
000191b4 N __ARM_grp_.debug_frame$20
0000c3b8 N __ARM_grp_.debug_frame$20
00009650 N __ARM_grp_.debug_frame$20
0000b95c N __ARM_grp_.debug_frame$20
00014e5c N __ARM_grp_.debug_frame$20
000098b8 N __ARM_grp_.debug_frame$20
00010f78 N __ARM_grp_.debug_frame$20
00001c0c N __ARM_grp_.debug_frame$20
00017718 N __ARM_grp_.debug_frame$20
00002578 N __ARM_grp_.debug_frame$20
00016a34 N __ARM_grp_.debug_frame$20
00004bc4 N __ARM_grp_.debug_frame$20
00002ba4 N __ARM_grp_.debug_frame$20
00011164 N __ARM_grp_.debug_frame$20
00011d60 N __ARM_grp_.debug_frame$20
00001e4c N __ARM_grp_.debug_frame$20
0000d1b4 N __ARM_grp_.debug_frame$20
00003d4c N __ARM_grp_.debug_frame$20
0000414c N __ARM_grp_.debug_frame$20
00003b60 N __ARM_grp_.debug_frame$20
000057b4 N __ARM_grp_.debug_frame$20
000023f8 N __ARM_grp_.debug_frame$20
00002030 N __ARM_grp_.debug_frame$20
000115f4 N __ARM_grp_.debug_frame$20
000119e4 N __ARM_grp_.debug_frame$20
0000ad20 N __ARM_grp_.debug_frame$20
00019780 N __ARM_grp_.debug_frame$20
00016d5c N __ARM_grp_.debug_frame$20
00008808 N __ARM_grp_.debug_frame$200
00006af8 N __ARM_grp_.debug_frame$200
0000884c N __ARM_grp_.debug_frame$203
00006b40 N __ARM_grp_.debug_frame$203
00008894 N __ARM_grp_.debug_frame$206
00006b88 N __ARM_grp_.debug_frame$206
000088d0 N __ARM_grp_.debug_frame$209
00006bcc N __ARM_grp_.debug_frame$209
0000890c N __ARM_grp_.debug_frame$212
00006c18 N __ARM_grp_.debug_frame$212
00008958 N __ARM_grp_.debug_frame$215
00006c5c N __ARM_grp_.debug_frame$215
0000899c N __ARM_grp_.debug_frame$218
00006ca0 N __ARM_grp_.debug_frame$218
000089f0 N __ARM_grp_.debug_frame$221
00006cdc N __ARM_grp_.debug_frame$221
00008a38 N __ARM_grp_.debug_frame$224
00006d18 N __ARM_grp_.debug_frame$224
00008a74 N __ARM_grp_.debug_frame$227
00006d54 N __ARM_grp_.debug_frame$227
00003d9c N __ARM_grp_.debug_frame$23
000147b8 N __ARM_grp_.debug_frame$23
0001810c N __ARM_grp_.debug_frame$23
000143d4 N __ARM_grp_.debug_frame$23
00013b40 N __ARM_grp_.debug_frame$23
00004190 N __ARM_grp_.debug_frame$23
000130bc N __ARM_grp_.debug_frame$23
000017d0 N __ARM_grp_.debug_frame$23
00004c08 N __ARM_grp_.debug_frame$23
00011d9c N __ARM_grp_.debug_frame$23
00011644 N __ARM_grp_.debug_frame$23
000111a8 N __ARM_grp_.debug_frame$23
00010fbc N __ARM_grp_.debug_frame$23
00010d80 N __ARM_grp_.debug_frame$23
000025b4 N __ARM_grp_.debug_frame$23
000105c8 N __ARM_grp_.debug_frame$23
000101a8 N __ARM_grp_.debug_frame$23
0000fcec N __ARM_grp_.debug_frame$23
0000f3f0 N __ARM_grp_.debug_frame$23
00016a78 N __ARM_grp_.debug_frame$23
00003464 N __ARM_grp_.debug_frame$23
000160f0 N __ARM_grp_.debug_frame$23
000158c0 N __ARM_grp_.debug_frame$23
00014ea4 N __ARM_grp_.debug_frame$23
000057f8 N __ARM_grp_.debug_frame$23
0000cbb4 N __ARM_grp_.debug_frame$23
0000c780 N __ARM_grp_.debug_frame$23
00018868 N __ARM_grp_.debug_frame$23
0000c5bc N __ARM_grp_.debug_frame$23
0001a464 N __ARM_grp_.debug_frame$23
0000c188 N __ARM_grp_.debug_frame$23
0000b9a8 N __ARM_grp_.debug_frame$23
0000ad74 N __ARM_grp_.debug_frame$23
0000a88c N __ARM_grp_.debug_frame$23
000098f4 N __ARM_grp_.debug_frame$23
0000968c N __ARM_grp_.debug_frame$23
0000795c N __ARM_grp_.debug_frame$23
00002be0 N __ARM_grp_.debug_frame$23
0001520c N __ARM_grp_.debug_frame$23
00015aa4 N __ARM_grp_.debug_frame$23
00019200 N __ARM_grp_.debug_frame$23
00017b68 N __ARM_grp_.debug_frame$23
00012ea8 N __ARM_grp_.debug_frame$23
00002848 N __ARM_grp_.debug_frame$23
000141b8 N __ARM_grp_.debug_frame$23
00016644 N __ARM_grp_.debug_frame$23
00017754 N __ARM_grp_.debug_frame$23
00001e98 N __ARM_grp_.debug_frame$23
00002078 N __ARM_grp_.debug_frame$23
00005b14 N __ARM_grp_.debug_frame$23
0000d020 N __ARM_grp_.debug_frame$23
00003b9c N __ARM_grp_.debug_frame$23
0000d1f8 N __ARM_grp_.debug_frame$23
00015eec N __ARM_grp_.debug_frame$23
0000d984 N __ARM_grp_.debug_frame$23
0000f88c N __ARM_grp_.debug_frame$23
0000e03c N __ARM_grp_.debug_frame$23
00001c5c N __ARM_grp_.debug_frame$23
0000ec90 N __ARM_grp_.debug_frame$23
00016da8 N __ARM_grp_.debug_frame$23
00011a28 N __ARM_grp_.debug_frame$23
000197c4 N __ARM_grp_.debug_frame$23
00006d90 N __ARM_grp_.debug_frame$230
00008ab0 N __ARM_grp_.debug_frame$230
00008aec N __ARM_grp_.debug_frame$233
00006ddc N __ARM_grp_.debug_frame$233
00006e20 N __ARM_grp_.debug_frame$236
00008b28 N __ARM_grp_.debug_frame$236
00008b64 N __ARM_grp_.debug_frame$239
00006e64 N __ARM_grp_.debug_frame$239
00006eb0 N __ARM_grp_.debug_frame$242
00008ba8 N __ARM_grp_.debug_frame$242
00008bec N __ARM_grp_.debug_frame$245
00006ef8 N __ARM_grp_.debug_frame$245
00008c28 N __ARM_grp_.debug_frame$248
00006f40 N __ARM_grp_.debug_frame$248
00006f84 N __ARM_grp_.debug_frame$251
00008c6c N __ARM_grp_.debug_frame$251
00006fc8 N __ARM_grp_.debug_frame$254
00008ca8 N __ARM_grp_.debug_frame$254
0000701c N __ARM_grp_.debug_frame$257
00008ce4 N __ARM_grp_.debug_frame$257
0000288c N __ARM_grp_.debug_frame$26
00016ac0 N __ARM_grp_.debug_frame$26
000020b4 N __ARM_grp_.debug_frame$26
00016df4 N __ARM_grp_.debug_frame$26
00017790 N __ARM_grp_.debug_frame$26
00017bac N __ARM_grp_.debug_frame$26
00018154 N __ARM_grp_.debug_frame$26
00005b50 N __ARM_grp_.debug_frame$26
000034a0 N __ARM_grp_.debug_frame$26
00019818 N __ARM_grp_.debug_frame$26
00007998 N __ARM_grp_.debug_frame$26
00001ca0 N __ARM_grp_.debug_frame$26
0001668c N __ARM_grp_.debug_frame$26
0000f8d0 N __ARM_grp_.debug_frame$26
000188ac N __ARM_grp_.debug_frame$26
000141fc N __ARM_grp_.debug_frame$26
0001612c N __ARM_grp_.debug_frame$26
00015af0 N __ARM_grp_.debug_frame$26
00015260 N __ARM_grp_.debug_frame$26
0001924c N __ARM_grp_.debug_frame$26
000096d0 N __ARM_grp_.debug_frame$26
00009930 N __ARM_grp_.debug_frame$26
0000a8c8 N __ARM_grp_.debug_frame$26
0000adc8 N __ARM_grp_.debug_frame$26
0000b9ec N __ARM_grp_.debug_frame$26
0000c1d4 N __ARM_grp_.debug_frame$26
0000c7c4 N __ARM_grp_.debug_frame$26
0000583c N __ARM_grp_.debug_frame$26
0000cbfc N __ARM_grp_.debug_frame$26
0000d234 N __ARM_grp_.debug_frame$26
0000d9c0 N __ARM_grp_.debug_frame$26
0000e078 N __ARM_grp_.debug_frame$26
0000eccc N __ARM_grp_.debug_frame$26
0000f434 N __ARM_grp_.debug_frame$26
0000fd38 N __ARM_grp_.debug_frame$26
00002c24 N __ARM_grp_.debug_frame$26
000101f0 N __ARM_grp_.debug_frame$26
0001060c N __ARM_grp_.debug_frame$26
00010dcc N __ARM_grp_.debug_frame$26
00011698 N __ARM_grp_.debug_frame$26
00011a74 N __ARM_grp_.debug_frame$26
00011de0 N __ARM_grp_.debug_frame$26
00004c44 N __ARM_grp_.debug_frame$26
00001814 N __ARM_grp_.debug_frame$26
000041d4 N __ARM_grp_.debug_frame$26
00013110 N __ARM_grp_.debug_frame$26
00013b94 N __ARM_grp_.debug_frame$26
00014418 N __ARM_grp_.debug_frame$26
00003dd8 N __ARM_grp_.debug_frame$26
00014800 N __ARM_grp_.debug_frame$26
00014eec N __ARM_grp_.debug_frame$26
000025f0 N __ARM_grp_.debug_frame$26
00007060 N __ARM_grp_.debug_frame$260
00008d20 N __ARM_grp_.debug_frame$260
00008d5c N __ARM_grp_.debug_frame$263
000070b4 N __ARM_grp_.debug_frame$263
00008d98 N __ARM_grp_.debug_frame$266
000070fc N __ARM_grp_.debug_frame$266
00008ddc N __ARM_grp_.debug_frame$269
00007144 N __ARM_grp_.debug_frame$269
0000718c N __ARM_grp_.debug_frame$272
00008e18 N __ARM_grp_.debug_frame$272
00008e54 N __ARM_grp_.debug_frame$275
000071d0 N __ARM_grp_.debug_frame$275
00008e90 N __ARM_grp_.debug_frame$278
0000721c N __ARM_grp_.debug_frame$278
00007264 N __ARM_grp_.debug_frame$281
00008ecc N __ARM_grp_.debug_frame$281
00008f10 N __ARM_grp_.debug_frame$284
000072a8 N __ARM_grp_.debug_frame$284
000072ec N __ARM_grp_.debug_frame$287
00008f4c N __ARM_grp_.debug_frame$287
0001985c N __ARM_grp_.debug_frame$29
00013158 N __ARM_grp_.debug_frame$29
00016178 N __ARM_grp_.debug_frame$29
000152a8 N __ARM_grp_.debug_frame$29
00011e2c N __ARM_grp_.debug_frame$29
0000c220 N __ARM_grp_.debug_frame$29
00005880 N __ARM_grp_.debug_frame$29
0000c800 N __ARM_grp_.debug_frame$29
000028d0 N __ARM_grp_.debug_frame$29
000188f0 N __ARM_grp_.debug_frame$29
0001929c N __ARM_grp_.debug_frame$29
0000cc40 N __ARM_grp_.debug_frame$29
000079d4 N __ARM_grp_.debug_frame$29
0000f918 N __ARM_grp_.debug_frame$29
000166e0 N __ARM_grp_.debug_frame$29
00018198 N __ARM_grp_.debug_frame$29
00016b0c N __ARM_grp_.debug_frame$29
00005b9c N __ARM_grp_.debug_frame$29
00002c68 N __ARM_grp_.debug_frame$29
00004c88 N __ARM_grp_.debug_frame$29
0000262c N __ARM_grp_.debug_frame$29
000020fc N __ARM_grp_.debug_frame$29
0000ba38 N __ARM_grp_.debug_frame$29
0000d270 N __ARM_grp_.debug_frame$29
00016e44 N __ARM_grp_.debug_frame$29
00011ac4 N __ARM_grp_.debug_frame$29
00015b38 N __ARM_grp_.debug_frame$29
0000d9fc N __ARM_grp_.debug_frame$29
00004218 N __ARM_grp_.debug_frame$29
000116dc N __ARM_grp_.debug_frame$29
00014f34 N __ARM_grp_.debug_frame$29
00009718 N __ARM_grp_.debug_frame$29
0000997c N __ARM_grp_.debug_frame$29
00010650 N __ARM_grp_.debug_frame$29
0001484c N __ARM_grp_.debug_frame$29
00013be8 N __ARM_grp_.debug_frame$29
00010234 N __ARM_grp_.debug_frame$29
00017bf0 N __ARM_grp_.debug_frame$29
0000ae14 N __ARM_grp_.debug_frame$29
0000e0b4 N __ARM_grp_.debug_frame$29
0000fd84 N __ARM_grp_.debug_frame$29
000034dc N __ARM_grp_.debug_frame$29
00003e1c N __ARM_grp_.debug_frame$29
0000f47c N __ARM_grp_.debug_frame$29
000177cc N __ARM_grp_.debug_frame$29
00014468 N __ARM_grp_.debug_frame$29
0000a918 N __ARM_grp_.debug_frame$29
0000ed08 N __ARM_grp_.debug_frame$29
00001858 N __ARM_grp_.debug_frame$29
00007334 N __ARM_grp_.debug_frame$290
00008f88 N __ARM_grp_.debug_frame$290
00008fc4 N __ARM_grp_.debug_frame$293
00007378 N __ARM_grp_.debug_frame$293
0000900c N __ARM_grp_.debug_frame$296
000073c0 N __ARM_grp_.debug_frame$296
00007408 N __ARM_grp_.debug_frame$299
00009054 N __ARM_grp_.debug_frame$299
00009090 N __ARM_grp_.debug_frame$302
0000744c N __ARM_grp_.debug_frame$302
00007494 N __ARM_grp_.debug_frame$305
000090cc N __ARM_grp_.debug_frame$305
00009108 N __ARM_grp_.debug_frame$308
000074d8 N __ARM_grp_.debug_frame$308
00009144 N __ARM_grp_.debug_frame$311
00007514 N __ARM_grp_.debug_frame$311
00007550 N __ARM_grp_.debug_frame$314
00009180 N __ARM_grp_.debug_frame$314
00007594 N __ARM_grp_.debug_frame$317
000091c4 N __ARM_grp_.debug_frame$317
00017c34 N __ARM_grp_.debug_frame$32
0001027c N __ARM_grp_.debug_frame$32
000192e8 N __ARM_grp_.debug_frame$32
000058c8 N __ARM_grp_.debug_frame$32
0000c83c N __ARM_grp_.debug_frame$32
0000ae58 N __ARM_grp_.debug_frame$32
00010698 N __ARM_grp_.debug_frame$32
00002cac N __ARM_grp_.debug_frame$32
00004260 N __ARM_grp_.debug_frame$32
0000189c N __ARM_grp_.debug_frame$32
000099c0 N __ARM_grp_.debug_frame$32
00017808 N __ARM_grp_.debug_frame$32
0001489c N __ARM_grp_.debug_frame$32
0000290c N __ARM_grp_.debug_frame$32
00013c38 N __ARM_grp_.debug_frame$32
00004cc4 N __ARM_grp_.debug_frame$32
0000da40 N __ARM_grp_.debug_frame$32
000131a8 N __ARM_grp_.debug_frame$32
00014f7c N __ARM_grp_.debug_frame$32
000181dc N __ARM_grp_.debug_frame$32
00011b08 N __ARM_grp_.debug_frame$32
00015b7c N __ARM_grp_.debug_frame$32
00016728 N __ARM_grp_.debug_frame$32
00016e98 N __ARM_grp_.debug_frame$32
0000d2ac N __ARM_grp_.debug_frame$32
000161c8 N __ARM_grp_.debug_frame$32
00003528 N __ARM_grp_.debug_frame$32
0000ba80 N __ARM_grp_.debug_frame$32
00005be0 N __ARM_grp_.debug_frame$32
0000fdcc N __ARM_grp_.debug_frame$32
0000e0f8 N __ARM_grp_.debug_frame$32
0001892c N __ARM_grp_.debug_frame$32
00002144 N __ARM_grp_.debug_frame$32
000198a4 N __ARM_grp_.debug_frame$32
0000f95c N __ARM_grp_.debug_frame$32
00002674 N __ARM_grp_.debug_frame$32
00011e74 N __ARM_grp_.debug_frame$32
0000f4c0 N __ARM_grp_.debug_frame$32
00016b50 N __ARM_grp_.debug_frame$32
0000cc84 N __ARM_grp_.debug_frame$32
0000a960 N __ARM_grp_.debug_frame$32
00011730 N __ARM_grp_.debug_frame$32
0000ed4c N __ARM_grp_.debug_frame$32
00007a10 N __ARM_grp_.debug_frame$32
000144b4 N __ARM_grp_.debug_frame$32
000152f0 N __ARM_grp_.debug_frame$32
00003e68 N __ARM_grp_.debug_frame$32
00009208 N __ARM_grp_.debug_frame$320
000075dc N __ARM_grp_.debug_frame$320
00007624 N __ARM_grp_.debug_frame$323
00009244 N __ARM_grp_.debug_frame$323
00007660 N __ARM_grp_.debug_frame$326
00009280 N __ARM_grp_.debug_frame$326
000092bc N __ARM_grp_.debug_frame$329
0000769c N __ARM_grp_.debug_frame$329
00009308 N __ARM_grp_.debug_frame$332
000076d8 N __ARM_grp_.debug_frame$332
00009350 N __ARM_grp_.debug_frame$335
0000771c N __ARM_grp_.debug_frame$335
0000938c N __ARM_grp_.debug_frame$338
00007764 N __ARM_grp_.debug_frame$338
000077a8 N __ARM_grp_.debug_frame$341
000093c8 N __ARM_grp_.debug_frame$341
0000940c N __ARM_grp_.debug_frame$344
00009448 N __ARM_grp_.debug_frame$347
0000d2f0 N __ARM_grp_.debug_frame$35
00011b54 N __ARM_grp_.debug_frame$35
00018220 N __ARM_grp_.debug_frame$35
0001177c N __ARM_grp_.debug_frame$35
00007a4c N __ARM_grp_.debug_frame$35
00018974 N __ARM_grp_.debug_frame$35
00016eec N __ARM_grp_.debug_frame$35
00015bc4 N __ARM_grp_.debug_frame$35
0000bacc N __ARM_grp_.debug_frame$35
0000da84 N __ARM_grp_.debug_frame$35
0000ae94 N __ARM_grp_.debug_frame$35
00014fc8 N __ARM_grp_.debug_frame$35
000106dc N __ARM_grp_.debug_frame$35
00002cf0 N __ARM_grp_.debug_frame$35
0000c880 N __ARM_grp_.debug_frame$35
000042ac N __ARM_grp_.debug_frame$35
00017c78 N __ARM_grp_.debug_frame$35
000102c0 N __ARM_grp_.debug_frame$35
00004d08 N __ARM_grp_.debug_frame$35
00013c8c N __ARM_grp_.debug_frame$35
00016b94 N __ARM_grp_.debug_frame$35
00019334 N __ARM_grp_.debug_frame$35
0000fe18 N __ARM_grp_.debug_frame$35
00003570 N __ARM_grp_.debug_frame$35
000198e8 N __ARM_grp_.debug_frame$35
0000e13c N __ARM_grp_.debug_frame$35
0000ccd0 N __ARM_grp_.debug_frame$35
0001532c N __ARM_grp_.debug_frame$35
000131ec N __ARM_grp_.debug_frame$35
00005c1c N __ARM_grp_.debug_frame$35
00002180 N __ARM_grp_.debug_frame$35
00003eb0 N __ARM_grp_.debug_frame$35
0000f50c N __ARM_grp_.debug_frame$35
00011ec8 N __ARM_grp_.debug_frame$35
000018e0 N __ARM_grp_.debug_frame$35
0000a9ac N __ARM_grp_.debug_frame$35
0000590c N __ARM_grp_.debug_frame$35
00002950 N __ARM_grp_.debug_frame$35
0001784c N __ARM_grp_.debug_frame$35
0000ed88 N __ARM_grp_.debug_frame$35
00009a08 N __ARM_grp_.debug_frame$35
00009484 N __ARM_grp_.debug_frame$350
000094d0 N __ARM_grp_.debug_frame$353
00001924 N __ARM_grp_.debug_frame$38
00002994 N __ARM_grp_.debug_frame$38
00019384 N __ARM_grp_.debug_frame$38
00011f10 N __ARM_grp_.debug_frame$38
00013230 N __ARM_grp_.debug_frame$38
00015c10 N __ARM_grp_.debug_frame$38
00004d4c N __ARM_grp_.debug_frame$38
00016f3c N __ARM_grp_.debug_frame$38
00005c60 N __ARM_grp_.debug_frame$38
00007a88 N __ARM_grp_.debug_frame$38
000117d0 N __ARM_grp_.debug_frame$38
00010720 N __ARM_grp_.debug_frame$38
00009a4c N __ARM_grp_.debug_frame$38
000042f0 N __ARM_grp_.debug_frame$38
00010304 N __ARM_grp_.debug_frame$38
000035b8 N __ARM_grp_.debug_frame$38
0000fe60 N __ARM_grp_.debug_frame$38
00013cc8 N __ARM_grp_.debug_frame$38
00003ef8 N __ARM_grp_.debug_frame$38
000021d4 N __ARM_grp_.debug_frame$38
00017890 N __ARM_grp_.debug_frame$38
0000edcc N __ARM_grp_.debug_frame$38
0000a9f4 N __ARM_grp_.debug_frame$38
0000e178 N __ARM_grp_.debug_frame$38
00017cbc N __ARM_grp_.debug_frame$38
0000aed8 N __ARM_grp_.debug_frame$38
0000dac8 N __ARM_grp_.debug_frame$38
0000d334 N __ARM_grp_.debug_frame$38
0000bb1c N __ARM_grp_.debug_frame$38
00015014 N __ARM_grp_.debug_frame$38
0000cd18 N __ARM_grp_.debug_frame$38
00018268 N __ARM_grp_.debug_frame$38
0000c8bc N __ARM_grp_.debug_frame$38
00002d2c N __ARM_grp_.debug_frame$38
000189bc N __ARM_grp_.debug_frame$38
00019934 N __ARM_grp_.debug_frame$38
00005950 N __ARM_grp_.debug_frame$38
00016bd0 N __ARM_grp_.debug_frame$38
00015378 N __ARM_grp_.debug_frame$38
000153c0 N __ARM_grp_.debug_frame$41
000029d0 N __ARM_grp_.debug_frame$41
00017d00 N __ARM_grp_.debug_frame$41
0000af24 N __ARM_grp_.debug_frame$41
00011f54 N __ARM_grp_.debug_frame$41
00002d70 N __ARM_grp_.debug_frame$41
0000e1b4 N __ARM_grp_.debug_frame$41
0000db0c N __ARM_grp_.debug_frame$41
00001968 N __ARM_grp_.debug_frame$41
00004d90 N __ARM_grp_.debug_frame$41
00009a94 N __ARM_grp_.debug_frame$41
0000aa44 N __ARM_grp_.debug_frame$41
00018a00 N __ARM_grp_.debug_frame$41
00016f8c N __ARM_grp_.debug_frame$41
00015c54 N __ARM_grp_.debug_frame$41
0001326c N __ARM_grp_.debug_frame$41
00007ac4 N __ARM_grp_.debug_frame$41
0000d370 N __ARM_grp_.debug_frame$41
00011824 N __ARM_grp_.debug_frame$41
0000bb64 N __ARM_grp_.debug_frame$41
00005c9c N __ARM_grp_.debug_frame$41
0000432c N __ARM_grp_.debug_frame$41
00010348 N __ARM_grp_.debug_frame$41
00013d0c N __ARM_grp_.debug_frame$41
0000ee08 N __ARM_grp_.debug_frame$41
00003f44 N __ARM_grp_.debug_frame$41
00002220 N __ARM_grp_.debug_frame$41
0000cd64 N __ARM_grp_.debug_frame$41
00019978 N __ARM_grp_.debug_frame$41
000182b0 N __ARM_grp_.debug_frame$41
0001076c N __ARM_grp_.debug_frame$41
000035fc N __ARM_grp_.debug_frame$41
0000c8f8 N __ARM_grp_.debug_frame$41
000193d4 N __ARM_grp_.debug_frame$41
00015410 N __ARM_grp_.debug_frame$44
00017d44 N __ARM_grp_.debug_frame$44
000199c4 N __ARM_grp_.debug_frame$44
0000c93c N __ARM_grp_.debug_frame$44
0000af6c N __ARM_grp_.debug_frame$44
00011f98 N __ARM_grp_.debug_frame$44
0000e1f0 N __ARM_grp_.debug_frame$44
000107b0 N __ARM_grp_.debug_frame$44
0000db50 N __ARM_grp_.debug_frame$44
000019a4 N __ARM_grp_.debug_frame$44
00009adc N __ARM_grp_.debug_frame$44
0000aa90 N __ARM_grp_.debug_frame$44
00016fdc N __ARM_grp_.debug_frame$44
000132b0 N __ARM_grp_.debug_frame$44
00007b08 N __ARM_grp_.debug_frame$44
00004dd4 N __ARM_grp_.debug_frame$44
0000d3ac N __ARM_grp_.debug_frame$44
00002dac N __ARM_grp_.debug_frame$44
0000226c N __ARM_grp_.debug_frame$44
0000bba0 N __ARM_grp_.debug_frame$44
0001039c N __ARM_grp_.debug_frame$44
00005ce4 N __ARM_grp_.debug_frame$44
0000cdb0 N __ARM_grp_.debug_frame$44
00018a3c N __ARM_grp_.debug_frame$44
00013d50 N __ARM_grp_.debug_frame$44
0000ee4c N __ARM_grp_.debug_frame$44
00003f90 N __ARM_grp_.debug_frame$44
00003644 N __ARM_grp_.debug_frame$44
00002a0c N __ARM_grp_.debug_frame$44
00004370 N __ARM_grp_.debug_frame$44
000103e0 N __ARM_grp_.debug_frame$47
00019a08 N __ARM_grp_.debug_frame$47
00017d88 N __ARM_grp_.debug_frame$47
0000c978 N __ARM_grp_.debug_frame$47
00011fe8 N __ARM_grp_.debug_frame$47
0000afb8 N __ARM_grp_.debug_frame$47
000043ac N __ARM_grp_.debug_frame$47
00009b18 N __ARM_grp_.debug_frame$47
0000e22c N __ARM_grp_.debug_frame$47
0000db8c N __ARM_grp_.debug_frame$47
0000aadc N __ARM_grp_.debug_frame$47
000107f4 N __ARM_grp_.debug_frame$47
00003fcc N __ARM_grp_.debug_frame$47
000019e8 N __ARM_grp_.debug_frame$47
00003690 N __ARM_grp_.debug_frame$47
0001702c N __ARM_grp_.debug_frame$47
00015454 N __ARM_grp_.debug_frame$47
000132f4 N __ARM_grp_.debug_frame$47
0000ee90 N __ARM_grp_.debug_frame$47
00007b5c N __ARM_grp_.debug_frame$47
00018a78 N __ARM_grp_.debug_frame$47
0000d3f4 N __ARM_grp_.debug_frame$47
00002de8 N __ARM_grp_.debug_frame$47
00013d94 N __ARM_grp_.debug_frame$47
00004e10 N __ARM_grp_.debug_frame$47
0000bbdc N __ARM_grp_.debug_frame$47
00005d20 N __ARM_grp_.debug_frame$47
00011280 N __ARM_grp_.debug_frame$5
000175e0 N __ARM_grp_.debug_frame$5
00015700 N __ARM_grp_.debug_frame$5
00004a5c N __ARM_grp_.debug_frame$5
00014584 N __ARM_grp_.debug_frame$5
0000b7f8 N __ARM_grp_.debug_frame$5
000186c0 N __ARM_grp_.debug_frame$5
0000bfe4 N __ARM_grp_.debug_frame$5
0000fb28 N __ARM_grp_.debug_frame$5
00003be8 N __ARM_grp_.debug_frame$5
0000ce88 N __ARM_grp_.debug_frame$5
00010a78 N __ARM_grp_.debug_frame$5
00002a50 N __ARM_grp_.debug_frame$5
00011350 N __ARM_grp_.debug_frame$5
000022b0 N __ARM_grp_.debug_frame$5
00018594 N __ARM_grp_.debug_frame$5
0000fa6c N __ARM_grp_.debug_frame$5
0001a2c0 N __ARM_grp_.debug_frame$5
000077e4 N __ARM_grp_.debug_frame$5
0000fe9c N __ARM_grp_.debug_frame$5
00013970 N __ARM_grp_.debug_frame$5
0000c3fc N __ARM_grp_.debug_frame$5
00019614 N __ARM_grp_.debug_frame$5
00018304 N __ARM_grp_.debug_frame$5
00011480 N __ARM_grp_.debug_frame$5
000178d4 N __ARM_grp_.debug_frame$5
0000c9fc N __ARM_grp_.debug_frame$5
000111f0 N __ARM_grp_.debug_frame$5
00002440 N __ARM_grp_.debug_frame$5
00014cec N __ARM_grp_.debug_frame$5
00012eec N __ARM_grp_.debug_frame$5
00011008 N __ARM_grp_.debug_frame$5
000155b0 N __ARM_grp_.debug_frame$5
0000c25c N __ARM_grp_.debug_frame$5
0000eb18 N __ARM_grp_.debug_frame$5
0000d06c N __ARM_grp_.debug_frame$5
00003844 N __ARM_grp_.debug_frame$5
00015908 N __ARM_grp_.debug_frame$5
00016c18 N __ARM_grp_.debug_frame$5
00010e18 N __ARM_grp_.debug_frame$5
00001edc N __ARM_grp_.debug_frame$5
00014614 N __ARM_grp_.debug_frame$5
0000a610 N __ARM_grp_.debug_frame$5
00018414 N __ARM_grp_.debug_frame$5
00011874 N __ARM_grp_.debug_frame$5
00014c1c N __ARM_grp_.debug_frame$5
00001618 N __ARM_grp_.debug_frame$5
00010424 N __ARM_grp_.debug_frame$5
0000cdf8 N __ARM_grp_.debug_frame$5
000026c4 N __ARM_grp_.debug_frame$5
000144f8 N __ARM_grp_.debug_frame$5
00005664 N __ARM_grp_.debug_frame$5
00011ba0 N __ARM_grp_.debug_frame$5
000195cc N __ARM_grp_.debug_frame$5
00005994 N __ARM_grp_.debug_frame$5
00015c90 N __ARM_grp_.debug_frame$5
00001ce4 N __ARM_grp_.debug_frame$5
000032dc N __ARM_grp_.debug_frame$5
000179c4 N __ARM_grp_.debug_frame$5
000194f0 N __ARM_grp_.debug_frame$5
000039ec N __ARM_grp_.debug_frame$5
00018f10 N __ARM_grp_.debug_frame$5
0000a54c N __ARM_grp_.debug_frame$5
00019410 N __ARM_grp_.debug_frame$5
0000d814 N __ARM_grp_.debug_frame$5
000168e8 N __ARM_grp_.debug_frame$5
00001ab8 N __ARM_grp_.debug_frame$5
0001a8b0 N __ARM_grp_.debug_frame$5
00016834 N __ARM_grp_.debug_frame$5
0000ffec N __ARM_grp_.debug_frame$5
0000deb0 N __ARM_grp_.debug_frame$5
00016770 N __ARM_grp_.debug_frame$5
0000f6ec N __ARM_grp_.debug_frame$5
00009524 N __ARM_grp_.debug_frame$5
0001649c N __ARM_grp_.debug_frame$5
0001a4a8 N __ARM_grp_.debug_frame$5
000148e4 N __ARM_grp_.debug_frame$5
0000abb0 N __ARM_grp_.debug_frame$5
00003708 N __ARM_grp_.debug_frame$5
00014240 N __ARM_grp_.debug_frame$5
000162e8 N __ARM_grp_.debug_frame$5
00013ff4 N __ARM_grp_.debug_frame$5
0000a6f4 N __ARM_grp_.debug_frame$5
00016210 N __ARM_grp_.debug_frame$5
00004008 N __ARM_grp_.debug_frame$5
00012cf8 N __ARM_grp_.debug_frame$5
00011bf4 N __ARM_grp_.debug_frame$5
0000f26c N __ARM_grp_.debug_frame$5
0000c5f8 N __ARM_grp_.debug_frame$5
00009754 N __ARM_grp_.debug_frame$5
0000f550 N __ARM_grp_.debug_frame$5
00015d10 N __ARM_grp_.debug_frame$5
00015068 N __ARM_grp_.debug_frame$5
00010bfc N __ARM_grp_.debug_frame$5
0000f6a8 N __ARM_grp_.debug_frame$5
0000f9a0 N __ARM_grp_.debug_frame$5
00017f70 N __ARM_grp_.debug_frame$5
00015f30 N __ARM_grp_.debug_frame$5
00019038 N __ARM_grp_.debug_frame$5
00014a48 N __ARM_grp_.debug_frame$5
00009b64 N __ARM_grp_.debug_frame$50
0000ab28 N __ARM_grp_.debug_frame$50
0001202c N __ARM_grp_.debug_frame$50
0001549c N __ARM_grp_.debug_frame$50
00013338 N __ARM_grp_.debug_frame$50
00007b98 N __ARM_grp_.debug_frame$50
0000d430 N __ARM_grp_.debug_frame$50
00019a54 N __ARM_grp_.debug_frame$50
00001a2c N __ARM_grp_.debug_frame$50
00018ab4 N __ARM_grp_.debug_frame$50
00002e2c N __ARM_grp_.debug_frame$50
000043e8 N __ARM_grp_.debug_frame$50
0000b004 N __ARM_grp_.debug_frame$50
00017dcc N __ARM_grp_.debug_frame$50
00010840 N __ARM_grp_.debug_frame$50
0000c9b4 N __ARM_grp_.debug_frame$50
0000bc18 N __ARM_grp_.debug_frame$50
0000eed4 N __ARM_grp_.debug_frame$50
00005d5c N __ARM_grp_.debug_frame$50
0000e268 N __ARM_grp_.debug_frame$50
0000dbc8 N __ARM_grp_.debug_frame$50
00013dd8 N __ARM_grp_.debug_frame$50
00004e58 N __ARM_grp_.debug_frame$50
000036cc N __ARM_grp_.debug_frame$50
0001707c N __ARM_grp_.debug_frame$50
0000dc04 N __ARM_grp_.debug_frame$53
00004e9c N __ARM_grp_.debug_frame$53
0000e2a4 N __ARM_grp_.debug_frame$53
0000bc54 N __ARM_grp_.debug_frame$53
0000ef18 N __ARM_grp_.debug_frame$53
0000b050 N __ARM_grp_.debug_frame$53
00005da0 N __ARM_grp_.debug_frame$53
00017e10 N __ARM_grp_.debug_frame$53
00018b08 N __ARM_grp_.debug_frame$53
00004424 N __ARM_grp_.debug_frame$53
000154f0 N __ARM_grp_.debug_frame$53
00002e68 N __ARM_grp_.debug_frame$53
00019a98 N __ARM_grp_.debug_frame$53
00007bdc N __ARM_grp_.debug_frame$53
0000d46c N __ARM_grp_.debug_frame$53
00010884 N __ARM_grp_.debug_frame$53
00009bac N __ARM_grp_.debug_frame$53
0000ab74 N __ARM_grp_.debug_frame$53
00012078 N __ARM_grp_.debug_frame$53
0001337c N __ARM_grp_.debug_frame$53
000170d0 N __ARM_grp_.debug_frame$53
00013e1c N __ARM_grp_.debug_frame$53
00009bf4 N __ARM_grp_.debug_frame$56
00005de4 N __ARM_grp_.debug_frame$56
0000b09c N __ARM_grp_.debug_frame$56
0000bc90 N __ARM_grp_.debug_frame$56
000133c0 N __ARM_grp_.debug_frame$56
00017118 N __ARM_grp_.debug_frame$56
00004ee0 N __ARM_grp_.debug_frame$56
00018b5c N __ARM_grp_.debug_frame$56
0000ef54 N __ARM_grp_.debug_frame$56
00002ea4 N __ARM_grp_.debug_frame$56
0000d4b0 N __ARM_grp_.debug_frame$56
00007c20 N __ARM_grp_.debug_frame$56
000120c8 N __ARM_grp_.debug_frame$56
00019adc N __ARM_grp_.debug_frame$56
00013e60 N __ARM_grp_.debug_frame$56
0000e2e0 N __ARM_grp_.debug_frame$56
0000dc40 N __ARM_grp_.debug_frame$56
000108d0 N __ARM_grp_.debug_frame$56
00017e54 N __ARM_grp_.debug_frame$56
00004468 N __ARM_grp_.debug_frame$56
0001552c N __ARM_grp_.debug_frame$56
0000e31c N __ARM_grp_.debug_frame$59
00010914 N __ARM_grp_.debug_frame$59
00009c3c N __ARM_grp_.debug_frame$59
0000d4ec N __ARM_grp_.debug_frame$59
0000dc7c N __ARM_grp_.debug_frame$59
00013e9c N __ARM_grp_.debug_frame$59
00007c64 N __ARM_grp_.debug_frame$59
00018ba8 N __ARM_grp_.debug_frame$59
00015568 N __ARM_grp_.debug_frame$59
00002ee0 N __ARM_grp_.debug_frame$59
00005e28 N __ARM_grp_.debug_frame$59
0000ef90 N __ARM_grp_.debug_frame$59
00017174 N __ARM_grp_.debug_frame$59
00012118 N __ARM_grp_.debug_frame$59
00013408 N __ARM_grp_.debug_frame$59
0000b0f0 N __ARM_grp_.debug_frame$59
0000bccc N __ARM_grp_.debug_frame$59
00017e98 N __ARM_grp_.debug_frame$59
00004f24 N __ARM_grp_.debug_frame$59
000044b8 N __ARM_grp_.debug_frame$59
00019b20 N __ARM_grp_.debug_frame$59
0001215c N __ARM_grp_.debug_frame$62
0000efcc N __ARM_grp_.debug_frame$62
0000b13c N __ARM_grp_.debug_frame$62
00005e74 N __ARM_grp_.debug_frame$62
000171c0 N __ARM_grp_.debug_frame$62
0000bd08 N __ARM_grp_.debug_frame$62
00013ee0 N __ARM_grp_.debug_frame$62
0000e358 N __ARM_grp_.debug_frame$62
00004f70 N __ARM_grp_.debug_frame$62
00019b64 N __ARM_grp_.debug_frame$62
00018be4 N __ARM_grp_.debug_frame$62
0000dcc0 N __ARM_grp_.debug_frame$62
00004500 N __ARM_grp_.debug_frame$62
00009c84 N __ARM_grp_.debug_frame$62
00007ca8 N __ARM_grp_.debug_frame$62
0000d528 N __ARM_grp_.debug_frame$62
00002f1c N __ARM_grp_.debug_frame$62
0001344c N __ARM_grp_.debug_frame$62
00017ee0 N __ARM_grp_.debug_frame$62
00010958 N __ARM_grp_.debug_frame$62
000109a4 N __ARM_grp_.debug_frame$65
00004fbc N __ARM_grp_.debug_frame$65
00017210 N __ARM_grp_.debug_frame$65
00009cd0 N __ARM_grp_.debug_frame$65
00002f64 N __ARM_grp_.debug_frame$65
0000454c N __ARM_grp_.debug_frame$65
0000bd44 N __ARM_grp_.debug_frame$65
0000f008 N __ARM_grp_.debug_frame$65
00005eb8 N __ARM_grp_.debug_frame$65
00013f24 N __ARM_grp_.debug_frame$65
00017f28 N __ARM_grp_.debug_frame$65
00013490 N __ARM_grp_.debug_frame$65
0000d564 N __ARM_grp_.debug_frame$65
0000e39c N __ARM_grp_.debug_frame$65
0000dcfc N __ARM_grp_.debug_frame$65
0000b180 N __ARM_grp_.debug_frame$65
000121a8 N __ARM_grp_.debug_frame$65
00019ba8 N __ARM_grp_.debug_frame$65
00018c28 N __ARM_grp_.debug_frame$65
00007ce4 N __ARM_grp_.debug_frame$65
00018c70 N __ARM_grp_.debug_frame$68
000121f8 N __ARM_grp_.debug_frame$68
00005efc N __ARM_grp_.debug_frame$68
0000f044 N __ARM_grp_.debug_frame$68
00002fac N __ARM_grp_.debug_frame$68
00007d20 N __ARM_grp_.debug_frame$68
0000d5ac N __ARM_grp_.debug_frame$68
0000dd38 N __ARM_grp_.debug_frame$68
00013f6c N __ARM_grp_.debug_frame$68
0000b1bc N __ARM_grp_.debug_frame$68
000109e8 N __ARM_grp_.debug_frame$68
0000bd88 N __ARM_grp_.debug_frame$68
00009d18 N __ARM_grp_.debug_frame$68
00004ff8 N __ARM_grp_.debug_frame$68
00004598 N __ARM_grp_.debug_frame$68
000134d8 N __ARM_grp_.debug_frame$68
00019bf4 N __ARM_grp_.debug_frame$68
00017258 N __ARM_grp_.debug_frame$68
0000e3e0 N __ARM_grp_.debug_frame$68
000172a4 N __ARM_grp_.debug_frame$71
00013fb0 N __ARM_grp_.debug_frame$71
00019c38 N __ARM_grp_.debug_frame$71
00010a34 N __ARM_grp_.debug_frame$71
0000b208 N __ARM_grp_.debug_frame$71
0000dd74 N __ARM_grp_.debug_frame$71
0001351c N __ARM_grp_.debug_frame$71
0000bdc4 N __ARM_grp_.debug_frame$71
00005f40 N __ARM_grp_.debug_frame$71
0000d5f0 N __ARM_grp_.debug_frame$71
0000f080 N __ARM_grp_.debug_frame$71
00009d54 N __ARM_grp_.debug_frame$71
00002ff4 N __ARM_grp_.debug_frame$71
000045e8 N __ARM_grp_.debug_frame$71
0001223c N __ARM_grp_.debug_frame$71
00005040 N __ARM_grp_.debug_frame$71
0000e424 N __ARM_grp_.debug_frame$71
00007d64 N __ARM_grp_.debug_frame$71
00018cb4 N __ARM_grp_.debug_frame$71
0000f0bc N __ARM_grp_.debug_frame$74
00007da0 N __ARM_grp_.debug_frame$74
00005f88 N __ARM_grp_.debug_frame$74
00004634 N __ARM_grp_.debug_frame$74
0000e460 N __ARM_grp_.debug_frame$74
000172e0 N __ARM_grp_.debug_frame$74
00018cf8 N __ARM_grp_.debug_frame$74
0000ddb0 N __ARM_grp_.debug_frame$74
0000303c N __ARM_grp_.debug_frame$74
00009d98 N __ARM_grp_.debug_frame$74
00012284 N __ARM_grp_.debug_frame$74
00019c8c N __ARM_grp_.debug_frame$74
00005094 N __ARM_grp_.debug_frame$74
0000be00 N __ARM_grp_.debug_frame$74
0000b254 N __ARM_grp_.debug_frame$74
00013560 N __ARM_grp_.debug_frame$74
0000d62c N __ARM_grp_.debug_frame$74
000050d0 N __ARM_grp_.debug_frame$77
00019cc8 N __ARM_grp_.debug_frame$77
0000b2a8 N __ARM_grp_.debug_frame$77
0000ddf4 N __ARM_grp_.debug_frame$77
0000be48 N __ARM_grp_.debug_frame$77
0000e4a4 N __ARM_grp_.debug_frame$77
00018d3c N __ARM_grp_.debug_frame$77
00009de0 N __ARM_grp_.debug_frame$77
0001731c N __ARM_grp_.debug_frame$77
000135a4 N __ARM_grp_.debug_frame$77
00003088 N __ARM_grp_.debug_frame$77
0000467c N __ARM_grp_.debug_frame$77
00007ddc N __ARM_grp_.debug_frame$77
000122c8 N __ARM_grp_.debug_frame$77
0000d668 N __ARM_grp_.debug_frame$77
0000f0f8 N __ARM_grp_.debug_frame$77
00005fd0 N __ARM_grp_.debug_frame$77
0000eb54 N __ARM_grp_.debug_frame$8
0001427c N __ARM_grp_.debug_frame$8
000139b4 N __ARM_grp_.debug_frame$8
00010e5c N __ARM_grp_.debug_frame$8
0000ce3c N __ARM_grp_.debug_frame$8
00007820 N __ARM_grp_.debug_frame$8
0000ca44 N __ARM_grp_.debug_frame$8
0001453c N __ARM_grp_.debug_frame$8
000145d0 N __ARM_grp_.debug_frame$8
00011044 N __ARM_grp_.debug_frame$8
00011244 N __ARM_grp_.debug_frame$8
000022f4 N __ARM_grp_.debug_frame$8
000112cc N __ARM_grp_.debug_frame$8
00017628 N __ARM_grp_.debug_frame$8
000113a0 N __ARM_grp_.debug_frame$8
0000a664 N __ARM_grp_.debug_frame$8
000155ec N __ARM_grp_.debug_frame$8
000114c8 N __ARM_grp_.debug_frame$8
00017928 N __ARM_grp_.debug_frame$8
0000a588 N __ARM_grp_.debug_frame$8
0001465c N __ARM_grp_.debug_frame$8
00002700 N __ARM_grp_.debug_frame$8
000118c0 N __ARM_grp_.debug_frame$8
000185d0 N __ARM_grp_.debug_frame$8
0000f2a8 N __ARM_grp_.debug_frame$8
00015748 N __ARM_grp_.debug_frame$8
0000b840 N __ARM_grp_.debug_frame$8
00010c38 N __ARM_grp_.debug_frame$8
0000f594 N __ARM_grp_.debug_frame$8
00003c34 N __ARM_grp_.debug_frame$8
0000deec N __ARM_grp_.debug_frame$8
0000c634 N __ARM_grp_.debug_frame$8
00014920 N __ARM_grp_.debug_frame$8
0000f9dc N __ARM_grp_.debug_frame$8
0000404c N __ARM_grp_.debug_frame$8
00001d30 N __ARM_grp_.debug_frame$8
00016924 N __ARM_grp_.debug_frame$8
00001af4 N __ARM_grp_.debug_frame$8
00016870 N __ARM_grp_.debug_frame$8
00003318 N __ARM_grp_.debug_frame$8
000167ac N __ARM_grp_.debug_frame$8
0000f728 N __ARM_grp_.debug_frame$8
000164e0 N __ARM_grp_.debug_frame$8
0001a304 N __ARM_grp_.debug_frame$8
0001632c N __ARM_grp_.debug_frame$8
00001f20 N __ARM_grp_.debug_frame$8
00014038 N __ARM_grp_.debug_frame$8
00012d44 N __ARM_grp_.debug_frame$8
0000374c N __ARM_grp_.debug_frame$8
0000cecc N __ARM_grp_.debug_frame$8
00016258 N __ARM_grp_.debug_frame$8
00015f80 N __ARM_grp_.debug_frame$8
00019080 N __ARM_grp_.debug_frame$8
0000a73c N __ARM_grp_.debug_frame$8
00009560 N __ARM_grp_.debug_frame$8
0000247c N __ARM_grp_.debug_frame$8
000059d0 N __ARM_grp_.debug_frame$8
0000faa8 N __ARM_grp_.debug_frame$8
00017a08 N __ARM_grp_.debug_frame$8
00015d5c N __ARM_grp_.debug_frame$8
00012f34 N __ARM_grp_.debug_frame$8
00017fb4 N __ARM_grp_.debug_frame$8
00014a9c N __ARM_grp_.debug_frame$8
00009798 N __ARM_grp_.debug_frame$8
00018f58 N __ARM_grp_.debug_frame$8
00014c64 N __ARM_grp_.debug_frame$8
0000c44c N __ARM_grp_.debug_frame$8
0000c028 N __ARM_grp_.debug_frame$8
00011c30 N __ARM_grp_.debug_frame$8
000056a0 N __ARM_grp_.debug_frame$8
0000fb64 N __ARM_grp_.debug_frame$8
00004aa8 N __ARM_grp_.debug_frame$8
00014d28 N __ARM_grp_.debug_frame$8
0000abec N __ARM_grp_.debug_frame$8
00010ac4 N __ARM_grp_.debug_frame$8
00003890 N __ARM_grp_.debug_frame$8
00001668 N __ARM_grp_.debug_frame$8
0000d850 N __ARM_grp_.debug_frame$8
0000fee0 N __ARM_grp_.debug_frame$8
00010468 N __ARM_grp_.debug_frame$8
00018348 N __ARM_grp_.debug_frame$8
000150b4 N __ARM_grp_.debug_frame$8
00018450 N __ARM_grp_.debug_frame$8
00016c54 N __ARM_grp_.debug_frame$8
00003a38 N __ARM_grp_.debug_frame$8
00018704 N __ARM_grp_.debug_frame$8
0000d0a8 N __ARM_grp_.debug_frame$8
00015944 N __ARM_grp_.debug_frame$8
00010034 N __ARM_grp_.debug_frame$8
00019460 N __ARM_grp_.debug_frame$8
00002a8c N __ARM_grp_.debug_frame$8
0001965c N __ARM_grp_.debug_frame$8
00019534 N __ARM_grp_.debug_frame$8
00015cd4 N __ARM_grp_.debug_frame$8
0000c2a0 N __ARM_grp_.debug_frame$8
00017358 N __ARM_grp_.debug_frame$80
00018d80 N __ARM_grp_.debug_frame$80
0000be8c N __ARM_grp_.debug_frame$80
00009e28 N __ARM_grp_.debug_frame$80
00005114 N __ARM_grp_.debug_frame$80
000046c4 N __ARM_grp_.debug_frame$80
0000f134 N __ARM_grp_.debug_frame$80
00007e18 N __ARM_grp_.debug_frame$80
00019d1c N __ARM_grp_.debug_frame$80
0000e4e8 N __ARM_grp_.debug_frame$80
000135f0 N __ARM_grp_.debug_frame$80
000030c4 N __ARM_grp_.debug_frame$80
0000b2f8 N __ARM_grp_.debug_frame$80
0000d6a4 N __ARM_grp_.debug_frame$80
0000601c N __ARM_grp_.debug_frame$80
0000de38 N __ARM_grp_.debug_frame$80
00012318 N __ARM_grp_.debug_frame$80
0001235c N __ARM_grp_.debug_frame$83
00004708 N __ARM_grp_.debug_frame$83
0001739c N __ARM_grp_.debug_frame$83
0000b340 N __ARM_grp_.debug_frame$83
00019d68 N __ARM_grp_.debug_frame$83
0000bed0 N __ARM_grp_.debug_frame$83
00006058 N __ARM_grp_.debug_frame$83
0000e52c N __ARM_grp_.debug_frame$83
0000de74 N __ARM_grp_.debug_frame$83
0000d6e0 N __ARM_grp_.debug_frame$83
0000f170 N __ARM_grp_.debug_frame$83
0000310c N __ARM_grp_.debug_frame$83
00009e70 N __ARM_grp_.debug_frame$83
00005160 N __ARM_grp_.debug_frame$83
00013634 N __ARM_grp_.debug_frame$83
00018dc4 N __ARM_grp_.debug_frame$83
00007e54 N __ARM_grp_.debug_frame$83
00013678 N __ARM_grp_.debug_frame$86
00003150 N __ARM_grp_.debug_frame$86
00019db4 N __ARM_grp_.debug_frame$86
0000f1ac N __ARM_grp_.debug_frame$86
0000d71c N __ARM_grp_.debug_frame$86
00004750 N __ARM_grp_.debug_frame$86
000051ac N __ARM_grp_.debug_frame$86
0000bf14 N __ARM_grp_.debug_frame$86
000173e0 N __ARM_grp_.debug_frame$86
0000e570 N __ARM_grp_.debug_frame$86
0000b38c N __ARM_grp_.debug_frame$86
0000609c N __ARM_grp_.debug_frame$86
00009eb4 N __ARM_grp_.debug_frame$86
00018e08 N __ARM_grp_.debug_frame$86
000123a0 N __ARM_grp_.debug_frame$86
00007e90 N __ARM_grp_.debug_frame$86
0000e5b4 N __ARM_grp_.debug_frame$89
00004798 N __ARM_grp_.debug_frame$89
00017428 N __ARM_grp_.debug_frame$89
0000f1e8 N __ARM_grp_.debug_frame$89
0000b3d8 N __ARM_grp_.debug_frame$89
000136c0 N __ARM_grp_.debug_frame$89
00019dfc N __ARM_grp_.debug_frame$89
0000d758 N __ARM_grp_.debug_frame$89
00007ed4 N __ARM_grp_.debug_frame$89
00018e54 N __ARM_grp_.debug_frame$89
0000319c N __ARM_grp_.debug_frame$89
000060e4 N __ARM_grp_.debug_frame$89
000123ec N __ARM_grp_.debug_frame$89
0000bf50 N __ARM_grp_.debug_frame$89
000051e8 N __ARM_grp_.debug_frame$89
00009ef8 N __ARM_grp_.debug_frame$89
00009f34 N __ARM_grp_.debug_frame$92
0000612c N __ARM_grp_.debug_frame$92
00005234 N __ARM_grp_.debug_frame$92
00012430 N __ARM_grp_.debug_frame$92
00007f18 N __ARM_grp_.debug_frame$92
000031d8 N __ARM_grp_.debug_frame$92
0000b420 N __ARM_grp_.debug_frame$92
0000f230 N __ARM_grp_.debug_frame$92
00013704 N __ARM_grp_.debug_frame$92
000047e8 N __ARM_grp_.debug_frame$92
00019e48 N __ARM_grp_.debug_frame$92
00017470 N __ARM_grp_.debug_frame$92
0000e5f0 N __ARM_grp_.debug_frame$92
0000d794 N __ARM_grp_.debug_frame$92
0000bf9c N __ARM_grp_.debug_frame$92
00018e90 N __ARM_grp_.debug_frame$92
000174bc N __ARM_grp_.debug_frame$95
0000e62c N __ARM_grp_.debug_frame$95
0000d7d0 N __ARM_grp_.debug_frame$95
0000321c N __ARM_grp_.debug_frame$95
00019e9c N __ARM_grp_.debug_frame$95
0000482c N __ARM_grp_.debug_frame$95
00013748 N __ARM_grp_.debug_frame$95
0000b464 N __ARM_grp_.debug_frame$95
0000527c N __ARM_grp_.debug_frame$95
00006170 N __ARM_grp_.debug_frame$95
00007f5c N __ARM_grp_.debug_frame$95
00009f70 N __ARM_grp_.debug_frame$95
00012480 N __ARM_grp_.debug_frame$95
00018ecc N __ARM_grp_.debug_frame$95
0000b4a8 N __ARM_grp_.debug_frame$98
00007f98 N __ARM_grp_.debug_frame$98
0001378c N __ARM_grp_.debug_frame$98
00009fb4 N __ARM_grp_.debug_frame$98
00004870 N __ARM_grp_.debug_frame$98
00003258 N __ARM_grp_.debug_frame$98
0000e668 N __ARM_grp_.debug_frame$98
00017508 N __ARM_grp_.debug_frame$98
00019ee4 N __ARM_grp_.debug_frame$98
000124c4 N __ARM_grp_.debug_frame$98
000061b4 N __ARM_grp_.debug_frame$98
000052c0 N __ARM_grp_.debug_frame$98
20002610 b __bss_end__
20001360 b __bss_start__
         U __call_exitprocs
20002a10 b __cy_heap_limit
00000000 T __cy_interrupt_vector
000165e8 A __cy_region_init_ram
000006a0 A __cy_region_init_size_ram
00000001 A __cy_region_num
20000cc0 D __cy_region_start_data
20000000 B __cy_region_start_ram
000012b0 A __cy_region_zero_size_ram
00015db8 R __cy_regions
00015dc8 R __cy_regions_end
00000010 T __cy_reset
20004000 A __cy_stack
20003800 b __cy_stack_limit
         w __deregister_frame_info
000023a4 T __divsi3
0000019c t __do_global_dtors_aux
00015db4 r __do_global_dtors_aux_fini_array_entry
000151ec r __EH_FRAME_BEGIN__
20002610 B __end
00002588 T __errno
000151f0 r __exidx_end
00015db8 R __fini_array_end
00015db4 R __fini_array_start
00015da0 r __frame_dummy_init_array_entry
000151ec r __FRAME_END__
00015da8 R __init_array_end
00015da0 R __init_array_start
20000cc0 d __JCR_END__
20000cc0 d __JCR_LIST__
         U __libc_fini_array
00002594 T __libc_init_array
200024b8 B __malloc_free_list
200024b4 B __malloc_sbrk_start
00015da0 R __preinit_array_end
00015da0 R __preinit_array_start
         w __register_frame_info
000033f0 T __sclose
00015d40 R __sf_fake_stderr
00015d00 R __sf_fake_stdin
00015d20 R __sf_fake_stdout
000028c4 T __sflush_r
00002a88 T __sfmoreglue
00002b18 T __sfp
00002dc4 t __sfputc_r
00002dee T __sfputs_r
00002ab4 T __sinit
00002bd8 T __smakebuf_r
00003364 T __sread
000033c4 T __sseek
         U __stack
0000272c T __swbuf_r
0000338c T __swrite
000027dc T __swsetup_r
00002284 T __udivsi3
00002a30 T _cleanup_r
000034f8 T _close
00003424 T _close_r
20001360 d _edata
20002610 b _end
00015dc8 R _etext
000029d8 T _fflush_r
00015da8 R _fini
00002c88 T _free_r
00003508 T _fstat
00003448 T _fstat_r
00002b94 T _fwalk_reent
00015cfc R _global_impure_ptr
20001358 D _impure_ptr
00015d94 R _init
00003518 T _isatty
0000346c T _isatty_r
         w _Jv_RegisterClasses
00003528 T _lseek
00003490 T _lseek_r
00002d14 T _malloc_r
00003034 T _printf_common
         w _printf_float
00003110 T _printf_i
00002654 T _puts_r
00003538 T _read
000034d0 T _read_r
00000570 W _sbrk
00003340 T _sbrk_r
00002e14 T _vfiprintf_r
00002e14 T _vfprintf_r
000004bc T _write
000033fc T _write_r
2000141c b acl_btmsg
200010d8 D adv_direct_ind_peer_addr
20001180 d adv_time_out
40040200 a Advertising_LED_1__0__DR
40040200 a Advertising_LED_1__0__DR
40040244 a Advertising_LED_1__0__DR_CLR
40040244 a Advertising_LED_1__0__DR_CLR
40040248 a Advertising_LED_1__0__DR_INV
40040248 a Advertising_LED_1__0__DR_INV
40040240 a Advertising_LED_1__0__DR_SET
40040240 a Advertising_LED_1__0__DR_SET
40020200 a Advertising_LED_1__0__HSIOM
40020200 a Advertising_LED_1__0__HSIOM
000f0000 a Advertising_LED_1__0__HSIOM_MASK
000f0000 a Advertising_LED_1__0__HSIOM_MASK
00000010 a Advertising_LED_1__0__HSIOM_SHIFT
00000010 a Advertising_LED_1__0__HSIOM_SHIFT
4004020c a Advertising_LED_1__0__INTCFG
4004020c a Advertising_LED_1__0__INTCFG
40040210 a Advertising_LED_1__0__INTR
40040210 a Advertising_LED_1__0__INTR
4004020c a Advertising_LED_1__0__INTR_CFG
4004020c a Advertising_LED_1__0__INTR_CFG
40040210 a Advertising_LED_1__0__INTSTAT
40040210 a Advertising_LED_1__0__INTSTAT
00000010 a Advertising_LED_1__0__MASK
00000010 a Advertising_LED_1__0__MASK
400f5020 a Advertising_LED_1__0__PA__CFG0
400f5020 a Advertising_LED_1__0__PA__CFG0
400f5021 a Advertising_LED_1__0__PA__CFG1
400f5021 a Advertising_LED_1__0__PA__CFG1
400f502a a Advertising_LED_1__0__PA__CFG10
400f502a a Advertising_LED_1__0__PA__CFG10
400f502b a Advertising_LED_1__0__PA__CFG11
400f502b a Advertising_LED_1__0__PA__CFG11
400f502c a Advertising_LED_1__0__PA__CFG12
400f502c a Advertising_LED_1__0__PA__CFG12
400f502d a Advertising_LED_1__0__PA__CFG13
400f502d a Advertising_LED_1__0__PA__CFG13
400f502e a Advertising_LED_1__0__PA__CFG14
400f502e a Advertising_LED_1__0__PA__CFG14
400f5022 a Advertising_LED_1__0__PA__CFG2
400f5022 a Advertising_LED_1__0__PA__CFG2
400f5023 a Advertising_LED_1__0__PA__CFG3
400f5023 a Advertising_LED_1__0__PA__CFG3
400f5024 a Advertising_LED_1__0__PA__CFG4
400f5024 a Advertising_LED_1__0__PA__CFG4
400f5025 a Advertising_LED_1__0__PA__CFG5
400f5025 a Advertising_LED_1__0__PA__CFG5
400f5026 a Advertising_LED_1__0__PA__CFG6
400f5026 a Advertising_LED_1__0__PA__CFG6
400f5027 a Advertising_LED_1__0__PA__CFG7
400f5027 a Advertising_LED_1__0__PA__CFG7
400f5028 a Advertising_LED_1__0__PA__CFG8
400f5028 a Advertising_LED_1__0__PA__CFG8
400f5029 a Advertising_LED_1__0__PA__CFG9
400f5029 a Advertising_LED_1__0__PA__CFG9
40040208 a Advertising_LED_1__0__PC
40040208 a Advertising_LED_1__0__PC
40040218 a Advertising_LED_1__0__PC2
40040218 a Advertising_LED_1__0__PC2
00000002 a Advertising_LED_1__0__PORT
00000002 a Advertising_LED_1__0__PORT
40040204 a Advertising_LED_1__0__PS
40040204 a Advertising_LED_1__0__PS
00000004 a Advertising_LED_1__0__SHIFT
00000004 a Advertising_LED_1__0__SHIFT
40040200 a Advertising_LED_1__DR
40040200 a Advertising_LED_1__DR
40040244 a Advertising_LED_1__DR_CLR
40040244 a Advertising_LED_1__DR_CLR
40040248 a Advertising_LED_1__DR_INV
40040248 a Advertising_LED_1__DR_INV
40040240 a Advertising_LED_1__DR_SET
40040240 a Advertising_LED_1__DR_SET
4004020c a Advertising_LED_1__INTCFG
4004020c a Advertising_LED_1__INTCFG
40040210 a Advertising_LED_1__INTR
40040210 a Advertising_LED_1__INTR
4004020c a Advertising_LED_1__INTR_CFG
4004020c a Advertising_LED_1__INTR_CFG
40040210 a Advertising_LED_1__INTSTAT
40040210 a Advertising_LED_1__INTSTAT
00000010 a Advertising_LED_1__MASK
00000010 a Advertising_LED_1__MASK
400f5020 a Advertising_LED_1__PA__CFG0
400f5020 a Advertising_LED_1__PA__CFG0
400f5021 a Advertising_LED_1__PA__CFG1
400f5021 a Advertising_LED_1__PA__CFG1
400f502a a Advertising_LED_1__PA__CFG10
400f502a a Advertising_LED_1__PA__CFG10
400f502b a Advertising_LED_1__PA__CFG11
400f502b a Advertising_LED_1__PA__CFG11
400f502c a Advertising_LED_1__PA__CFG12
400f502c a Advertising_LED_1__PA__CFG12
400f502d a Advertising_LED_1__PA__CFG13
400f502d a Advertising_LED_1__PA__CFG13
400f502e a Advertising_LED_1__PA__CFG14
400f502e a Advertising_LED_1__PA__CFG14
400f5022 a Advertising_LED_1__PA__CFG2
400f5022 a Advertising_LED_1__PA__CFG2
400f5023 a Advertising_LED_1__PA__CFG3
400f5023 a Advertising_LED_1__PA__CFG3
400f5024 a Advertising_LED_1__PA__CFG4
400f5024 a Advertising_LED_1__PA__CFG4
400f5025 a Advertising_LED_1__PA__CFG5
400f5025 a Advertising_LED_1__PA__CFG5
400f5026 a Advertising_LED_1__PA__CFG6
400f5026 a Advertising_LED_1__PA__CFG6
400f5027 a Advertising_LED_1__PA__CFG7
400f5027 a Advertising_LED_1__PA__CFG7
400f5028 a Advertising_LED_1__PA__CFG8
400f5028 a Advertising_LED_1__PA__CFG8
400f5029 a Advertising_LED_1__PA__CFG9
400f5029 a Advertising_LED_1__PA__CFG9
40040208 a Advertising_LED_1__PC
40040208 a Advertising_LED_1__PC
40040218 a Advertising_LED_1__PC2
40040218 a Advertising_LED_1__PC2
00000002 a Advertising_LED_1__PORT
00000002 a Advertising_LED_1__PORT
40040204 a Advertising_LED_1__PS
40040204 a Advertising_LED_1__PS
00000004 a Advertising_LED_1__SHIFT
00000004 a Advertising_LED_1__SHIFT
000008ac T Advertising_LED_1_ClearInterrupt
00000878 T Advertising_LED_1_Read
00000888 T Advertising_LED_1_ReadDataReg
00000848 T Advertising_LED_1_SetDriveMode
00000898 T Advertising_LED_1_SetInterruptMode
00000860 T Advertising_LED_1_Write
40040200 a Advertising_LED_2__0__DR
40040200 a Advertising_LED_2__0__DR
40040244 a Advertising_LED_2__0__DR_CLR
40040244 a Advertising_LED_2__0__DR_CLR
40040248 a Advertising_LED_2__0__DR_INV
40040248 a Advertising_LED_2__0__DR_INV
40040240 a Advertising_LED_2__0__DR_SET
40040240 a Advertising_LED_2__0__DR_SET
40020200 a Advertising_LED_2__0__HSIOM
40020200 a Advertising_LED_2__0__HSIOM
0000f000 a Advertising_LED_2__0__HSIOM_MASK
0000f000 a Advertising_LED_2__0__HSIOM_MASK
0000000c a Advertising_LED_2__0__HSIOM_SHIFT
0000000c a Advertising_LED_2__0__HSIOM_SHIFT
4004020c a Advertising_LED_2__0__INTCFG
4004020c a Advertising_LED_2__0__INTCFG
40040210 a Advertising_LED_2__0__INTR
40040210 a Advertising_LED_2__0__INTR
4004020c a Advertising_LED_2__0__INTR_CFG
4004020c a Advertising_LED_2__0__INTR_CFG
40040210 a Advertising_LED_2__0__INTSTAT
40040210 a Advertising_LED_2__0__INTSTAT
00000008 a Advertising_LED_2__0__MASK
00000008 a Advertising_LED_2__0__MASK
400f5020 a Advertising_LED_2__0__PA__CFG0
400f5020 a Advertising_LED_2__0__PA__CFG0
400f5021 a Advertising_LED_2__0__PA__CFG1
400f5021 a Advertising_LED_2__0__PA__CFG1
400f502a a Advertising_LED_2__0__PA__CFG10
400f502a a Advertising_LED_2__0__PA__CFG10
400f502b a Advertising_LED_2__0__PA__CFG11
400f502b a Advertising_LED_2__0__PA__CFG11
400f502c a Advertising_LED_2__0__PA__CFG12
400f502c a Advertising_LED_2__0__PA__CFG12
400f502d a Advertising_LED_2__0__PA__CFG13
400f502d a Advertising_LED_2__0__PA__CFG13
400f502e a Advertising_LED_2__0__PA__CFG14
400f502e a Advertising_LED_2__0__PA__CFG14
400f5022 a Advertising_LED_2__0__PA__CFG2
400f5022 a Advertising_LED_2__0__PA__CFG2
400f5023 a Advertising_LED_2__0__PA__CFG3
400f5023 a Advertising_LED_2__0__PA__CFG3
400f5024 a Advertising_LED_2__0__PA__CFG4
400f5024 a Advertising_LED_2__0__PA__CFG4
400f5025 a Advertising_LED_2__0__PA__CFG5
400f5025 a Advertising_LED_2__0__PA__CFG5
400f5026 a Advertising_LED_2__0__PA__CFG6
400f5026 a Advertising_LED_2__0__PA__CFG6
400f5027 a Advertising_LED_2__0__PA__CFG7
400f5027 a Advertising_LED_2__0__PA__CFG7
400f5028 a Advertising_LED_2__0__PA__CFG8
400f5028 a Advertising_LED_2__0__PA__CFG8
400f5029 a Advertising_LED_2__0__PA__CFG9
400f5029 a Advertising_LED_2__0__PA__CFG9
40040208 a Advertising_LED_2__0__PC
40040208 a Advertising_LED_2__0__PC
40040218 a Advertising_LED_2__0__PC2
40040218 a Advertising_LED_2__0__PC2
00000002 a Advertising_LED_2__0__PORT
00000002 a Advertising_LED_2__0__PORT
40040204 a Advertising_LED_2__0__PS
40040204 a Advertising_LED_2__0__PS
00000003 a Advertising_LED_2__0__SHIFT
00000003 a Advertising_LED_2__0__SHIFT
40040200 a Advertising_LED_2__DR
40040200 a Advertising_LED_2__DR
40040244 a Advertising_LED_2__DR_CLR
40040244 a Advertising_LED_2__DR_CLR
40040248 a Advertising_LED_2__DR_INV
40040248 a Advertising_LED_2__DR_INV
40040240 a Advertising_LED_2__DR_SET
40040240 a Advertising_LED_2__DR_SET
4004020c a Advertising_LED_2__INTCFG
4004020c a Advertising_LED_2__INTCFG
40040210 a Advertising_LED_2__INTR
40040210 a Advertising_LED_2__INTR
4004020c a Advertising_LED_2__INTR_CFG
4004020c a Advertising_LED_2__INTR_CFG
40040210 a Advertising_LED_2__INTSTAT
40040210 a Advertising_LED_2__INTSTAT
00000008 a Advertising_LED_2__MASK
00000008 a Advertising_LED_2__MASK
400f5020 a Advertising_LED_2__PA__CFG0
400f5020 a Advertising_LED_2__PA__CFG0
400f5021 a Advertising_LED_2__PA__CFG1
400f5021 a Advertising_LED_2__PA__CFG1
400f502a a Advertising_LED_2__PA__CFG10
400f502a a Advertising_LED_2__PA__CFG10
400f502b a Advertising_LED_2__PA__CFG11
400f502b a Advertising_LED_2__PA__CFG11
400f502c a Advertising_LED_2__PA__CFG12
400f502c a Advertising_LED_2__PA__CFG12
400f502d a Advertising_LED_2__PA__CFG13
400f502d a Advertising_LED_2__PA__CFG13
400f502e a Advertising_LED_2__PA__CFG14
400f502e a Advertising_LED_2__PA__CFG14
400f5022 a Advertising_LED_2__PA__CFG2
400f5022 a Advertising_LED_2__PA__CFG2
400f5023 a Advertising_LED_2__PA__CFG3
400f5023 a Advertising_LED_2__PA__CFG3
400f5024 a Advertising_LED_2__PA__CFG4
400f5024 a Advertising_LED_2__PA__CFG4
400f5025 a Advertising_LED_2__PA__CFG5
400f5025 a Advertising_LED_2__PA__CFG5
400f5026 a Advertising_LED_2__PA__CFG6
400f5026 a Advertising_LED_2__PA__CFG6
400f5027 a Advertising_LED_2__PA__CFG7
400f5027 a Advertising_LED_2__PA__CFG7
400f5028 a Advertising_LED_2__PA__CFG8
400f5028 a Advertising_LED_2__PA__CFG8
400f5029 a Advertising_LED_2__PA__CFG9
400f5029 a Advertising_LED_2__PA__CFG9
40040208 a Advertising_LED_2__PC
40040208 a Advertising_LED_2__PC
40040218 a Advertising_LED_2__PC2
40040218 a Advertising_LED_2__PC2
00000002 a Advertising_LED_2__PORT
00000002 a Advertising_LED_2__PORT
40040204 a Advertising_LED_2__PS
40040204 a Advertising_LED_2__PS
00000003 a Advertising_LED_2__SHIFT
00000003 a Advertising_LED_2__SHIFT
000006e0 T Advertising_LED_2_ClearInterrupt
000006ac T Advertising_LED_2_Read
000006bc T Advertising_LED_2_ReadDataReg
0000067c T Advertising_LED_2_SetDriveMode
000006cc T Advertising_LED_2_SetInterruptMode
00000694 T Advertising_LED_2_Write
20000cc8 d advLed.6862
00012088 T aes_cmac
000123d6 T aes_cmac_128B_encrypt_complete_pl
000123de T aes_cmac_128B_encrypt_pl
00012114 t aes_cmac_1bit_leftshift_16octet_stream
00012134 T aes_cmac_aes_128_encryption_complete
000121d8 T aes_cmac_context_init
000121f4 t aes_cmac_create_subkeys
00012244 t aes_cmac_finalize_mac
000122fc t aes_cmac_generate_mac
00012378 t aes_cmac_handle_process_completion
20001260 d aes_cmac_state
000123c4 t aes_cmac_xor_16octet
00000650 t AnalogSetDefault
20001128 D app_ev_cb
0000024c T AppCallBack
00000000 t appl_start
00000000 t appl1_start
0000ff80 a appl2_start
         U atexit
0000b9f0 T att_access_state_handler
20001124 D att_app
2000112c D att_application
0000b9b4 T att_bt_init
0000b9ec T att_bt_shutdown
20001bd8 B att_connections
000164f8 R att_event_handler_table
0000ba04 T att_fsm_change_state
0000ba78 T att_fsm_set_state
0000baac T att_get_fsm_event
0000b9ee T att_init
0000bacc T att_l2cap_data_cb
0000bbfc T att_notify_application
0000bc6c T att_pack_handle_list
0000bcb4 T att_pack_handle_uuid_pair
0000bd48 T att_pack_handle_value_pair
0000bd90 T att_pack_value
00016498 R att_state_event_table
0000bdd4 T att_timer_cb
0000be2c T att_transport_write
00002030 t BAUD_RATE
00001fb8 t bitTxLoop
000160dc r ble_4p1_command_param_len
00015f50 r ble_4p1_fp_lec_cmd_handlers
00015fd4 r ble_4p1_fp_lec_convert_cmd_param_handlers
00016058 r ble_4p1_fp_lec_validate_cmd_param_handlers
0000426c T ble_stack_idle_task_callback
2000102c D BLE_STACK_TASK_EVT
20001024 D bleBufferPoolInfo
200010b8 D bleSlDsmFix
00005040 T BleStackFlashStorageInit
000050b8 T BleStackWriteToFlashPending
000050dc T BleStackWriteToFlashRam
00013210 T bluetooth_off_lower_pl
00013212 T bluetooth_off_upper_pl
20001134 d bluetooth_on_complete_cb
0001321e T bluetooth_on_lower_pl
00013220 T bluetooth_on_upper_pl
000009d4 T Bootloader_Calc8BitSum
00000938 t Bootloader_CalcPacketChecksum
2000137c b Bootloader_callback
0000354c T Bootloader_Checksum
20000cd4 D Bootloader_ChecksumAccess
000009fc T Bootloader_GetMetadata
00000bc8 t Bootloader_HostLink
0000097c t Bootloader_LaunchApplication
00000978 t Bootloader_LaunchBootloadable
40040200 a Bootloader_Service_Activation__0__DR
40040200 a Bootloader_Service_Activation__0__DR
40040244 a Bootloader_Service_Activation__0__DR_CLR
40040244 a Bootloader_Service_Activation__0__DR_CLR
40040248 a Bootloader_Service_Activation__0__DR_INV
40040248 a Bootloader_Service_Activation__0__DR_INV
40040240 a Bootloader_Service_Activation__0__DR_SET
40040240 a Bootloader_Service_Activation__0__DR_SET
40020200 a Bootloader_Service_Activation__0__HSIOM
40020200 a Bootloader_Service_Activation__0__HSIOM
f0000000 a Bootloader_Service_Activation__0__HSIOM_MASK
f0000000 a Bootloader_Service_Activation__0__HSIOM_MASK
0000001c a Bootloader_Service_Activation__0__HSIOM_SHIFT
0000001c a Bootloader_Service_Activation__0__HSIOM_SHIFT
4004020c a Bootloader_Service_Activation__0__INTCFG
4004020c a Bootloader_Service_Activation__0__INTCFG
40040210 a Bootloader_Service_Activation__0__INTR
40040210 a Bootloader_Service_Activation__0__INTR
4004020c a Bootloader_Service_Activation__0__INTR_CFG
4004020c a Bootloader_Service_Activation__0__INTR_CFG
40040210 a Bootloader_Service_Activation__0__INTSTAT
40040210 a Bootloader_Service_Activation__0__INTSTAT
00000080 a Bootloader_Service_Activation__0__MASK
00000080 a Bootloader_Service_Activation__0__MASK
400f5020 a Bootloader_Service_Activation__0__PA__CFG0
400f5020 a Bootloader_Service_Activation__0__PA__CFG0
400f5021 a Bootloader_Service_Activation__0__PA__CFG1
400f5021 a Bootloader_Service_Activation__0__PA__CFG1
400f502a a Bootloader_Service_Activation__0__PA__CFG10
400f502a a Bootloader_Service_Activation__0__PA__CFG10
400f502b a Bootloader_Service_Activation__0__PA__CFG11
400f502b a Bootloader_Service_Activation__0__PA__CFG11
400f502c a Bootloader_Service_Activation__0__PA__CFG12
400f502c a Bootloader_Service_Activation__0__PA__CFG12
400f502d a Bootloader_Service_Activation__0__PA__CFG13
400f502d a Bootloader_Service_Activation__0__PA__CFG13
400f502e a Bootloader_Service_Activation__0__PA__CFG14
400f502e a Bootloader_Service_Activation__0__PA__CFG14
400f5022 a Bootloader_Service_Activation__0__PA__CFG2
400f5022 a Bootloader_Service_Activation__0__PA__CFG2
400f5023 a Bootloader_Service_Activation__0__PA__CFG3
400f5023 a Bootloader_Service_Activation__0__PA__CFG3
400f5024 a Bootloader_Service_Activation__0__PA__CFG4
400f5024 a Bootloader_Service_Activation__0__PA__CFG4
400f5025 a Bootloader_Service_Activation__0__PA__CFG5
400f5025 a Bootloader_Service_Activation__0__PA__CFG5
400f5026 a Bootloader_Service_Activation__0__PA__CFG6
400f5026 a Bootloader_Service_Activation__0__PA__CFG6
400f5027 a Bootloader_Service_Activation__0__PA__CFG7
400f5027 a Bootloader_Service_Activation__0__PA__CFG7
400f5028 a Bootloader_Service_Activation__0__PA__CFG8
400f5028 a Bootloader_Service_Activation__0__PA__CFG8
400f5029 a Bootloader_Service_Activation__0__PA__CFG9
400f5029 a Bootloader_Service_Activation__0__PA__CFG9
40040208 a Bootloader_Service_Activation__0__PC
40040208 a Bootloader_Service_Activation__0__PC
40040218 a Bootloader_Service_Activation__0__PC2
40040218 a Bootloader_Service_Activation__0__PC2
00000002 a Bootloader_Service_Activation__0__PORT
00000002 a Bootloader_Service_Activation__0__PORT
40040204 a Bootloader_Service_Activation__0__PS
40040204 a Bootloader_Service_Activation__0__PS
00000007 a Bootloader_Service_Activation__0__SHIFT
00000007 a Bootloader_Service_Activation__0__SHIFT
40040200 a Bootloader_Service_Activation__DR
40040200 a Bootloader_Service_Activation__DR
40040244 a Bootloader_Service_Activation__DR_CLR
40040244 a Bootloader_Service_Activation__DR_CLR
40040248 a Bootloader_Service_Activation__DR_INV
40040248 a Bootloader_Service_Activation__DR_INV
40040240 a Bootloader_Service_Activation__DR_SET
40040240 a Bootloader_Service_Activation__DR_SET
4004020c a Bootloader_Service_Activation__INTCFG
4004020c a Bootloader_Service_Activation__INTCFG
40040210 a Bootloader_Service_Activation__INTR
40040210 a Bootloader_Service_Activation__INTR
4004020c a Bootloader_Service_Activation__INTR_CFG
4004020c a Bootloader_Service_Activation__INTR_CFG
40040210 a Bootloader_Service_Activation__INTSTAT
40040210 a Bootloader_Service_Activation__INTSTAT
00000080 a Bootloader_Service_Activation__MASK
00000080 a Bootloader_Service_Activation__MASK
400f5020 a Bootloader_Service_Activation__PA__CFG0
400f5020 a Bootloader_Service_Activation__PA__CFG0
400f5021 a Bootloader_Service_Activation__PA__CFG1
400f5021 a Bootloader_Service_Activation__PA__CFG1
400f502a a Bootloader_Service_Activation__PA__CFG10
400f502a a Bootloader_Service_Activation__PA__CFG10
400f502b a Bootloader_Service_Activation__PA__CFG11
400f502b a Bootloader_Service_Activation__PA__CFG11
400f502c a Bootloader_Service_Activation__PA__CFG12
400f502c a Bootloader_Service_Activation__PA__CFG12
400f502d a Bootloader_Service_Activation__PA__CFG13
400f502d a Bootloader_Service_Activation__PA__CFG13
400f502e a Bootloader_Service_Activation__PA__CFG14
400f502e a Bootloader_Service_Activation__PA__CFG14
400f5022 a Bootloader_Service_Activation__PA__CFG2
400f5022 a Bootloader_Service_Activation__PA__CFG2
400f5023 a Bootloader_Service_Activation__PA__CFG3
400f5023 a Bootloader_Service_Activation__PA__CFG3
400f5024 a Bootloader_Service_Activation__PA__CFG4
400f5024 a Bootloader_Service_Activation__PA__CFG4
400f5025 a Bootloader_Service_Activation__PA__CFG5
400f5025 a Bootloader_Service_Activation__PA__CFG5
400f5026 a Bootloader_Service_Activation__PA__CFG6
400f5026 a Bootloader_Service_Activation__PA__CFG6
400f5027 a Bootloader_Service_Activation__PA__CFG7
400f5027 a Bootloader_Service_Activation__PA__CFG7
400f5028 a Bootloader_Service_Activation__PA__CFG8
400f5028 a Bootloader_Service_Activation__PA__CFG8
400f5029 a Bootloader_Service_Activation__PA__CFG9
400f5029 a Bootloader_Service_Activation__PA__CFG9
40040208 a Bootloader_Service_Activation__PC
40040208 a Bootloader_Service_Activation__PC
40040218 a Bootloader_Service_Activation__PC2
40040218 a Bootloader_Service_Activation__PC2
00000002 a Bootloader_Service_Activation__PORT
00000002 a Bootloader_Service_Activation__PORT
40040204 a Bootloader_Service_Activation__PS
40040204 a Bootloader_Service_Activation__PS
00000007 a Bootloader_Service_Activation__SHIFT
00000007 a Bootloader_Service_Activation__SHIFT
40040210 a Bootloader_Service_Activation__SNAP
40040210 a Bootloader_Service_Activation__SNAP
00000834 T Bootloader_Service_Activation_ClearInterrupt
00000800 T Bootloader_Service_Activation_Read
00000810 T Bootloader_Service_Activation_ReadDataReg
000007d0 T Bootloader_Service_Activation_SetDriveMode
00000820 T Bootloader_Service_Activation_SetInterruptMode
000007e8 T Bootloader_Service_Activation_Write
00003548 T Bootloader_SizeBytes
20000cd0 D Bootloader_SizeBytesAccess
0000104c T Bootloader_Start
00000b64 T Bootloader_ValidateBootloadable
00000954 t Bootloader_VerifyRow
00000990 t Bootloader_WritePacket
40040200 a Bootloading_LED__0__DR
40040200 a Bootloading_LED__0__DR
40040244 a Bootloading_LED__0__DR_CLR
40040244 a Bootloading_LED__0__DR_CLR
40040248 a Bootloading_LED__0__DR_INV
40040248 a Bootloading_LED__0__DR_INV
40040240 a Bootloading_LED__0__DR_SET
40040240 a Bootloading_LED__0__DR_SET
40020200 a Bootloading_LED__0__HSIOM
40020200 a Bootloading_LED__0__HSIOM
00000f00 a Bootloading_LED__0__HSIOM_MASK
00000f00 a Bootloading_LED__0__HSIOM_MASK
00000008 a Bootloading_LED__0__HSIOM_SHIFT
00000008 a Bootloading_LED__0__HSIOM_SHIFT
4004020c a Bootloading_LED__0__INTCFG
4004020c a Bootloading_LED__0__INTCFG
40040210 a Bootloading_LED__0__INTR
40040210 a Bootloading_LED__0__INTR
4004020c a Bootloading_LED__0__INTR_CFG
4004020c a Bootloading_LED__0__INTR_CFG
40040210 a Bootloading_LED__0__INTSTAT
40040210 a Bootloading_LED__0__INTSTAT
00000004 a Bootloading_LED__0__MASK
00000004 a Bootloading_LED__0__MASK
400f5020 a Bootloading_LED__0__PA__CFG0
400f5020 a Bootloading_LED__0__PA__CFG0
400f5021 a Bootloading_LED__0__PA__CFG1
400f5021 a Bootloading_LED__0__PA__CFG1
400f502a a Bootloading_LED__0__PA__CFG10
400f502a a Bootloading_LED__0__PA__CFG10
400f502b a Bootloading_LED__0__PA__CFG11
400f502b a Bootloading_LED__0__PA__CFG11
400f502c a Bootloading_LED__0__PA__CFG12
400f502c a Bootloading_LED__0__PA__CFG12
400f502d a Bootloading_LED__0__PA__CFG13
400f502d a Bootloading_LED__0__PA__CFG13
400f502e a Bootloading_LED__0__PA__CFG14
400f502e a Bootloading_LED__0__PA__CFG14
400f5022 a Bootloading_LED__0__PA__CFG2
400f5022 a Bootloading_LED__0__PA__CFG2
400f5023 a Bootloading_LED__0__PA__CFG3
400f5023 a Bootloading_LED__0__PA__CFG3
400f5024 a Bootloading_LED__0__PA__CFG4
400f5024 a Bootloading_LED__0__PA__CFG4
400f5025 a Bootloading_LED__0__PA__CFG5
400f5025 a Bootloading_LED__0__PA__CFG5
400f5026 a Bootloading_LED__0__PA__CFG6
400f5026 a Bootloading_LED__0__PA__CFG6
400f5027 a Bootloading_LED__0__PA__CFG7
400f5027 a Bootloading_LED__0__PA__CFG7
400f5028 a Bootloading_LED__0__PA__CFG8
400f5028 a Bootloading_LED__0__PA__CFG8
400f5029 a Bootloading_LED__0__PA__CFG9
400f5029 a Bootloading_LED__0__PA__CFG9
40040208 a Bootloading_LED__0__PC
40040208 a Bootloading_LED__0__PC
40040218 a Bootloading_LED__0__PC2
40040218 a Bootloading_LED__0__PC2
00000002 a Bootloading_LED__0__PORT
00000002 a Bootloading_LED__0__PORT
40040204 a Bootloading_LED__0__PS
40040204 a Bootloading_LED__0__PS
00000002 a Bootloading_LED__0__SHIFT
00000002 a Bootloading_LED__0__SHIFT
40040200 a Bootloading_LED__DR
40040200 a Bootloading_LED__DR
40040244 a Bootloading_LED__DR_CLR
40040244 a Bootloading_LED__DR_CLR
40040248 a Bootloading_LED__DR_INV
40040248 a Bootloading_LED__DR_INV
40040240 a Bootloading_LED__DR_SET
40040240 a Bootloading_LED__DR_SET
4004020c a Bootloading_LED__INTCFG
4004020c a Bootloading_LED__INTCFG
40040210 a Bootloading_LED__INTR
40040210 a Bootloading_LED__INTR
4004020c a Bootloading_LED__INTR_CFG
4004020c a Bootloading_LED__INTR_CFG
40040210 a Bootloading_LED__INTSTAT
40040210 a Bootloading_LED__INTSTAT
00000004 a Bootloading_LED__MASK
00000004 a Bootloading_LED__MASK
400f5020 a Bootloading_LED__PA__CFG0
400f5020 a Bootloading_LED__PA__CFG0
400f5021 a Bootloading_LED__PA__CFG1
400f5021 a Bootloading_LED__PA__CFG1
400f502a a Bootloading_LED__PA__CFG10
400f502a a Bootloading_LED__PA__CFG10
400f502b a Bootloading_LED__PA__CFG11
400f502b a Bootloading_LED__PA__CFG11
400f502c a Bootloading_LED__PA__CFG12
400f502c a Bootloading_LED__PA__CFG12
400f502d a Bootloading_LED__PA__CFG13
400f502d a Bootloading_LED__PA__CFG13
400f502e a Bootloading_LED__PA__CFG14
400f502e a Bootloading_LED__PA__CFG14
400f5022 a Bootloading_LED__PA__CFG2
400f5022 a Bootloading_LED__PA__CFG2
400f5023 a Bootloading_LED__PA__CFG3
400f5023 a Bootloading_LED__PA__CFG3
400f5024 a Bootloading_LED__PA__CFG4
400f5024 a Bootloading_LED__PA__CFG4
400f5025 a Bootloading_LED__PA__CFG5
400f5025 a Bootloading_LED__PA__CFG5
400f5026 a Bootloading_LED__PA__CFG6
400f5026 a Bootloading_LED__PA__CFG6
400f5027 a Bootloading_LED__PA__CFG7
400f5027 a Bootloading_LED__PA__CFG7
400f5028 a Bootloading_LED__PA__CFG8
400f5028 a Bootloading_LED__PA__CFG8
400f5029 a Bootloading_LED__PA__CFG9
400f5029 a Bootloading_LED__PA__CFG9
40040208 a Bootloading_LED__PC
40040208 a Bootloading_LED__PC
40040218 a Bootloading_LED__PC2
40040218 a Bootloading_LED__PC2
00000002 a Bootloading_LED__PORT
00000002 a Bootloading_LED__PORT
40040204 a Bootloading_LED__PS
40040204 a Bootloading_LED__PS
00000002 a Bootloading_LED__SHIFT
00000002 a Bootloading_LED__SHIFT
00000924 T Bootloading_LED_ClearInterrupt
000008f0 T Bootloading_LED_Read
00000900 T Bootloading_LED_ReadDataReg
000008c0 T Bootloading_LED_SetDriveMode
00000910 T Bootloading_LED_SetInterruptMode
000008d8 T Bootloading_LED_Write
00004300 T BT_alloc_mem_ext
0000b340 T BT_att_register
0000b36c T BT_att_send_pdu
0000be74 T BT_bluetooth_get_stack_init_state
0000be90 T BT_bluetooth_off
0000bed4 T BT_bluetooth_on
00015de0 R bt_cfg_pdata
0000bf34 T BT_common_bluetooth_on_complete
2000182c B bt_config
0000bf54 T BT_ethermind_init
0000433c T BT_free_mem
000105a8 T BT_hci_disconnect
000103f4 T BT_hci_get_connection_details
00010448 T BT_hci_get_connection_handle
0001049c T BT_hci_get_local_bd_addr
00010b78 T BT_hci_le_encrypt
000104bc T BT_hci_le_get_device_role
00010bd0 T BT_hci_le_long_term_key_requested_reply
00010c14 T BT_hci_le_set_advertising_parameters
000104f0 T BT_hci_register_event_indication_callback
000125e4 T BT_ISROSQPost
0000d06c T BT_l2cap_le_connection_param_update_request
0000d114 T BT_l2cap_register_le_event_cb
00004270 T BT_OSFreeBuf
00004290 T BT_OSGetBuF
000042c4 T BT_OSMemCreate
000125ee T BT_OSQPost
00010d24 T BT_smp_data_sign
00013244 T BT_smp_get_csrk_key_info_pl
00010d78 T BT_smp_get_device_security_info
00013254 T BT_smp_get_fixed_passkey
00013270 T BT_smp_get_key_exchange_info_pl
0001327c T BT_smp_get_local_capability_pl
00013294 T BT_smp_get_long_term_key_pl
000132a8 T BT_smp_get_max_encryption_key_size_pl
000132b4 T BT_smp_get_set_local_keys
00010dd8 T BT_smp_notify_address_resolution
00010e28 T BT_smp_param_request_reply
00010eb4 T BT_smp_register_user_interface
00010ecc T BT_smp_resolve_device
00010f2c T BT_smp_search_device_by_id_address
00013304 T BT_smp_set_fixed_passkey
00013334 T BT_smp_set_id_address_pl
00013350 T BT_smp_set_max_encryption_key_size_pl
00010f88 T BT_smp_verify_resolvable_pvt_addr
00004348 T bt_stack_create_buffer_pool
00004378 T bt_stack_reset_buffer_pool
000043a0 T BT_start_timer
000123f0 T BT_status_set_bit
00004440 T BT_stop_timer
00012424 T BT_storage_load_db
00012484 T BT_storage_read
00012498 T BT_storage_register_db
000124e0 T BT_storage_store_db
0001253c T BT_storage_write
000125f8 T BT_thread_create
000044a8 T BT_timer_process_signals
20001028 D BtOSMemPoolList
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00000000 a BuildAttributes$$THM_ISAv3M$S$PE$A:L22$X:L11$S22$IEEE1$IW$USESV6$~STKCKD$USESV7$WCHAR32$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2
00015634 r cfg_memset_list.4758
0000001c t ClockSetup
00016488 R cmac_rb_data
00016478 R cmac_zero_data
20001360 b completed.8108
200024bc B connHandle
00012a78 T convert_to_lsb
000160fd R Cu8_hci_le_supported_commands_array
20001139 D current_local_addr
20001080 D current_task_handle
00000000 a CY_APP_FOR_STACK_AND_COPIER
00000000 a CY_APPL_LOADABLE
00000001 a CY_APPL_MAX
00000001 a CY_APPL_NUM
00000000 a CY_APPL_ORIGIN
         U cy_bootloader
00000000 a cy_checksum_exclude_size
00000000 a CY_CHECKSUM_EXCLUDE_SIZE
00000080 a CY_FLASH_ROW_SIZE
         U cy_heap
         U cy_meta_bootloader
90600000 N cy_meta_chipprotect
90400000 N cy_meta_flashprotect
         U cy_meta_loadable
0001ffc0 R cy_meta_loader
90500000 N cy_metadata
00000040 a CY_METADATA_SIZE
00000000 a cy_project_type_app_for_stack_and_copier
00000001 a cy_project_type_bootloader
20002602 B cyBle_advertisingIntervalType
00003cc6 T CyBle_AesCcmDecrypt
00003c8c T CyBle_AesCcmEncrypt
00003c1c T CyBle_AesCcmInit
00003bbe T CyBle_AesEncrypt
200025ec B CyBle_ApplCallback
00015aa4 R cyBle_attUuid128
20000e84 d cyBle_attValues
200025f0 B cyBle_attValuesCCCD
20000d34 D cyBle_attValuesLen
20000ff4 D cyBle_authInfo
0000227c T CyBLE_Bless_Interrupt
e000e180 a CyBLE_bless_isr__INTC_CLR_EN_REG
e000e180 a CyBLE_bless_isr__INTC_CLR_EN_REG
e000e280 a CyBLE_bless_isr__INTC_CLR_PD_REG
e000e280 a CyBLE_bless_isr__INTC_CLR_PD_REG
00001000 a CyBLE_bless_isr__INTC_MASK
00001000 a CyBLE_bless_isr__INTC_MASK
0000000c a CyBLE_bless_isr__INTC_NUMBER
0000000c a CyBLE_bless_isr__INTC_NUMBER
000000c0 a CyBLE_bless_isr__INTC_PRIOR_MASK
000000c0 a CyBLE_bless_isr__INTC_PRIOR_MASK
00000003 a CyBLE_bless_isr__INTC_PRIOR_NUM
00000003 a CyBLE_bless_isr__INTC_PRIOR_NUM
e000e40c a CyBLE_bless_isr__INTC_PRIOR_REG
e000e40c a CyBLE_bless_isr__INTC_PRIOR_REG
e000e100 a CyBLE_bless_isr__INTC_SET_EN_REG
e000e100 a CyBLE_bless_isr__INTC_SET_EN_REG
e000e200 a CyBLE_bless_isr__INTC_SET_PD_REG
e000e200 a CyBLE_bless_isr__INTC_SET_PD_REG
00002250 T CyBLE_bless_isr_Disable
00002240 T CyBLE_bless_isr_Enable
00002220 T CyBLE_bless_isr_SetPriority
00002214 T CyBLE_bless_isr_SetVector
00002260 T CyBLE_bless_isr_StartEx
00002060 T CyBLE_Bless_LlRegWrite
00002064 T CyBLE_Bless_RfRegWrite
00002068 T CyBLE_BlessDeviceConfig
000151c4 T CyBle_BleSSInterruptHandler
000021cc T CYBLE_BlessStart
0000b1d8 t CyBle_BluetoothOnCmptCB
20002604 B cyBle_btsBuffPtr
00015cc0 R cyBle_btss
000016c8 T CyBle_BtssExecuteWriteRequestEventHandler
00001698 T CyBle_BtssPrepareWriteRequestEventHandler
0000161c T CyBle_BtsWriteEventHandler
200025fc B cyBle_busyStatus
00001280 T CyBle_ChangeAdDeviceAddress
00001084 t CyBle_ChangeAdLocalName
00004670 T CyBle_CheckBleStackTaskStatus
200013ac B cyBle_cmdLength
200013ae B cyBle_cmdReceivedFlag
20002600 B cyBle_connHandle
00003e34 T CyBle_ControllerGetFeatureHeapReq
00004674 T CyBle_CreateBleStackTask
00001618 T CyBle_CustomInit
402e0098 a CyBLE_cy_m0s8_ble__ADC_BUMP1
402e0098 a CyBLE_cy_m0s8_ble__ADC_BUMP1
402e009c a CyBLE_cy_m0s8_ble__ADC_BUMP2
402e009c a CyBLE_cy_m0s8_ble__ADC_BUMP2
402e11cc a CyBLE_cy_m0s8_ble__ADV_CH_TX_POWER
402e11cc a CyBLE_cy_m0s8_ble__ADV_CH_TX_POWER
402e11d4 a CyBLE_cy_m0s8_ble__ADV_CONFIG
402e11d4 a CyBLE_cy_m0s8_ble__ADV_CONFIG
402e101c a CyBLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT
402e101c a CyBLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT
402e1020 a CyBLE_cy_m0s8_ble__ADV_INTR
402e1020 a CyBLE_cy_m0s8_ble__ADV_INTR
402e1024 a CyBLE_cy_m0s8_ble__ADV_NEXT_INSTANT
402e1024 a CyBLE_cy_m0s8_ble__ADV_NEXT_INSTANT
402e1018 a CyBLE_cy_m0s8_ble__ADV_PARAMS
402e1018 a CyBLE_cy_m0s8_ble__ADV_PARAMS
402e10e8 a CyBLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO
402e10e8 a CyBLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO
402e10e0 a CyBLE_cy_m0s8_ble__ADV_TX_DATA_FIFO
402e10e0 a CyBLE_cy_m0s8_ble__ADV_TX_DATA_FIFO
402e00a8 a CyBLE_cy_m0s8_ble__AGC
402e00a8 a CyBLE_cy_m0s8_ble__AGC
402e00a0 a CyBLE_cy_m0s8_ble__BALUN
402e00a0 a CyBLE_cy_m0s8_ble__BALUN
402e0070 a CyBLE_cy_m0s8_ble__BB_BUMP1
402e0070 a CyBLE_cy_m0s8_ble__BB_BUMP1
402e0074 a CyBLE_cy_m0s8_ble__BB_BUMP2
402e0074 a CyBLE_cy_m0s8_ble__BB_BUMP2
402e0078 a CyBLE_cy_m0s8_ble__BB_XO
402e0078 a CyBLE_cy_m0s8_ble__BB_XO
402e007c a CyBLE_cy_m0s8_ble__BB_XO_CAPTRIM
402e007c a CyBLE_cy_m0s8_ble__BB_XO_CAPTRIM
402e111c a CyBLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER
402e111c a CyBLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER
402e110c a CyBLE_cy_m0s8_ble__CE_LENGTH
402e110c a CyBLE_cy_m0s8_ble__CE_LENGTH
402e002c a CyBLE_cy_m0s8_ble__CFG_1_FCAL
402e002c a CyBLE_cy_m0s8_ble__CFG_1_FCAL
402e0030 a CyBLE_cy_m0s8_ble__CFG_2_FCAL
402e0030 a CyBLE_cy_m0s8_ble__CFG_2_FCAL
402e0034 a CyBLE_cy_m0s8_ble__CFG_3_FCAL
402e0034 a CyBLE_cy_m0s8_ble__CFG_3_FCAL
402e0038 a CyBLE_cy_m0s8_ble__CFG_4_FCAL
402e0038 a CyBLE_cy_m0s8_ble__CFG_4_FCAL
402e003c a CyBLE_cy_m0s8_ble__CFG_5_FCAL
402e003c a CyBLE_cy_m0s8_ble__CFG_5_FCAL
402e0040 a CyBLE_cy_m0s8_ble__CFG_6_FCAL
402e0040 a CyBLE_cy_m0s8_ble__CFG_6_FCAL
402e0000 a CyBLE_cy_m0s8_ble__CFG1
402e0000 a CyBLE_cy_m0s8_ble__CFG1
402e0004 a CyBLE_cy_m0s8_ble__CFG2
402e0004 a CyBLE_cy_m0s8_ble__CFG2
402e0014 a CyBLE_cy_m0s8_ble__CFGCTRL
402e0014 a CyBLE_cy_m0s8_ble__CFGCTRL
402e10c4 a CyBLE_cy_m0s8_ble__CLOCK_CONFIG
402e10c4 a CyBLE_cy_m0s8_ble__CLOCK_CONFIG
402e1000 a CyBLE_cy_m0s8_ble__COMMAND_REGISTER
402e1000 a CyBLE_cy_m0s8_ble__COMMAND_REGISTER
402e1124 a CyBLE_cy_m0s8_ble__CONN_CE_COUNTER
402e1124 a CyBLE_cy_m0s8_ble__CONN_CE_COUNTER
402e1118 a CyBLE_cy_m0s8_ble__CONN_CE_INSTANT
402e1118 a CyBLE_cy_m0s8_ble__CONN_CE_INSTANT
402e11e4 a CyBLE_cy_m0s8_ble__CONN_CH_TX_POWER
402e11e4 a CyBLE_cy_m0s8_ble__CONN_CH_TX_POWER
402e11e0 a CyBLE_cy_m0s8_ble__CONN_CONFIG
402e11e0 a CyBLE_cy_m0s8_ble__CONN_CONFIG
402e10b0 a CyBLE_cy_m0s8_ble__CONN_INDEX
402e10b0 a CyBLE_cy_m0s8_ble__CONN_INDEX
402e1100 a CyBLE_cy_m0s8_ble__CONN_INTERVAL
402e1100 a CyBLE_cy_m0s8_ble__CONN_INTERVAL
402e10a8 a CyBLE_cy_m0s8_ble__CONN_INTR
402e10a8 a CyBLE_cy_m0s8_ble__CONN_INTR
402e11f0 a CyBLE_cy_m0s8_ble__CONN_INTR_MASK
402e11f0 a CyBLE_cy_m0s8_ble__CONN_INTR_MASK
402e11e8 a CyBLE_cy_m0s8_ble__CONN_PARAM1
402e11e8 a CyBLE_cy_m0s8_ble__CONN_PARAM1
402e11ec a CyBLE_cy_m0s8_ble__CONN_PARAM2
402e11ec a CyBLE_cy_m0s8_ble__CONN_PARAM2
402e13c0 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD0
402e13c0 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD0
402e13c4 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD1
402e13c4 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD1
402e13e8 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD10
402e13e8 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD10
402e13ec a CyBLE_cy_m0s8_ble__CONN_REQ_WORD11
402e13ec a CyBLE_cy_m0s8_ble__CONN_REQ_WORD11
402e13c8 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD2
402e13c8 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD2
402e13cc a CyBLE_cy_m0s8_ble__CONN_REQ_WORD3
402e13cc a CyBLE_cy_m0s8_ble__CONN_REQ_WORD3
402e13d0 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD4
402e13d0 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD4
402e13d4 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD5
402e13d4 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD5
402e13d8 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD6
402e13d8 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD6
402e13dc a CyBLE_cy_m0s8_ble__CONN_REQ_WORD7
402e13dc a CyBLE_cy_m0s8_ble__CONN_REQ_WORD7
402e13e0 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD8
402e13e0 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD8
402e13e4 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD9
402e13e4 a CyBLE_cy_m0s8_ble__CONN_REQ_WORD9
402e1800 a CyBLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR
402e1800 a CyBLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR
402e10ac a CyBLE_cy_m0s8_ble__CONN_STATUS
402e10ac a CyBLE_cy_m0s8_ble__CONN_STATUS
402e1600 a CyBLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR
402e1600 a CyBLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR
402e13a4 a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL
402e13a4 a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL
402e13a8 a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY
402e13a8 a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY
402e13b0 a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL
402e13b0 a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL
402e13ac a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO
402e13ac a CyBLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO
402e00a4 a CyBLE_cy_m0s8_ble__CTR1
402e00a4 a CyBLE_cy_m0s8_ble__CTR1
402e1090 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_H0
402e1090 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_H0
402e10a0 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_H1
402e10a0 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_H1
402e1088 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_L0
402e1088 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_L0
402e1098 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_L1
402e1098 a CyBLE_cy_m0s8_ble__DATA_CHANNELS_L1
402e108c a CyBLE_cy_m0s8_ble__DATA_CHANNELS_M0
402e108c a CyBLE_cy_m0s8_ble__DATA_CHANNELS_M0
402e109c a CyBLE_cy_m0s8_ble__DATA_CHANNELS_M1
402e109c a CyBLE_cy_m0s8_ble__DATA_CHANNELS_M1
402e112c a CyBLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS
402e112c a CyBLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS
402e1128 a CyBLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS
402e1128 a CyBLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS
402e1140 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0
402e1140 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0
402e1144 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1
402e1144 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1
402e1148 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2
402e1148 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2
402e114c a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3
402e114c a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3
402e1150 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4
402e1150 a CyBLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4
402e1440 a CyBLE_cy_m0s8_ble__DATA0
402e1440 a CyBLE_cy_m0s8_ble__DATA0
402e1444 a CyBLE_cy_m0s8_ble__DATA1
402e1444 a CyBLE_cy_m0s8_ble__DATA1
402e1468 a CyBLE_cy_m0s8_ble__DATA10
402e1468 a CyBLE_cy_m0s8_ble__DATA10
402e146c a CyBLE_cy_m0s8_ble__DATA11
402e146c a CyBLE_cy_m0s8_ble__DATA11
402e1470 a CyBLE_cy_m0s8_ble__DATA12
402e1470 a CyBLE_cy_m0s8_ble__DATA12
402e1474 a CyBLE_cy_m0s8_ble__DATA13
402e1474 a CyBLE_cy_m0s8_ble__DATA13
402e1448 a CyBLE_cy_m0s8_ble__DATA2
402e1448 a CyBLE_cy_m0s8_ble__DATA2
402e144c a CyBLE_cy_m0s8_ble__DATA3
402e144c a CyBLE_cy_m0s8_ble__DATA3
402e1450 a CyBLE_cy_m0s8_ble__DATA4
402e1450 a CyBLE_cy_m0s8_ble__DATA4
402e1454 a CyBLE_cy_m0s8_ble__DATA5
402e1454 a CyBLE_cy_m0s8_ble__DATA5
402e1458 a CyBLE_cy_m0s8_ble__DATA6
402e1458 a CyBLE_cy_m0s8_ble__DATA6
402e145c a CyBLE_cy_m0s8_ble__DATA7
402e145c a CyBLE_cy_m0s8_ble__DATA7
402e1460 a CyBLE_cy_m0s8_ble__DATA8
402e1460 a CyBLE_cy_m0s8_ble__DATA8
402e1464 a CyBLE_cy_m0s8_ble__DATA9
402e1464 a CyBLE_cy_m0s8_ble__DATA9
402e00f0 a CyBLE_cy_m0s8_ble__DBG_1
402e00f0 a CyBLE_cy_m0s8_ble__DBG_1
402e00f4 a CyBLE_cy_m0s8_ble__DBG_2
402e00f4 a CyBLE_cy_m0s8_ble__DBG_2
402e00f8 a CyBLE_cy_m0s8_ble__DBG_3
402e00f8 a CyBLE_cy_m0s8_ble__DBG_3
402e00ec a CyBLE_cy_m0s8_ble__DBG_BB
402e00ec a CyBLE_cy_m0s8_ble__DBG_BB
402e0010 a CyBLE_cy_m0s8_ble__DBUS
402e0010 a CyBLE_cy_m0s8_ble__DBUS
402e00c0 a CyBLE_cy_m0s8_ble__DC
402e00c0 a CyBLE_cy_m0s8_ble__DC
402e00c8 a CyBLE_cy_m0s8_ble__DCCAL
402e00c8 a CyBLE_cy_m0s8_ble__DCCAL
402e11c8 a CyBLE_cy_m0s8_ble__DEV_PUB_ADDR_H
402e11c8 a CyBLE_cy_m0s8_ble__DEV_PUB_ADDR_H
402e11c0 a CyBLE_cy_m0s8_ble__DEV_PUB_ADDR_L
402e11c0 a CyBLE_cy_m0s8_ble__DEV_PUB_ADDR_L
402e11c4 a CyBLE_cy_m0s8_ble__DEV_PUB_ADDR_M
402e11c4 a CyBLE_cy_m0s8_ble__DEV_PUB_ADDR_M
402e1060 a CyBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H
402e1060 a CyBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H
402e1058 a CyBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L
402e1058 a CyBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L
402e105c a CyBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M
402e105c a CyBLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M
402e0060 a CyBLE_cy_m0s8_ble__DIAG1
402e0060 a CyBLE_cy_m0s8_ble__DIAG1
402e1258 a CyBLE_cy_m0s8_ble__DPLL_CONFIG
402e1258 a CyBLE_cy_m0s8_ble__DPLL_CONFIG
402e00d0 a CyBLE_cy_m0s8_ble__DSM1
402e00d0 a CyBLE_cy_m0s8_ble__DSM1
402e00d4 a CyBLE_cy_m0s8_ble__DSM2
402e00d4 a CyBLE_cy_m0s8_ble__DSM2
402e00d8 a CyBLE_cy_m0s8_ble__DSM3
402e00d8 a CyBLE_cy_m0s8_ble__DSM3
402e00dc a CyBLE_cy_m0s8_ble__DSM4
402e00dc a CyBLE_cy_m0s8_ble__DSM4
402e00e0 a CyBLE_cy_m0s8_ble__DSM5
402e00e0 a CyBLE_cy_m0s8_ble__DSM5
402e00e4 a CyBLE_cy_m0s8_ble__DSM6
402e00e4 a CyBLE_cy_m0s8_ble__DSM6
402e1174 a CyBLE_cy_m0s8_ble__DTM_RX_PKT_COUNT
402e1174 a CyBLE_cy_m0s8_ble__DTM_RX_PKT_COUNT
402e1490 a CyBLE_cy_m0s8_ble__ENC_CONFIG
402e1490 a CyBLE_cy_m0s8_ble__ENC_CONFIG
402e14a0 a CyBLE_cy_m0s8_ble__ENC_INTR
402e14a0 a CyBLE_cy_m0s8_ble__ENC_INTR
402e1498 a CyBLE_cy_m0s8_ble__ENC_INTR_EN
402e1498 a CyBLE_cy_m0s8_ble__ENC_INTR_EN
402e1420 a CyBLE_cy_m0s8_ble__ENC_KEY0
402e1420 a CyBLE_cy_m0s8_ble__ENC_KEY0
402e1424 a CyBLE_cy_m0s8_ble__ENC_KEY1
402e1424 a CyBLE_cy_m0s8_ble__ENC_KEY1
402e1428 a CyBLE_cy_m0s8_ble__ENC_KEY2
402e1428 a CyBLE_cy_m0s8_ble__ENC_KEY2
402e142c a CyBLE_cy_m0s8_ble__ENC_KEY3
402e142c a CyBLE_cy_m0s8_ble__ENC_KEY3
402e1430 a CyBLE_cy_m0s8_ble__ENC_KEY4
402e1430 a CyBLE_cy_m0s8_ble__ENC_KEY4
402e1434 a CyBLE_cy_m0s8_ble__ENC_KEY5
402e1434 a CyBLE_cy_m0s8_ble__ENC_KEY5
402e1438 a CyBLE_cy_m0s8_ble__ENC_KEY6
402e1438 a CyBLE_cy_m0s8_ble__ENC_KEY6
402e143c a CyBLE_cy_m0s8_ble__ENC_KEY7
402e143c a CyBLE_cy_m0s8_ble__ENC_KEY7
402e1488 a CyBLE_cy_m0s8_ble__ENC_PARAMS
402e1488 a CyBLE_cy_m0s8_ble__ENC_PARAMS
402e1010 a CyBLE_cy_m0s8_ble__EVENT_ENABLE
402e1010 a CyBLE_cy_m0s8_ble__EVENT_ENABLE
402e1008 a CyBLE_cy_m0s8_ble__EVENT_INTR
402e1008 a CyBLE_cy_m0s8_ble__EVENT_INTR
402e0044 a CyBLE_cy_m0s8_ble__FCAL_TEST
402e0044 a CyBLE_cy_m0s8_ble__FCAL_TEST
402e004c a CyBLE_cy_m0s8_ble__FPD_TEST
402e004c a CyBLE_cy_m0s8_ble__FPD_TEST
402e000c a CyBLE_cy_m0s8_ble__FSM
402e000c a CyBLE_cy_m0s8_ble__FSM
402e0064 a CyBLE_cy_m0s8_ble__IM
402e0064 a CyBLE_cy_m0s8_ble__IM
402e11dc a CyBLE_cy_m0s8_ble__INIT_CONFIG
402e11dc a CyBLE_cy_m0s8_ble__INIT_CONFIG
402e1040 a CyBLE_cy_m0s8_ble__INIT_INTERVAL
402e1040 a CyBLE_cy_m0s8_ble__INIT_INTERVAL
402e1050 a CyBLE_cy_m0s8_ble__INIT_INTR
402e1050 a CyBLE_cy_m0s8_ble__INIT_INTR
402e1054 a CyBLE_cy_m0s8_ble__INIT_NEXT_INSTANT
402e1054 a CyBLE_cy_m0s8_ble__INIT_NEXT_INSTANT
402e1048 a CyBLE_cy_m0s8_ble__INIT_PARAM
402e1048 a CyBLE_cy_m0s8_ble__INIT_PARAM
402e10f8 a CyBLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO
402e10f8 a CyBLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO
402e1044 a CyBLE_cy_m0s8_ble__INIT_WINDOW
402e1044 a CyBLE_cy_m0s8_ble__INIT_WINDOW
402e00c4 a CyBLE_cy_m0s8_ble__IQMIS
402e00c4 a CyBLE_cy_m0s8_ble__IQMIS
402e1410 a CyBLE_cy_m0s8_ble__IV_MASTER0
402e1410 a CyBLE_cy_m0s8_ble__IV_MASTER0
402e1414 a CyBLE_cy_m0s8_ble__IV_MASTER1
402e1414 a CyBLE_cy_m0s8_ble__IV_MASTER1
402e1418 a CyBLE_cy_m0s8_ble__IV_SLAVE0
402e1418 a CyBLE_cy_m0s8_ble__IV_SLAVE0
402e141c a CyBLE_cy_m0s8_ble__IV_SLAVE1
402e141c a CyBLE_cy_m0s8_ble__IV_SLAVE1
402e0028 a CyBLE_cy_m0s8_ble__KVCAL
402e0028 a CyBLE_cy_m0s8_ble__KVCAL
402e006c a CyBLE_cy_m0s8_ble__LDO
402e006c a CyBLE_cy_m0s8_ble__LDO
402e0068 a CyBLE_cy_m0s8_ble__LDO_BYPASS
402e0068 a CyBLE_cy_m0s8_ble__LDO_BYPASS
402e1a20 a CyBLE_cy_m0s8_ble__LE_PING_TIMER_ADDR
402e1a20 a CyBLE_cy_m0s8_ble__LE_PING_TIMER_ADDR
402e1a28 a CyBLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP
402e1a28 a CyBLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP
402e1a24 a CyBLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET
402e1a24 a CyBLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET
402e1a2c a CyBLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT
402e1a2c a CyBLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT
402e1170 a CyBLE_cy_m0s8_ble__LE_RF_TEST_MODE
402e1170 a CyBLE_cy_m0s8_ble__LE_RF_TEST_MODE
402ef074 a CyBLE_cy_m0s8_ble__LF_CLK_CTRL
402ef074 a CyBLE_cy_m0s8_ble__LF_CLK_CTRL
402ef070 a CyBLE_cy_m0s8_ble__LL_CLK_EN
402ef070 a CyBLE_cy_m0s8_ble__LL_CLK_EN
402ef06c a CyBLE_cy_m0s8_ble__LL_DSM_CTRL
402ef06c a CyBLE_cy_m0s8_ble__LL_DSM_CTRL
402ef068 a CyBLE_cy_m0s8_ble__LL_DSM_INTR_STAT
402ef068 a CyBLE_cy_m0s8_ble__LL_DSM_INTR_STAT
402e1a10 a CyBLE_cy_m0s8_ble__LLH_FEATURE_CONFIG
402e1a10 a CyBLE_cy_m0s8_ble__LLH_FEATURE_CONFIG
402e1478 a CyBLE_cy_m0s8_ble__MIC_IN0
402e1478 a CyBLE_cy_m0s8_ble__MIC_IN0
402e147c a CyBLE_cy_m0s8_ble__MIC_IN1
402e147c a CyBLE_cy_m0s8_ble__MIC_IN1
402e1480 a CyBLE_cy_m0s8_ble__MIC_OUT0
402e1480 a CyBLE_cy_m0s8_ble__MIC_OUT0
402e1484 a CyBLE_cy_m0s8_ble__MIC_OUT1
402e1484 a CyBLE_cy_m0s8_ble__MIC_OUT1
402e0008 a CyBLE_cy_m0s8_ble__MODEM
402e0008 a CyBLE_cy_m0s8_ble__MODEM
402e00e8 a CyBLE_cy_m0s8_ble__MONI
402e00e8 a CyBLE_cy_m0s8_ble__MONI
402e1120 a CyBLE_cy_m0s8_ble__NEXT_CE_INSTANT
402e1120 a CyBLE_cy_m0s8_ble__NEXT_CE_INSTANT
402e1a08 a CyBLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP
402e1a08 a CyBLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP
402e1a0c a CyBLE_cy_m0s8_ble__NEXT_SUP_TO
402e1a0c a CyBLE_cy_m0s8_ble__NEXT_SUP_TO
402e11d0 a CyBLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT
402e11d0 a CyBLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT
402e1400 a CyBLE_cy_m0s8_ble__PACKET_COUNTER0
402e1400 a CyBLE_cy_m0s8_ble__PACKET_COUNTER0
402e1404 a CyBLE_cy_m0s8_ble__PACKET_COUNTER1
402e1404 a CyBLE_cy_m0s8_ble__PACKET_COUNTER1
402e1408 a CyBLE_cy_m0s8_ble__PACKET_COUNTER2
402e1408 a CyBLE_cy_m0s8_ble__PACKET_COUNTER2
402e1114 a CyBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER
402e1114 a CyBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER
402e1110 a CyBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER
402e1110 a CyBLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER
402e1a04 a CyBLE_cy_m0s8_ble__PDU_RESP_TIMER
402e1a04 a CyBLE_cy_m0s8_ble__PDU_RESP_TIMER
402e1070 a CyBLE_cy_m0s8_ble__PEER_ADDR_H
402e1070 a CyBLE_cy_m0s8_ble__PEER_ADDR_H
402e1068 a CyBLE_cy_m0s8_ble__PEER_ADDR_L
402e1068 a CyBLE_cy_m0s8_ble__PEER_ADDR_L
402e106c a CyBLE_cy_m0s8_ble__PEER_ADDR_M
402e106c a CyBLE_cy_m0s8_ble__PEER_ADDR_M
402e10d8 a CyBLE_cy_m0s8_ble__POC_REG__TIM_CONTROL
402e10d8 a CyBLE_cy_m0s8_ble__POC_REG__TIM_CONTROL
402e00cc a CyBLE_cy_m0s8_ble__RCCAL
402e00cc a CyBLE_cy_m0s8_ble__RCCAL
402e0100 a CyBLE_cy_m0s8_ble__READ_IQ_1
402e0100 a CyBLE_cy_m0s8_ble__READ_IQ_1
402e0104 a CyBLE_cy_m0s8_ble__READ_IQ_2
402e0104 a CyBLE_cy_m0s8_ble__READ_IQ_2
402e0108 a CyBLE_cy_m0s8_ble__READ_IQ_3
402e0108 a CyBLE_cy_m0s8_ble__READ_IQ_3
402e010c a CyBLE_cy_m0s8_ble__READ_IQ_4
402e010c a CyBLE_cy_m0s8_ble__READ_IQ_4
402e11f8 a CyBLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL
402e11f8 a CyBLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL
402ef060 a CyBLE_cy_m0s8_ble__RF_CONFIG
402ef060 a CyBLE_cy_m0s8_ble__RF_CONFIG
402e0024 a CyBLE_cy_m0s8_ble__RMAP
402e0024 a CyBLE_cy_m0s8_ble__RMAP
402e0018 a CyBLE_cy_m0s8_ble__RSSI
402e0018 a CyBLE_cy_m0s8_ble__RSSI
402e005c a CyBLE_cy_m0s8_ble__RX
402e005c a CyBLE_cy_m0s8_ble__RX
402e0090 a CyBLE_cy_m0s8_ble__RX_BUMP1
402e0090 a CyBLE_cy_m0s8_ble__RX_BUMP1
402e0094 a CyBLE_cy_m0s8_ble__RX_BUMP2
402e0094 a CyBLE_cy_m0s8_ble__RX_BUMP2
402e11d8 a CyBLE_cy_m0s8_ble__SCAN_CONFIG
402e11d8 a CyBLE_cy_m0s8_ble__SCAN_CONFIG
402e1028 a CyBLE_cy_m0s8_ble__SCAN_INTERVAL
402e1028 a CyBLE_cy_m0s8_ble__SCAN_INTERVAL
402e1038 a CyBLE_cy_m0s8_ble__SCAN_INTR
402e1038 a CyBLE_cy_m0s8_ble__SCAN_INTR
402e103c a CyBLE_cy_m0s8_ble__SCAN_NEXT_INSTANT
402e103c a CyBLE_cy_m0s8_ble__SCAN_NEXT_INSTANT
402e1030 a CyBLE_cy_m0s8_ble__SCAN_PARAM
402e1030 a CyBLE_cy_m0s8_ble__SCAN_PARAM
402e102c a CyBLE_cy_m0s8_ble__SCAN_WINDOW
402e102c a CyBLE_cy_m0s8_ble__SCAN_WINDOW
402e1a1c a CyBLE_cy_m0s8_ble__SL_CONN_INTERVAL
402e1a1c a CyBLE_cy_m0s8_ble__SL_CONN_INTERVAL
402e1108 a CyBLE_cy_m0s8_ble__SLAVE_LATENCY
402e1108 a CyBLE_cy_m0s8_ble__SLAVE_LATENCY
402e11f4 a CyBLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL
402e11f4 a CyBLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL
402e1a18 a CyBLE_cy_m0s8_ble__SLV_WIN_ADJ
402e1a18 a CyBLE_cy_m0s8_ble__SLV_WIN_ADJ
402e1104 a CyBLE_cy_m0s8_ble__SUP_TIMEOUT
402e1104 a CyBLE_cy_m0s8_ble__SUP_TIMEOUT
402e0050 a CyBLE_cy_m0s8_ble__SY
402e0050 a CyBLE_cy_m0s8_ble__SY
402e0080 a CyBLE_cy_m0s8_ble__SY_BUMP1
402e0080 a CyBLE_cy_m0s8_ble__SY_BUMP1
402e0084 a CyBLE_cy_m0s8_ble__SY_BUMP2
402e0084 a CyBLE_cy_m0s8_ble__SY_BUMP2
402e0048 a CyBLE_cy_m0s8_ble__TEST
402e0048 a CyBLE_cy_m0s8_ble__TEST
402e0054 a CyBLE_cy_m0s8_ble__TEST2_SY
402e0054 a CyBLE_cy_m0s8_ble__TEST2_SY
402e00ac a CyBLE_cy_m0s8_ble__THRSHD1
402e00ac a CyBLE_cy_m0s8_ble__THRSHD1
402e00b0 a CyBLE_cy_m0s8_ble__THRSHD2
402e00b0 a CyBLE_cy_m0s8_ble__THRSHD2
402e00b4 a CyBLE_cy_m0s8_ble__THRSHD3
402e00b4 a CyBLE_cy_m0s8_ble__THRSHD3
402e00b8 a CyBLE_cy_m0s8_ble__THRSHD4
402e00b8 a CyBLE_cy_m0s8_ble__THRSHD4
402e00bc a CyBLE_cy_m0s8_ble__THRSHD5
402e00bc a CyBLE_cy_m0s8_ble__THRSHD5
402e10c8 a CyBLE_cy_m0s8_ble__TIM_COUNTER_L
402e10c8 a CyBLE_cy_m0s8_ble__TIM_COUNTER_L
402e1080 a CyBLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET
402e1080 a CyBLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET
402e1084 a CyBLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE
402e1084 a CyBLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE
402e0058 a CyBLE_cy_m0s8_ble__TX
402e0058 a CyBLE_cy_m0s8_ble__TX
402e0088 a CyBLE_cy_m0s8_ble__TX_BUMP1
402e0088 a CyBLE_cy_m0s8_ble__TX_BUMP1
402e008c a CyBLE_cy_m0s8_ble__TX_BUMP2
402e008c a CyBLE_cy_m0s8_ble__TX_BUMP2
402e1e00 a CyBLE_cy_m0s8_ble__TX_EN_EXT_DELAY
402e1e00 a CyBLE_cy_m0s8_ble__TX_EN_EXT_DELAY
402e1190 a CyBLE_cy_m0s8_ble__TX_RX_ON_DELAY
402e1190 a CyBLE_cy_m0s8_ble__TX_RX_ON_DELAY
402e1e04 a CyBLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY
402e1e04 a CyBLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY
402e1188 a CyBLE_cy_m0s8_ble__TXRX_HOP
402e1188 a CyBLE_cy_m0s8_ble__TXRX_HOP
402e10b8 a CyBLE_cy_m0s8_ble__WAKEUP_CONFIG
402e10b8 a CyBLE_cy_m0s8_ble__WAKEUP_CONFIG
402e10c0 a CyBLE_cy_m0s8_ble__WAKEUP_CONTROL
402e10c0 a CyBLE_cy_m0s8_ble__WAKEUP_CONTROL
402ef000 a CyBLE_cy_m0s8_ble__WCO_CONFIG
402ef000 a CyBLE_cy_m0s8_ble__WCO_CONFIG
402ef004 a CyBLE_cy_m0s8_ble__WCO_STATUS
402ef004 a CyBLE_cy_m0s8_ble__WCO_STATUS
402eff00 a CyBLE_cy_m0s8_ble__WCO_TRIM
402eff00 a CyBLE_cy_m0s8_ble__WCO_TRIM
402e1340 a CyBLE_cy_m0s8_ble__WHITELIST_BASE_ADDR
402e1340 a CyBLE_cy_m0s8_ble__WHITELIST_BASE_ADDR
402e1a14 a CyBLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE
402e1a14 a CyBLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE
402e1160 a CyBLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL
402e1160 a CyBLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL
402e1164 a CyBLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF
402e1164 a CyBLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF
402e1078 a CyBLE_cy_m0s8_ble__WL_ADDR_TYPE
402e1078 a CyBLE_cy_m0s8_ble__WL_ADDR_TYPE
402e107c a CyBLE_cy_m0s8_ble__WL_ENABLE
402e107c a CyBLE_cy_m0s8_ble__WL_ENABLE
402ef064 a CyBLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG
402ef064 a CyBLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG
000017b0 T CyBLE_CyBtldrCommRead
00001718 T CyBLE_CyBtldrCommStart
0000171c T CyBLE_CyBtldrCommStop
00001748 T CyBLE_CyBtldrCommWrite
20000d1c D cyBle_deviceAddress
20000ce4 D cyBle_discoveryData
20000d04 D cyBle_discoveryModeInfo
20000d24 D cyBle_discoveryParam
0000df10 t CyBle_Dummy_GapHciEvent
000125d0 T CyBle_EccGetFeatureHeapReq
000125d8 T CyBle_EccHeapInit
00004ee0 T CyBle_EnterDsmMode
000037d0 T CyBle_EnterLPM
000013ec T CyBle_EventHandler
20002603 B cyBle_eventHandlerFlag
00004f1c T CyBle_ExitDsmMode
000037d8 T CyBle_ExitLPM
0000df14 t CyBle_GapAdvTimerExpiryHandler
0000df3c t CyBle_GapCheckErrCode
0000e010 T CyBle_GapDisconnect
0000e040 T CyBle_GapFixAuthPassKey
0000e052 T CyBle_GapGetBondedDevicesList
000012d0 T CyBle_GapGetLocalName
0000e0e2 T CyBle_GapGetPeerConnHandle
0000e114 t CyBle_GapHciCommandCompleteEvent
0000e1d8 t CyBle_GapHciMetaEvent
0000e29c T CyBle_GapInit
0000e510 T CyBle_GappAuthReqReply
0000e590 T CyBle_GappEnterDiscoveryMode
0000e6f4 T CyBle_GappExitDiscoveryMode
000011e4 T CyBle_GappStartAdvertisement
00001268 T CyBle_GappStopAdvertisement
0000e2c8 T CyBle_GapSetIdAddress
0000e2f0 T CyBle_GapSetIoCap
0000e32c T CyBle_GapSetLeEventMask
00001284 T CyBle_GapSetLocalName
0000e344 t CyBle_GapSetScanRspData
0000e36c T CyBle_GapSignData
0000e4bc t CyBle_GapStartAdvertising
0000e4dc T CyBle_GapUpdateBdAddress
0000e974 T CyBle_GattCB
0000f150 T CyBle_GattClientInit
0000f1e8 T CyBle_GattcResetGlobals
0000f254 T CyBle_GattcSendSignedWriteCmd
000156e4 R cyBle_gattDB
0000ff30 T CyBle_GattDBAccessHandle
000138c4 T CyBle_GattDbCheckPermission
000139c8 T CyBle_GattDbCompareCharValue
00013a0c T CyBle_GattDbFetchAttrType
00013b20 T CyBle_GattDbFetchAttrValue
00013bbc T CyBle_GattDbFindCharHandle
00013c4c T CyBle_GattDbFindLastGrpEntryInService
00013ca8 T CyBle_GattDbFindNearestServiceHandle
0000f010 T CyBle_GattDBGet16BitUUID
0001002c T CyBle_GattDBGetGroupRangeValpair
000101c4 T CyBle_GattDBGetHandleUUIDValuePair
200011dc D CyBle_GattDbInternal
00013cf8 T CyBle_GattDbIsCharHandleValid
200011da D CyBle_GattDbMaxValLength
00013d28 t CyBle_GattDbPackAttrUuidValue
00013de0 t CyBle_GattDbPackAttrValue
00013e9c t CyBle_GattDbPackSerAttrUuidValue
200011d8 D CyBle_GattDbTotalEntries
00001370 t CyBle_GattDisconnectEventHandler
0000f704 t CyBle_GattEventMemFromApp
0000f724 t CyBle_GattFreeWriteQueue
00003d64 T CyBle_GattGetMtuSize
0000f748 T CyBle_GattGetRemainingLocalMtuSize
0000f080 T CyBle_GattInit
0000f778 t CyBle_GattPrepareWriteEnqueue
0000f0a0 T CyBle_GattResetGlobals
00015b74 R cyBle_gatts
00010390 T CyBle_GattsDbRegister
00003d7c T CyBle_GattsEnableAttribute
0000f158 t CyBle_GattSendPrepWriteReq
0000f818 T CyBle_GattsErrorRsp
0000f7dc T CyBle_GattServerInit
0000f804 T CyBle_GattServerShutdown
0000f82c T CyBle_GattsExchangeMtuRsp
0000f84c t CyBle_GattsGetPrepWriteMemFromApp
0000f0bc T CyBle_GattShutdown
0000f894 T CyBle_GattsNotification
0000f8b8 T CyBle_GattsPrepWriteReqSupport
0000f8c8 T CyBle_GattsResetGlobals
0000f8e4 T CyBle_GattsSendSignedWriteEvent
000103c0 T CyBle_GattsWriteAttributeValue
00001318 T CyBle_GattsWriteEventHandler
0000f950 T CyBle_GattsWriteRsp
000039f4 T CyBle_GenerateRandomNumber
00001304 T CyBle_Get16ByPtr
00003914 T CyBle_GetBleClockCfgParam
00004f48 T CyBle_GetBleSsOperationalMode
00003bae T CyBle_GetBleSsState
0000380c T CyBle_GetDeviceAddress
00004f54 T CyBle_GetEventCloseState
0000414c T CyBle_GetHeapMemory
000021dc T CyBLE_GetIpBlockVersion
00004f64 T CyBle_GetLpMode
00004174 T CyBle_GetNumAppBufferPools
00003814 T CyBle_GetRssi
00003b94 T CyBle_GetStackLibraryVersion
00004f8c T CyBle_GetTxGainMode
00003838 T CyBle_GetTxPowerLevel
00002210 T CyBle_Hal_EccPointMult
000021fc T CyBle_Hal_pairing_confirm_handler
000021f0 T CyBle_Hal_pairing_dhkey_check_handler
000144a0 T CyBle_Hal_pairing_dhkey_check_handler_wrapper
000021ec T CyBle_Hal_pairing_dhkey_handler
000144bc T CyBle_Hal_pairing_dhkey_handler_wrapper
000021f4 T CyBle_Hal_pairing_keypress_notification_handler
000144d8 T CyBle_Hal_pairing_keypress_notification_handler_wrapper
000021e4 T CyBle_Hal_pairing_local_public_key_handler
000144f4 T CyBle_Hal_pairing_local_public_key_handler_wrapper
00002200 T CyBle_Hal_pairing_lr_confirming_handler
000021f8 T CyBle_Hal_pairing_rand_handler
000021e8 T CyBle_Hal_pairing_remote_key_handler
00014510 T CyBle_Hal_pairing_remote_key_handler_wrapper
00002208 T CyBle_Hal_pairing_sc_tbx_generate_local_P256_public_key
00002204 T CyBle_Hal_pairing_sc_tbx_local_pubkey_generate_complete
0000220c T CyBle_Hal_se_smp_sc_user_passkey_handler
000021b4 T CyBle_HalInit
0000f294 T CyBle_HandleGattErrorRsp
0000f960 T CyBle_HandleGattExecuteWriteReq
0000f2c8 T CyBle_HandleGattExecWriteRsp
0000fa28 T CyBle_HandleGattFindByTypeValReq
0000f2e8 T CyBle_HandleGattFindByTypeValRsp
0000faa4 T CyBle_HandleGattFindInfoReq
0000f3b0 T CyBle_HandleGattFindInfoRsp
0000fb3c T CyBle_HandleGattPrepWriteReq
0000f450 T CyBle_HandleGattPrepWriteRsp
0000f4f4 T CyBle_HandleGattReadBlobRsp
0000fc20 T CyBle_HandleGattReadByGrpTypeReq
0000f554 T CyBle_HandleGattReadByGrpTypeRsp
0000fcc8 T CyBle_HandleGattReadByTypeReq
0000f5e4 T CyBle_HandleGattReadByTypeRsp
0000fdac T CyBle_HandleGattReadMultiReq
0000fe7c T CyBle_HandleGattReadReq
0000e71c T CyBle_HciCb
00004180 t CyBle_HostStackBufferPoolInit
0000b28c T CyBle_HostStackInit
0000b2c8 T CyBle_HostStackOff
0000b2d8 T CyBle_HostStackOn
00001104 T CyBle_Init
200013a0 B cyBle_initVar
00013f9c T CyBle_IsAttrEnabled
000013c8 T CyBle_IsDeviceAddressValid
0000c42c T CyBle_L2capCB
0000c460 t CyBle_L2capCheckErrCode
0000c51c T CyBle_L2capFreeBuffers
0000c550 T CyBle_L2capInit
0000c6b4 T CyBle_L2capLeConnectionParamUpdateRequest
0000c6e4 T CyBle_L2capMemsetBuffers
0000c738 T CyBle_L2capShutdown
0000c744 T CyBle_L2capTxQueueFlowCb
000037e0 T CyBle_ProcessEvents
00003b30 T CyBle_ReadAuthPayloadTimeout
20001380 B cyBle_scanRspData
0000b31c T CyBle_SendEvToApp
0000f6e8 t CyBle_SendGattReadByTypeRspToApp
0000f0c4 T CyBle_SendPDU
000010fc T CyBle_ServiceInit
00001310 T CyBle_Set16ByPtr
00004fb8 T CyBle_SetAutoWakeUp
00003934 T CyBle_SetBleClockCfgParam
00004fc4 T CyBle_SetBleSsOperationalMode
00003a10 T CyBle_SetCeLengthParam
000037e8 T CyBle_SetDeviceAddress
00004fe4 T CyBle_SetEventCloseState
00003d44 T CyBle_SetRxGainMode
00003d0c T CyBle_SetTxGainMode
0000388c T CyBle_SetTxPowerLevel
20000d18 D cyBle_sflashDeviceAddress
00003774 T CyBle_Shutdown
000046a0 T CyBle_SignalBleStackTask
0000e7a8 T CyBle_SmpCb
0001158c T CyBle_SmpGetConfig
00011890 T CyBle_SmpGetFeatureHeapReq
000118ac T CyBle_SmpHeapInit
0001191c T CyBle_SmpIsDeviceSecureConnectionOnly
00011d6e T CyBle_SmpScTbGetFeatureHeapReq
00011d74 T CyBle_SmpScTbHeapInit
00011598 T CyBle_SmpSetConfig
00003798 T CyBle_SoftReset
00003e8c T CyBle_StackGetFeatureConfig
0000362c T CyBle_StackInit
200000d0 B cyBle_stackMemoryRam
00003550 T CyBle_StackSetFeatureConfig
2000100c D CyBle_StackState
000046f0 T CyBle_StackTaskHandler
00003ec4 t CyBle_StackValidateInputParams
00001128 T CyBle_Start
00003dd8 T CyBle_StartTimer
200025f8 B cyBle_state
000011d0 T CyBle_Stop
00003e0c T CyBle_StopTimer
0000b330 t CyBle_TimerExpiryHandler
00003aac T CyBle_WriteAuthPayloadTimeout
00001380 t CyBle_WriteReqHandler
000049f8 t CyBleAtlantisRadioInit
00005a54 T CyBleController_AddDeviceToWhiteList
00005a94 T CyBleController_EnterLowPowerMode
00005ac0 T CyBleController_ExitLowPowerMode
00005ad0 T CyBleController_GetDeviceAddress
00005af2 T CyBleController_GetDleHeapMemory
00005b04 T CyBleController_GetPrivacyHeapMemory
00005b20 T CyBleController_Init
00005b60 T CyBleController_Reset
00005b7a T CyBleController_SetDeviceAddress
00005ba8 T CyBleController_SetDleParams
00005bc4 T CyBleController_SetLePrivacyParams
00005bdc T CyBleController_SetSiliconVersion
00005a48 T CyBleControllerIP_GetPingState
000065ec T CyBleControllerIP_TuneAdvEventInterPktSlots
0000219c T CyBleHal_DelayUs
000021ac T CyBleHal_DisableGlobalInterrupts
000021a4 T CyBleHal_EnableGlobalInterrupts
20001043 D cyBleLowPowerMode
20001046 D cyBleSsClockConfiguration
200013d0 B cyBleStackHeap
00015dc8 R cyBleStackMemoryConfig
00004b48 T CyBleStackMgr_BleSSFifoRead
00004b80 T CyBleStackMgr_BleSSFifoWrite
00004bb0 T CyBleStackMgr_BleSSInit
00004c00 T CyBleStackMgr_BleSSMemRead
00004c34 T CyBleStackMgr_BleSSMemWrite
00004c68 T CyBleStackMgr_BleSSMemWriteFields
00004ce0 T CyBleStackMgr_BleSSRegRead
00004cec T CyBleStackMgr_BleSSReset
00004d24 T CyBleStackMgr_BleSSShutdown
00004d48 T CyBleStackMgr_GenericIface
000048d8 T CyBleStackMgr_GetTime
000048ec T CyBleStackMgr_HalInit
00004910 T CyBleStackMgr_HalIntrEnable
00004918 T CyBleStackMgr_HalReset
00004d84 T CyBleStackMgr_HandleBleSSIntr
0000491c T CyBleStackMgr_HandleLinkLayerTick
00004978 T CyBleStackMgr_HciPortInit
00004984 T CyBleStackMgr_HciPortReset
00004986 T CyBleStackMgr_HciPortWrite
00003fd4 T CyBleStackMgr_Init
000049e8 T CyBleStackMgr_isTimerRunning
00004ec8 T CyBleStackMgr_isXtalCpuClkSource
000040e0 T CyBleStackMgr_ProcessBleEvents
000040f4 T CyBleStackMgr_Reset
00004990 T CyBleStackMgr_ResetLinkLayerTimerEntity
00004e14 t CyBleStackMgr_SetClockParam
00004128 T CyBleStackMgr_Shutdown
20001020 D cyBleStackMgr_State
000049a4 T CyBleStackMgr_TimerStart
000049d0 T CyBleStackMgr_TimerStop
20001428 B cyBleStackTimer
00000b24 T CyBtldr_CheckLaunch
00000000 a CyBtldr_Custom_Interface
00000000 a CyBtldr_Custom_Interface
00000002 a CyBtldr_CyBLE
00000002 a CyBtldr_CyBLE
00000001 a CyBtldr_LAUNCHER_ONLY
00000001 a CyBtldr_LAUNCHER_ONLY
200000c0 B cyBtldrRunType
00001acc T CyDelay
20000ffc D cydelay32kMs
00002040 T CyDelayCycles
0000204e t CyDelayCycles_done
00002046 t CyDelayCycles_loop
20001008 D cydelayFreqHz
20001000 D cydelayFreqKhz
20001004 D cydelayFreqMhz
00001afc T CyDelayUs
02dc6c00 a CYDEV_BCLK__HFCLK__HZ
02dc6c00 a CYDEV_BCLK__HFCLK__HZ
0000bb80 a CYDEV_BCLK__HFCLK__KHZ
0000bb80 a CYDEV_BCLK__HFCLK__KHZ
00000030 a CYDEV_BCLK__HFCLK__MHZ
00000030 a CYDEV_BCLK__HFCLK__MHZ
016e3600 a CYDEV_BCLK__SYSCLK__HZ
016e3600 a CYDEV_BCLK__SYSCLK__HZ
00005dc0 a CYDEV_BCLK__SYSCLK__KHZ
00005dc0 a CYDEV_BCLK__SYSCLK__KHZ
00000018 a CYDEV_BCLK__SYSCLK__MHZ
00000018 a CYDEV_BCLK__SYSCLK__MHZ
402e0000 a CYDEV_BLE_BASE
402e0000 a CYDEV_BLE_BASE
402e1000 a CYDEV_BLE_BLELL_BASE
402e1000 a CYDEV_BLE_BLELL_BASE
00001000 a CYDEV_BLE_BLELL_SIZE
00001000 a CYDEV_BLE_BLELL_SIZE
402e0000 a CYDEV_BLE_BLERD_BASE
402e0000 a CYDEV_BLE_BLERD_BASE
00000200 a CYDEV_BLE_BLERD_SIZE
00000200 a CYDEV_BLE_BLERD_SIZE
402ef000 a CYDEV_BLE_BLESS_BASE
402ef000 a CYDEV_BLE_BLESS_BASE
00001000 a CYDEV_BLE_BLESS_SIZE
00001000 a CYDEV_BLE_BLESS_SIZE
00010000 a CYDEV_BLE_SIZE
00010000 a CYDEV_BLE_SIZE
00000001 a CYDEV_BOOTLOADER_APPLICATIONS
00000001 a CYDEV_BOOTLOADER_APPLICATIONS
00000000 a CYDEV_BOOTLOADER_CHECKSUM_BASIC
00000000 a CYDEV_BOOTLOADER_CHECKSUM_BASIC
00000001 a CYDEV_BOOTLOADER_CHECKSUM_CRC
00000001 a CYDEV_BOOTLOADER_CHECKSUM_CRC
00000001 a CYDEV_BOOTLOADER_ENABLE
00000001 a CYDEV_BOOTLOADER_ENABLE
00000002 a CYDEV_BOOTLOADER_IO_COMP
00000002 a CYDEV_BOOTLOADER_IO_COMP
00000000 a CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
00000000 a CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
00000002 a CYDEV_BOOTLOADER_IO_COMP_CyBLE
00000002 a CYDEV_BOOTLOADER_IO_COMP_CyBLE
00000001 a CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
00000001 a CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
0000000d a CYDEV_CHIP_DIE_ACTUAL
0000000d a CYDEV_CHIP_DIE_ACTUAL
0000000d a CYDEV_CHIP_DIE_EXPECT
0000000d a CYDEV_CHIP_DIE_EXPECT
00000001 a CYDEV_CHIP_DIE_LEOPARD
00000001 a CYDEV_CHIP_DIE_LEOPARD
0000000c a CYDEV_CHIP_DIE_PSOC4A
0000000c a CYDEV_CHIP_DIE_PSOC4A
00000013 a CYDEV_CHIP_DIE_PSOC5LP
00000013 a CYDEV_CHIP_DIE_PSOC5LP
00000014 a CYDEV_CHIP_DIE_PSOC5TM
00000014 a CYDEV_CHIP_DIE_PSOC5TM
00000002 a CYDEV_CHIP_DIE_TMA4
00000002 a CYDEV_CHIP_DIE_TMA4
00000000 a CYDEV_CHIP_DIE_UNKNOWN
00000000 a CYDEV_CHIP_DIE_UNKNOWN
00000004 a CYDEV_CHIP_FAMILY_FM0P
00000004 a CYDEV_CHIP_FAMILY_FM0P
00000005 a CYDEV_CHIP_FAMILY_FM3
00000005 a CYDEV_CHIP_FAMILY_FM3
00000006 a CYDEV_CHIP_FAMILY_FM4
00000006 a CYDEV_CHIP_FAMILY_FM4
00000001 a CYDEV_CHIP_FAMILY_PSOC3
00000001 a CYDEV_CHIP_FAMILY_PSOC3
00000002 a CYDEV_CHIP_FAMILY_PSOC4
00000002 a CYDEV_CHIP_FAMILY_PSOC4
00000003 a CYDEV_CHIP_FAMILY_PSOC5
00000003 a CYDEV_CHIP_FAMILY_PSOC5
00000000 a CYDEV_CHIP_FAMILY_UNKNOWN
00000000 a CYDEV_CHIP_FAMILY_UNKNOWN
00000002 a CYDEV_CHIP_FAMILY_USED
00000002 a CYDEV_CHIP_FAMILY_USED
0e34119e a CYDEV_CHIP_JTAG_ID
0e34119e a CYDEV_CHIP_JTAG_ID
00000001 a CYDEV_CHIP_MEMBER_3A
00000001 a CYDEV_CHIP_MEMBER_3A
0000000c a CYDEV_CHIP_MEMBER_4A
0000000c a CYDEV_CHIP_MEMBER_4A
00000012 a CYDEV_CHIP_MEMBER_4C
00000012 a CYDEV_CHIP_MEMBER_4C
00000008 a CYDEV_CHIP_MEMBER_4D
00000008 a CYDEV_CHIP_MEMBER_4D
00000004 a CYDEV_CHIP_MEMBER_4E
00000004 a CYDEV_CHIP_MEMBER_4E
0000000d a CYDEV_CHIP_MEMBER_4F
0000000d a CYDEV_CHIP_MEMBER_4F
00000002 a CYDEV_CHIP_MEMBER_4G
00000002 a CYDEV_CHIP_MEMBER_4G
0000000b a CYDEV_CHIP_MEMBER_4H
0000000b a CYDEV_CHIP_MEMBER_4H
00000011 a CYDEV_CHIP_MEMBER_4I
00000011 a CYDEV_CHIP_MEMBER_4I
00000009 a CYDEV_CHIP_MEMBER_4J
00000009 a CYDEV_CHIP_MEMBER_4J
0000000a a CYDEV_CHIP_MEMBER_4K
0000000a a CYDEV_CHIP_MEMBER_4K
00000010 a CYDEV_CHIP_MEMBER_4L
00000010 a CYDEV_CHIP_MEMBER_4L
0000000f a CYDEV_CHIP_MEMBER_4M
0000000f a CYDEV_CHIP_MEMBER_4M
00000006 a CYDEV_CHIP_MEMBER_4N
00000006 a CYDEV_CHIP_MEMBER_4N
00000005 a CYDEV_CHIP_MEMBER_4O
00000005 a CYDEV_CHIP_MEMBER_4O
0000000e a CYDEV_CHIP_MEMBER_4P
0000000e a CYDEV_CHIP_MEMBER_4P
00000007 a CYDEV_CHIP_MEMBER_4Q
00000007 a CYDEV_CHIP_MEMBER_4Q
00000003 a CYDEV_CHIP_MEMBER_4U
00000003 a CYDEV_CHIP_MEMBER_4U
00000014 a CYDEV_CHIP_MEMBER_5A
00000014 a CYDEV_CHIP_MEMBER_5A
00000013 a CYDEV_CHIP_MEMBER_5B
00000013 a CYDEV_CHIP_MEMBER_5B
00000018 a CYDEV_CHIP_MEMBER_FM3
00000018 a CYDEV_CHIP_MEMBER_FM3
00000019 a CYDEV_CHIP_MEMBER_FM4
00000019 a CYDEV_CHIP_MEMBER_FM4
00000015 a CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1
00000015 a CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1
00000016 a CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2
00000016 a CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2
00000017 a CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3
00000017 a CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3
00000000 a CYDEV_CHIP_MEMBER_UNKNOWN
00000000 a CYDEV_CHIP_MEMBER_UNKNOWN
0000000d a CYDEV_CHIP_MEMBER_USED
0000000d a CYDEV_CHIP_MEMBER_USED
00000000 a CYDEV_CHIP_REV_EXPECT
00000000 a CYDEV_CHIP_REV_EXPECT
00000000 a CYDEV_CHIP_REV_LEOPARD_ES1
00000000 a CYDEV_CHIP_REV_LEOPARD_ES1
00000001 a CYDEV_CHIP_REV_LEOPARD_ES2
00000001 a CYDEV_CHIP_REV_LEOPARD_ES2
00000003 a CYDEV_CHIP_REV_LEOPARD_ES3
00000003 a CYDEV_CHIP_REV_LEOPARD_ES3
00000003 a CYDEV_CHIP_REV_LEOPARD_PRODUCTION
00000003 a CYDEV_CHIP_REV_LEOPARD_PRODUCTION
00000011 a CYDEV_CHIP_REV_PSOC4A_ES0
00000011 a CYDEV_CHIP_REV_PSOC4A_ES0
00000011 a CYDEV_CHIP_REV_PSOC4A_PRODUCTION
00000011 a CYDEV_CHIP_REV_PSOC4A_PRODUCTION
00000000 a CYDEV_CHIP_REV_PSOC5LP_ES0
00000000 a CYDEV_CHIP_REV_PSOC5LP_ES0
00000000 a CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
00000000 a CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
00000000 a CYDEV_CHIP_REV_PSOC5TM_ES0
00000000 a CYDEV_CHIP_REV_PSOC5TM_ES0
00000001 a CYDEV_CHIP_REV_PSOC5TM_ES1
00000001 a CYDEV_CHIP_REV_PSOC5TM_ES1
00000001 a CYDEV_CHIP_REV_PSOC5TM_PRODUCTION
00000001 a CYDEV_CHIP_REV_PSOC5TM_PRODUCTION
00000011 a CYDEV_CHIP_REV_TMA4_ES
00000011 a CYDEV_CHIP_REV_TMA4_ES
00000021 a CYDEV_CHIP_REV_TMA4_ES2
00000021 a CYDEV_CHIP_REV_TMA4_ES2
00000011 a CYDEV_CHIP_REV_TMA4_PRODUCTION
00000011 a CYDEV_CHIP_REV_TMA4_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_3A_ES1
00000000 a CYDEV_CHIP_REVISION_3A_ES1
00000001 a CYDEV_CHIP_REVISION_3A_ES2
00000001 a CYDEV_CHIP_REVISION_3A_ES2
00000003 a CYDEV_CHIP_REVISION_3A_ES3
00000003 a CYDEV_CHIP_REVISION_3A_ES3
00000003 a CYDEV_CHIP_REVISION_3A_PRODUCTION
00000003 a CYDEV_CHIP_REVISION_3A_PRODUCTION
00000011 a CYDEV_CHIP_REVISION_4A_ES0
00000011 a CYDEV_CHIP_REVISION_4A_ES0
00000011 a CYDEV_CHIP_REVISION_4A_PRODUCTION
00000011 a CYDEV_CHIP_REVISION_4A_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4C_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4C_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4D_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4D_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4E_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4E_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4F_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4F_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
00000000 a CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
00000000 a CYDEV_CHIP_REVISION_4F_PRODUCTION_256K
00000000 a CYDEV_CHIP_REVISION_4F_PRODUCTION_256K
00000011 a CYDEV_CHIP_REVISION_4G_ES
00000011 a CYDEV_CHIP_REVISION_4G_ES
00000021 a CYDEV_CHIP_REVISION_4G_ES2
00000021 a CYDEV_CHIP_REVISION_4G_ES2
00000011 a CYDEV_CHIP_REVISION_4G_PRODUCTION
00000011 a CYDEV_CHIP_REVISION_4G_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4H_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4H_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4I_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4I_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4J_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4J_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4K_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4K_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4L_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4L_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4M_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4M_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4N_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4N_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4O_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4O_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4P_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4P_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4Q_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4Q_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4U_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_4U_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_5A_ES0
00000000 a CYDEV_CHIP_REVISION_5A_ES0
00000001 a CYDEV_CHIP_REVISION_5A_ES1
00000001 a CYDEV_CHIP_REVISION_5A_ES1
00000001 a CYDEV_CHIP_REVISION_5A_PRODUCTION
00000001 a CYDEV_CHIP_REVISION_5A_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_5B_ES0
00000000 a CYDEV_CHIP_REVISION_5B_ES0
00000000 a CYDEV_CHIP_REVISION_5B_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_5B_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_FM3_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_FM3_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_FM4_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_FM4_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION
00000000 a CYDEV_CHIP_REVISION_USED
00000000 a CYDEV_CHIP_REVISION_USED
e0000000 a CYDEV_CM0_BASE
e0000000 a CYDEV_CM0_BASE
00100000 a CYDEV_CM0_SIZE
00100000 a CYDEV_CM0_SIZE
00000001 a CYDEV_CONFIG_READ_ACCELERATOR
00000001 a CYDEV_CONFIG_READ_ACCELERATOR
00000000 a CYDEV_CONFIG_UNUSED_IO
00000000 a CYDEV_CONFIG_UNUSED_IO
00000000 a CYDEV_CONFIG_UNUSED_IO_AllowButWarn
00000000 a CYDEV_CONFIG_UNUSED_IO_AllowButWarn
00000001 a CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
00000001 a CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
00000002 a CYDEV_CONFIG_UNUSED_IO_Disallowed
00000002 a CYDEV_CONFIG_UNUSED_IO_Disallowed
00000001 a CYDEV_CONFIGURATION_COMPRESSED
00000001 a CYDEV_CONFIGURATION_COMPRESSED
00000000 a CYDEV_CONFIGURATION_MODE
00000000 a CYDEV_CONFIGURATION_MODE
00000000 a CYDEV_CONFIGURATION_MODE_COMPRESSED
00000000 a CYDEV_CONFIGURATION_MODE_COMPRESSED
00000002 a CYDEV_CONFIGURATION_MODE_DMA
00000002 a CYDEV_CONFIGURATION_MODE_DMA
00000001 a CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
00000001 a CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
40100000 a CYDEV_CPUSS_BASE
40100000 a CYDEV_CPUSS_BASE
00001000 a CYDEV_CPUSS_SIZE
00001000 a CYDEV_CPUSS_SIZE
40280000 a CYDEV_CSD_BASE
40280000 a CYDEV_CSD_BASE
00010000 a CYDEV_CSD_SIZE
00010000 a CYDEV_CSD_SIZE
40300000 a CYDEV_CTBM0_BASE
40300000 a CYDEV_CTBM0_BASE
00010000 a CYDEV_CTBM0_SIZE
00010000 a CYDEV_CTBM0_SIZE
40310000 a CYDEV_CTBM1_BASE
40310000 a CYDEV_CTBM1_BASE
00010000 a CYDEV_CTBM1_SIZE
00010000 a CYDEV_CTBM1_SIZE
00000001 a CYDEV_DEBUG_PROTECT
00000001 a CYDEV_DEBUG_PROTECT
00000004 a CYDEV_DEBUG_PROTECT_KILL
00000004 a CYDEV_DEBUG_PROTECT_KILL
00000001 a CYDEV_DEBUG_PROTECT_OPEN
00000001 a CYDEV_DEBUG_PROTECT_OPEN
00000002 a CYDEV_DEBUG_PROTECT_PROTECTED
00000002 a CYDEV_DEBUG_PROTECT_PROTECTED
00000002 a CYDEV_DEBUGGING_DPS
00000002 a CYDEV_DEBUGGING_DPS
00000003 a CYDEV_DEBUGGING_DPS_Disable
00000003 a CYDEV_DEBUGGING_DPS_Disable
00000002 a CYDEV_DEBUGGING_DPS_SWD
00000002 a CYDEV_DEBUGGING_DPS_SWD
00000001 a CYDEV_DEBUGGING_ENABLE
00000001 a CYDEV_DEBUGGING_ENABLE
0000000a a CYDEV_DFT_SELECT_CLK0
0000000a a CYDEV_DFT_SELECT_CLK0
0000000b a CYDEV_DFT_SELECT_CLK1
0000000b a CYDEV_DFT_SELECT_CLK1
00000000 a CYDEV_FLASH_BASE
00000000 a CYDEV_FLASH_BASE
00020000 a CYDEV_FLASH_SIZE
00020000 a CYDEV_FLASH_SIZE
00000080 a CYDEV_FLS_ROW_SIZE
00000080 a CYDEV_FLS_ROW_SIZE
00010000 a CYDEV_FLS_SECTOR_SIZE
00010000 a CYDEV_FLS_SECTOR_SIZE
40040000 a CYDEV_GPIO_BASE
40040000 a CYDEV_GPIO_BASE
40040000 a CYDEV_GPIO_PRT0_BASE
40040000 a CYDEV_GPIO_PRT0_BASE
00000100 a CYDEV_GPIO_PRT0_SIZE
00000100 a CYDEV_GPIO_PRT0_SIZE
40040100 a CYDEV_GPIO_PRT1_BASE
40040100 a CYDEV_GPIO_PRT1_BASE
00000100 a CYDEV_GPIO_PRT1_SIZE
00000100 a CYDEV_GPIO_PRT1_SIZE
40040200 a CYDEV_GPIO_PRT2_BASE
40040200 a CYDEV_GPIO_PRT2_BASE
00000100 a CYDEV_GPIO_PRT2_SIZE
00000100 a CYDEV_GPIO_PRT2_SIZE
40040300 a CYDEV_GPIO_PRT3_BASE
40040300 a CYDEV_GPIO_PRT3_BASE
00000100 a CYDEV_GPIO_PRT3_SIZE
00000100 a CYDEV_GPIO_PRT3_SIZE
40040400 a CYDEV_GPIO_PRT4_BASE
40040400 a CYDEV_GPIO_PRT4_BASE
00000100 a CYDEV_GPIO_PRT4_SIZE
00000100 a CYDEV_GPIO_PRT4_SIZE
40040500 a CYDEV_GPIO_PRT5_BASE
40040500 a CYDEV_GPIO_PRT5_BASE
00000100 a CYDEV_GPIO_PRT5_SIZE
00000100 a CYDEV_GPIO_PRT5_SIZE
40040600 a CYDEV_GPIO_PRT6_BASE
40040600 a CYDEV_GPIO_PRT6_BASE
00000100 a CYDEV_GPIO_PRT6_SIZE
00000100 a CYDEV_GPIO_PRT6_SIZE
00004000 a CYDEV_GPIO_SIZE
00004000 a CYDEV_GPIO_SIZE
00000600 a CYDEV_HEAP_SIZE
00000600 a CYDEV_HEAP_SIZE
40020000 a CYDEV_HSIOM_BASE
40020000 a CYDEV_HSIOM_BASE
00004000 a CYDEV_HSIOM_SIZE
00004000 a CYDEV_HSIOM_SIZE
00000000 a CYDEV_IMO_TRIMMED_BY_USB
00000000 a CYDEV_IMO_TRIMMED_BY_USB
00000000 a CYDEV_IMO_TRIMMED_BY_WCO
00000000 a CYDEV_IMO_TRIMMED_BY_WCO
00000000 a CYDEV_IS_EXPORTING_CODE
00000000 a CYDEV_IS_EXPORTING_CODE
00000000 a CYDEV_IS_IMPORTING_CODE
00000000 a CYDEV_IS_IMPORTING_CODE
402a0000 a CYDEV_LCD_BASE
402a0000 a CYDEV_LCD_BASE
00010000 a CYDEV_LCD_SIZE
00010000 a CYDEV_LCD_SIZE
402b0000 a CYDEV_LPCOMP_BASE
402b0000 a CYDEV_LPCOMP_BASE
00010000 a CYDEV_LPCOMP_SIZE
00010000 a CYDEV_LPCOMP_SIZE
403f0000 a CYDEV_PASS_BASE
403f0000 a CYDEV_PASS_BASE
403f0e00 a CYDEV_PASS_DSAB_BASE
403f0e00 a CYDEV_PASS_DSAB_BASE
00000100 a CYDEV_PASS_DSAB_SIZE
00000100 a CYDEV_PASS_DSAB_SIZE
00010000 a CYDEV_PASS_SIZE
00010000 a CYDEV_PASS_SIZE
40010000 a CYDEV_PERI_BASE
40010000 a CYDEV_PERI_BASE
00010000 a CYDEV_PERI_SIZE
00010000 a CYDEV_PERI_SIZE
00000001 a CYDEV_PROJ_TYPE
00000001 a CYDEV_PROJ_TYPE
00000001 a CYDEV_PROJ_TYPE_BOOTLOADER
00000001 a CYDEV_PROJ_TYPE_BOOTLOADER
00000005 a CYDEV_PROJ_TYPE_LAUNCHER
00000005 a CYDEV_PROJ_TYPE_LAUNCHER
00000002 a CYDEV_PROJ_TYPE_LOADABLE
00000002 a CYDEV_PROJ_TYPE_LOADABLE
00000004 a CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER
00000004 a CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER
00000003 a CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER
00000003 a CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER
00000000 a CYDEV_PROJ_TYPE_STANDARD
00000000 a CYDEV_PROJ_TYPE_STANDARD
10000000 a CYDEV_ROM_BASE
10000000 a CYDEV_ROM_BASE
00002000 a CYDEV_ROM_SIZE
00002000 a CYDEV_ROM_SIZE
f0000000 a CYDEV_ROMTABLE_BASE
f0000000 a CYDEV_ROMTABLE_BASE
00001000 a CYDEV_ROMTABLE_SIZE
00001000 a CYDEV_ROMTABLE_SIZE
403a0000 a CYDEV_SAR_BASE
403a0000 a CYDEV_SAR_BASE
00010000 a CYDEV_SAR_SIZE
00010000 a CYDEV_SAR_SIZE
40240000 a CYDEV_SCB0_BASE
40240000 a CYDEV_SCB0_BASE
00010000 a CYDEV_SCB0_SIZE
00010000 a CYDEV_SCB0_SIZE
40250000 a CYDEV_SCB1_BASE
40250000 a CYDEV_SCB1_BASE
00010000 a CYDEV_SCB1_SIZE
00010000 a CYDEV_SCB1_SIZE
0ffff000 a CYDEV_SFLASH_BASE
0ffff000 a CYDEV_SFLASH_BASE
00000800 a CYDEV_SFLASH_SIZE
00000800 a CYDEV_SFLASH_SIZE
40110000 a CYDEV_SPCIF_BASE
40110000 a CYDEV_SPCIF_BASE
00010000 a CYDEV_SPCIF_SIZE
00010000 a CYDEV_SPCIF_SIZE
20000000 a CYDEV_SRAM_BASE
20000000 a CYDEV_SRAM_BASE
00004000 a CYDEV_SRAM_SIZE
00004000 a CYDEV_SRAM_SIZE
00000800 a CYDEV_STACK_SIZE
00000800 a CYDEV_STACK_SIZE
40200000 a CYDEV_TCPWM_BASE
40200000 a CYDEV_TCPWM_BASE
40200100 a CYDEV_TCPWM_CNT0_BASE
40200100 a CYDEV_TCPWM_CNT0_BASE
00000040 a CYDEV_TCPWM_CNT0_SIZE
00000040 a CYDEV_TCPWM_CNT0_SIZE
40200140 a CYDEV_TCPWM_CNT1_BASE
40200140 a CYDEV_TCPWM_CNT1_BASE
00000040 a CYDEV_TCPWM_CNT1_SIZE
00000040 a CYDEV_TCPWM_CNT1_SIZE
40200180 a CYDEV_TCPWM_CNT2_BASE
40200180 a CYDEV_TCPWM_CNT2_BASE
00000040 a CYDEV_TCPWM_CNT2_SIZE
00000040 a CYDEV_TCPWM_CNT2_SIZE
402001c0 a CYDEV_TCPWM_CNT3_BASE
402001c0 a CYDEV_TCPWM_CNT3_BASE
00000040 a CYDEV_TCPWM_CNT3_SIZE
00000040 a CYDEV_TCPWM_CNT3_SIZE
00010000 a CYDEV_TCPWM_SIZE
00010000 a CYDEV_TCPWM_SIZE
40030000 a CYDEV_TST_BASE
40030000 a CYDEV_TST_BASE
00010000 a CYDEV_TST_SIZE
00010000 a CYDEV_TST_SIZE
400f0000 a CYDEV_UDB_BASE
400f0000 a CYDEV_UDB_BASE
400f6000 a CYDEV_UDB_BCTL0_BASE
400f6000 a CYDEV_UDB_BCTL0_BASE
00001000 a CYDEV_UDB_BCTL0_SIZE
00001000 a CYDEV_UDB_BCTL0_SIZE
400f1000 a CYDEV_UDB_CAT16_BASE
400f1000 a CYDEV_UDB_CAT16_BASE
00001000 a CYDEV_UDB_CAT16_SIZE
00001000 a CYDEV_UDB_CAT16_SIZE
400f4000 a CYDEV_UDB_DSI0_BASE
400f4000 a CYDEV_UDB_DSI0_BASE
00000100 a CYDEV_UDB_DSI0_SIZE
00000100 a CYDEV_UDB_DSI0_SIZE
400f4100 a CYDEV_UDB_DSI1_BASE
400f4100 a CYDEV_UDB_DSI1_BASE
00000100 a CYDEV_UDB_DSI1_SIZE
00000100 a CYDEV_UDB_DSI1_SIZE
400f4200 a CYDEV_UDB_DSI2_BASE
400f4200 a CYDEV_UDB_DSI2_BASE
00000100 a CYDEV_UDB_DSI2_SIZE
00000100 a CYDEV_UDB_DSI2_SIZE
400f4300 a CYDEV_UDB_DSI3_BASE
400f4300 a CYDEV_UDB_DSI3_BASE
00000100 a CYDEV_UDB_DSI3_SIZE
00000100 a CYDEV_UDB_DSI3_SIZE
400f3000 a CYDEV_UDB_P0_BASE
400f3000 a CYDEV_UDB_P0_BASE
400f3100 a CYDEV_UDB_P0_ROUTE_BASE
400f3100 a CYDEV_UDB_P0_ROUTE_BASE
00000100 a CYDEV_UDB_P0_ROUTE_SIZE
00000100 a CYDEV_UDB_P0_ROUTE_SIZE
00000200 a CYDEV_UDB_P0_SIZE
00000200 a CYDEV_UDB_P0_SIZE
400f3000 a CYDEV_UDB_P0_U0_BASE
400f3000 a CYDEV_UDB_P0_U0_BASE
00000080 a CYDEV_UDB_P0_U0_SIZE
00000080 a CYDEV_UDB_P0_U0_SIZE
400f3080 a CYDEV_UDB_P0_U1_BASE
400f3080 a CYDEV_UDB_P0_U1_BASE
00000080 a CYDEV_UDB_P0_U1_SIZE
00000080 a CYDEV_UDB_P0_U1_SIZE
400f3200 a CYDEV_UDB_P1_BASE
400f3200 a CYDEV_UDB_P1_BASE
400f3300 a CYDEV_UDB_P1_ROUTE_BASE
400f3300 a CYDEV_UDB_P1_ROUTE_BASE
00000100 a CYDEV_UDB_P1_ROUTE_SIZE
00000100 a CYDEV_UDB_P1_ROUTE_SIZE
00000200 a CYDEV_UDB_P1_SIZE
00000200 a CYDEV_UDB_P1_SIZE
400f3200 a CYDEV_UDB_P1_U0_BASE
400f3200 a CYDEV_UDB_P1_U0_BASE
00000080 a CYDEV_UDB_P1_U0_SIZE
00000080 a CYDEV_UDB_P1_U0_SIZE
400f3280 a CYDEV_UDB_P1_U1_BASE
400f3280 a CYDEV_UDB_P1_U1_BASE
00000080 a CYDEV_UDB_P1_U1_SIZE
00000080 a CYDEV_UDB_P1_U1_SIZE
400f5000 a CYDEV_UDB_PA0_BASE
400f5000 a CYDEV_UDB_PA0_BASE
00000010 a CYDEV_UDB_PA0_SIZE
00000010 a CYDEV_UDB_PA0_SIZE
400f5010 a CYDEV_UDB_PA1_BASE
400f5010 a CYDEV_UDB_PA1_BASE
00000010 a CYDEV_UDB_PA1_SIZE
00000010 a CYDEV_UDB_PA1_SIZE
400f5020 a CYDEV_UDB_PA2_BASE
400f5020 a CYDEV_UDB_PA2_BASE
00000010 a CYDEV_UDB_PA2_SIZE
00000010 a CYDEV_UDB_PA2_SIZE
400f5030 a CYDEV_UDB_PA3_BASE
400f5030 a CYDEV_UDB_PA3_BASE
00000010 a CYDEV_UDB_PA3_SIZE
00000010 a CYDEV_UDB_PA3_SIZE
00010000 a CYDEV_UDB_SIZE
00010000 a CYDEV_UDB_SIZE
400f7000 a CYDEV_UDB_UDBIF_BASE
400f7000 a CYDEV_UDB_UDBIF_BASE
00001000 a CYDEV_UDB_UDBIF_SIZE
00001000 a CYDEV_UDB_UDBIF_SIZE
400f1000 a CYDEV_UDB_W16_BASE
400f1000 a CYDEV_UDB_W16_BASE
00001000 a CYDEV_UDB_W16_SIZE
00001000 a CYDEV_UDB_W16_SIZE
400f2000 a CYDEV_UDB_W32_BASE
400f2000 a CYDEV_UDB_W32_BASE
00001000 a CYDEV_UDB_W32_SIZE
00001000 a CYDEV_UDB_W32_SIZE
400f0000 a CYDEV_UDB_W8_BASE
400f0000 a CYDEV_UDB_W8_BASE
00001000 a CYDEV_UDB_W8_SIZE
00001000 a CYDEV_UDB_W8_SIZE
00000001 a CYDEV_USE_BUNDLED_CMSIS
00000001 a CYDEV_USE_BUNDLED_CMSIS
00000001 a CYDEV_VARIABLE_VDDA
00000001 a CYDEV_VARIABLE_VDDA
00000ce4 a CYDEV_VDDA_MV
00000ce4 a CYDEV_VDDA_MV
00000ce4 a CYDEV_VDDD_MV
00000ce4 a CYDEV_VDDD_MV
00000ce4 a CYDEV_VDDR_MV
00000ce4 a CYDEV_VDDR_MV
00000000 a CYDEV_WDT_GENERATE_ISR
00000000 a CYDEV_WDT_GENERATE_ISR
00002052 T CyEnterCriticalSection
0000205a T CyExitCriticalSection
000000c0 T cyfitter_cfg
00000000 a CYFLD__ABS_TRIM_IMO__OFFSET
00000000 a CYFLD__ABS_TRIM_IMO__OFFSET
00000006 a CYFLD__ABS_TRIM_IMO__SIZE
00000006 a CYFLD__ABS_TRIM_IMO__SIZE
00000007 a CYFLD__ACTIVE_EN__OFFSET
00000007 a CYFLD__ACTIVE_EN__OFFSET
00000001 a CYFLD__ACTIVE_EN__SIZE
00000001 a CYFLD__ACTIVE_EN__SIZE
00000008 a CYFLD__ACTIVE_INRUSH_DIS__OFFSET
00000008 a CYFLD__ACTIVE_INRUSH_DIS__OFFSET
00000001 a CYFLD__ACTIVE_INRUSH_DIS__SIZE
00000001 a CYFLD__ACTIVE_INRUSH_DIS__SIZE
00000005 a CYFLD__BG_DFT_CORE_SEL__OFFSET
00000005 a CYFLD__BG_DFT_CORE_SEL__OFFSET
00000001 a CYFLD__BG_DFT_CORE_SEL__SIZE
00000001 a CYFLD__BG_DFT_CORE_SEL__SIZE
00000000 a CYFLD__BG_DFT_EN__OFFSET
00000000 a CYFLD__BG_DFT_EN__OFFSET
00000001 a CYFLD__BG_DFT_EN__SIZE
00000001 a CYFLD__BG_DFT_EN__SIZE
00000006 a CYFLD__BG_DFT_ICORE_SEL__OFFSET
00000006 a CYFLD__BG_DFT_ICORE_SEL__OFFSET
00000002 a CYFLD__BG_DFT_ICORE_SEL__SIZE
00000002 a CYFLD__BG_DFT_ICORE_SEL__SIZE
00000008 a CYFLD__BG_DFT_VCORE_SEL__OFFSET
00000008 a CYFLD__BG_DFT_VCORE_SEL__OFFSET
00000001 a CYFLD__BG_DFT_VCORE_SEL__SIZE
00000001 a CYFLD__BG_DFT_VCORE_SEL__SIZE
00000001 a CYFLD__BG_DFT_VREF_SEL__OFFSET
00000001 a CYFLD__BG_DFT_VREF_SEL__OFFSET
00000004 a CYFLD__BG_DFT_VREF_SEL__SIZE
00000004 a CYFLD__BG_DFT_VREF_SEL__SIZE
0000000a a CYFLD__BLEED_EN__OFFSET
0000000a a CYFLD__BLEED_EN__OFFSET
00000001 a CYFLD__BLEED_EN__SIZE
00000001 a CYFLD__BLEED_EN__SIZE
00000004 a CYFLD__BOD_TRIM_TRIP__OFFSET
00000004 a CYFLD__BOD_TRIM_TRIP__OFFSET
00000004 a CYFLD__BOD_TRIM_TRIP__SIZE
00000004 a CYFLD__BOD_TRIM_TRIP__SIZE
00000003 a CYFLD__BOD_TURBO_THRESH__OFFSET
00000003 a CYFLD__BOD_TURBO_THRESH__OFFSET
00000001 a CYFLD__BOD_TURBO_THRESH__SIZE
00000001 a CYFLD__BOD_TURBO_THRESH__SIZE
00000011 a CYFLD__BODS_OFF__OFFSET
00000011 a CYFLD__BODS_OFF__OFFSET
00000001 a CYFLD__BODS_OFF__SIZE
00000001 a CYFLD__BODS_OFF__SIZE
00000017 a CYFLD__BREF_EN__OFFSET
00000017 a CYFLD__BREF_EN__OFFSET
00000001 a CYFLD__BREF_EN__SIZE
00000001 a CYFLD__BREF_EN__SIZE
00000018 a CYFLD__BREF_OUTEN__OFFSET
00000018 a CYFLD__BREF_OUTEN__OFFSET
00000001 a CYFLD__BREF_OUTEN__SIZE
00000001 a CYFLD__BREF_OUTEN__SIZE
00000019 a CYFLD__BREF_REFSW__OFFSET
00000019 a CYFLD__BREF_REFSW__OFFSET
00000001 a CYFLD__BREF_REFSW__SIZE
00000001 a CYFLD__BREF_REFSW__SIZE
0000001a a CYFLD__BREF_TESTMODE__OFFSET
0000001a a CYFLD__BREF_TESTMODE__OFFSET
00000001 a CYFLD__BREF_TESTMODE__SIZE
00000001 a CYFLD__BREF_TESTMODE__SIZE
00000006 a CYFLD__BYPASS__OFFSET
00000006 a CYFLD__BYPASS__OFFSET
00000001 a CYFLD__BYPASS__SIZE
00000001 a CYFLD__BYPASS__SIZE
00000004 a CYFLD__COARSE_TRIM__OFFSET
00000004 a CYFLD__COARSE_TRIM__OFFSET
00000004 a CYFLD__COARSE_TRIM__SIZE
00000004 a CYFLD__COARSE_TRIM__SIZE
00000003 a CYFLD__DBL_SEL__OFFSET
00000003 a CYFLD__DBL_SEL__OFFSET
00000003 a CYFLD__DBL_SEL__SIZE
00000003 a CYFLD__DBL_SEL__SIZE
00000000 a CYFLD__DDFT1_SEL__OFFSET
00000000 a CYFLD__DDFT1_SEL__OFFSET
00000004 a CYFLD__DDFT1_SEL__SIZE
00000004 a CYFLD__DDFT1_SEL__SIZE
00000004 a CYFLD__DDFT2_SEL__OFFSET
00000004 a CYFLD__DDFT2_SEL__OFFSET
00000004 a CYFLD__DDFT2_SEL__SIZE
00000004 a CYFLD__DDFT2_SEL__SIZE
00000004 a CYFLD__DEBUG_SESSION__OFFSET
00000004 a CYFLD__DEBUG_SESSION__OFFSET
00000001 a CYFLD__DEBUG_SESSION__SIZE
00000001 a CYFLD__DEBUG_SESSION__SIZE
0000000e a CYFLD__DEEPSLEEP_EN__OFFSET
0000000e a CYFLD__DEEPSLEEP_EN__OFFSET
00000001 a CYFLD__DEEPSLEEP_EN__SIZE
00000001 a CYFLD__DEEPSLEEP_EN__SIZE
00000012 a CYFLD__DEEPSLEEP_OPEN__OFFSET
00000012 a CYFLD__DEEPSLEEP_OPEN__OFFSET
00000001 a CYFLD__DEEPSLEEP_OPEN__SIZE
00000001 a CYFLD__DEEPSLEEP_OPEN__SIZE
00000004 a CYFLD__DFT_DIV1__OFFSET
00000004 a CYFLD__DFT_DIV1__OFFSET
00000002 a CYFLD__DFT_DIV1__SIZE
00000002 a CYFLD__DFT_DIV1__SIZE
0000000c a CYFLD__DFT_DIV2__OFFSET
0000000c a CYFLD__DFT_DIV2__OFFSET
00000002 a CYFLD__DFT_DIV2__SIZE
00000002 a CYFLD__DFT_DIV2__SIZE
00000012 a CYFLD__DFT_MODE__OFFSET
00000012 a CYFLD__DFT_MODE__OFFSET
00000001 a CYFLD__DFT_MODE__SIZE
00000001 a CYFLD__DFT_MODE__SIZE
00000000 a CYFLD__DFT_SEL1__OFFSET
00000000 a CYFLD__DFT_SEL1__OFFSET
00000004 a CYFLD__DFT_SEL1__SIZE
00000004 a CYFLD__DFT_SEL1__SIZE
00000008 a CYFLD__DFT_SEL2__OFFSET
00000008 a CYFLD__DFT_SEL2__OFFSET
00000004 a CYFLD__DFT_SEL2__SIZE
00000004 a CYFLD__DFT_SEL2__SIZE
00000000 a CYFLD__DIRECT_SEL__OFFSET
00000000 a CYFLD__DIRECT_SEL__OFFSET
00000003 a CYFLD__DIRECT_SEL__SIZE
00000003 a CYFLD__DIRECT_SEL__SIZE
00000009 a CYFLD__DPLLIN_SEL__OFFSET
00000009 a CYFLD__DPLLIN_SEL__OFFSET
00000003 a CYFLD__DPLLIN_SEL__SIZE
00000003 a CYFLD__DPLLIN_SEL__SIZE
0000000c a CYFLD__DPLLREF_SEL__OFFSET
0000000c a CYFLD__DPLLREF_SEL__OFFSET
00000002 a CYFLD__DPLLREF_SEL__SIZE
00000002 a CYFLD__DPLLREF_SEL__SIZE
00000006 a CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET
00000006 a CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET
00000001 a CYFLD__DPSLP_TRIM_LEAKAGE__SIZE
00000001 a CYFLD__DPSLP_TRIM_LEAKAGE__SIZE
00000004 a CYFLD__DPSLP_TRIM_LOAD__OFFSET
00000004 a CYFLD__DPSLP_TRIM_LOAD__OFFSET
00000002 a CYFLD__DPSLP_TRIM_LOAD__SIZE
00000002 a CYFLD__DPSLP_TRIM_LOAD__SIZE
00000007 a CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET
00000007 a CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET
00000001 a CYFLD__DPSLP_TRIM_VOLTAGE__SIZE
00000001 a CYFLD__DPSLP_TRIM_VOLTAGE__SIZE
0000001e a CYFLD__EN_CLK2X__OFFSET
0000001e a CYFLD__EN_CLK2X__OFFSET
00000001 a CYFLD__EN_CLK2X__SIZE
00000001 a CYFLD__EN_CLK2X__SIZE
0000001d a CYFLD__EN_CLK36__OFFSET
0000001d a CYFLD__EN_CLK36__OFFSET
00000001 a CYFLD__EN_CLK36__SIZE
00000001 a CYFLD__EN_CLK36__SIZE
00000017 a CYFLD__EN_FASTBIAS__OFFSET
00000017 a CYFLD__EN_FASTBIAS__OFFSET
00000001 a CYFLD__EN_FASTBIAS__SIZE
00000001 a CYFLD__EN_FASTBIAS__SIZE
0000001f a CYFLD__ENABLE__OFFSET
0000001f a CYFLD__ENABLE__OFFSET
00000001 a CYFLD__ENABLE__SIZE
00000001 a CYFLD__ENABLE__SIZE
00000017 a CYFLD__EXT_VCCD__OFFSET
00000017 a CYFLD__EXT_VCCD__OFFSET
00000001 a CYFLD__EXT_VCCD__SIZE
00000001 a CYFLD__EXT_VCCD__SIZE
0000001b a CYFLD__FIMO_DISABLE__OFFSET
0000001b a CYFLD__FIMO_DISABLE__OFFSET
00000001 a CYFLD__FIMO_DISABLE__SIZE
00000001 a CYFLD__FIMO_DISABLE__SIZE
00000016 a CYFLD__FLASHPUMP_SEL__OFFSET
00000016 a CYFLD__FLASHPUMP_SEL__OFFSET
00000001 a CYFLD__FLASHPUMP_SEL__SIZE
00000001 a CYFLD__FLASHPUMP_SEL__SIZE
00000011 a CYFLD__FREEZE__OFFSET
00000011 a CYFLD__FREEZE__OFFSET
00000001 a CYFLD__FREEZE__SIZE
00000001 a CYFLD__FREEZE__SIZE
00000000 a CYFLD__FREQ__OFFSET
00000000 a CYFLD__FREQ__OFFSET
00000006 a CYFLD__FREQ__SIZE
00000006 a CYFLD__FREQ__SIZE
00000005 a CYFLD__FSOFFSET__OFFSET
00000005 a CYFLD__FSOFFSET__OFFSET
00000003 a CYFLD__FSOFFSET__SIZE
00000003 a CYFLD__FSOFFSET__SIZE
00000000 a CYFLD__GAIN__OFFSET
00000000 a CYFLD__GAIN__OFFSET
00000005 a CYFLD__GAIN__SIZE
00000005 a CYFLD__GAIN__SIZE
00000012 a CYFLD__HALF_EN__OFFSET
00000012 a CYFLD__HALF_EN__OFFSET
00000001 a CYFLD__HALF_EN__SIZE
00000001 a CYFLD__HALF_EN__SIZE
00000010 a CYFLD__HBOD_OFF_AWAKE__OFFSET
00000010 a CYFLD__HBOD_OFF_AWAKE__OFFSET
00000001 a CYFLD__HBOD_OFF_AWAKE__SIZE
00000001 a CYFLD__HBOD_OFF_AWAKE__SIZE
00000010 a CYFLD__HFCLK_SEL__OFFSET
00000010 a CYFLD__HFCLK_SEL__OFFSET
00000002 a CYFLD__HFCLK_SEL__SIZE
00000002 a CYFLD__HFCLK_SEL__SIZE
00000000 a CYFLD__HIB_BIAS_TRIM__OFFSET
00000000 a CYFLD__HIB_BIAS_TRIM__OFFSET
00000003 a CYFLD__HIB_BIAS_TRIM__SIZE
00000003 a CYFLD__HIB_BIAS_TRIM__SIZE
00000008 a CYFLD__HIB_TEST_EN__OFFSET
00000008 a CYFLD__HIB_TEST_EN__OFFSET
00000001 a CYFLD__HIB_TEST_EN__SIZE
00000001 a CYFLD__HIB_TEST_EN__SIZE
00000009 a CYFLD__HIB_TEST_REP__OFFSET
00000009 a CYFLD__HIB_TEST_REP__OFFSET
00000001 a CYFLD__HIB_TEST_REP__SIZE
00000001 a CYFLD__HIB_TEST_REP__SIZE
00000002 a CYFLD__HIB_TRIM_LEAKAGE__OFFSET
00000002 a CYFLD__HIB_TRIM_LEAKAGE__OFFSET
00000001 a CYFLD__HIB_TRIM_LEAKAGE__SIZE
00000001 a CYFLD__HIB_TRIM_LEAKAGE__SIZE
00000000 a CYFLD__HIB_TRIM_NWELL__OFFSET
00000000 a CYFLD__HIB_TRIM_NWELL__OFFSET
00000002 a CYFLD__HIB_TRIM_NWELL__SIZE
00000002 a CYFLD__HIB_TRIM_NWELL__SIZE
00000004 a CYFLD__HIB_TRIM_REFERENCE__OFFSET
00000004 a CYFLD__HIB_TRIM_REFERENCE__OFFSET
00000002 a CYFLD__HIB_TRIM_REFERENCE__SIZE
00000002 a CYFLD__HIB_TRIM_REFERENCE__SIZE
00000003 a CYFLD__HIB_TRIM_VOLTAGE__OFFSET
00000003 a CYFLD__HIB_TRIM_VOLTAGE__OFFSET
00000001 a CYFLD__HIB_TRIM_VOLTAGE__SIZE
00000001 a CYFLD__HIB_TRIM_VOLTAGE__SIZE
0000001f a CYFLD__HIBERNATE__OFFSET
0000001f a CYFLD__HIBERNATE__OFFSET
00000001 a CYFLD__HIBERNATE__SIZE
00000001 a CYFLD__HIBERNATE__SIZE
0000001c a CYFLD__HIBERNATE_DISABLE__OFFSET
0000001c a CYFLD__HIBERNATE_DISABLE__OFFSET
00000001 a CYFLD__HIBERNATE_DISABLE__SIZE
00000001 a CYFLD__HIBERNATE_DISABLE__SIZE
00000011 a CYFLD__HIBERNATE_OPEN__OFFSET
00000011 a CYFLD__HIBERNATE_OPEN__OFFSET
00000001 a CYFLD__HIBERNATE_OPEN__SIZE
00000001 a CYFLD__HIBERNATE_OPEN__SIZE
0000001c a CYFLD__HVMON_DFT_OVR__OFFSET
0000001c a CYFLD__HVMON_DFT_OVR__OFFSET
00000001 a CYFLD__HVMON_DFT_OVR__SIZE
00000001 a CYFLD__HVMON_DFT_OVR__SIZE
00000018 a CYFLD__HVMON_ENABLE__OFFSET
00000018 a CYFLD__HVMON_ENABLE__OFFSET
00000001 a CYFLD__HVMON_ENABLE__SIZE
00000001 a CYFLD__HVMON_ENABLE__SIZE
00000019 a CYFLD__HVMON_RELOAD__OFFSET
00000019 a CYFLD__HVMON_RELOAD__OFFSET
00000001 a CYFLD__HVMON_RELOAD__SIZE
00000001 a CYFLD__HVMON_RELOAD__SIZE
0000001d a CYFLD__IMO_REFGEN_DIS__OFFSET
0000001d a CYFLD__IMO_REFGEN_DIS__OFFSET
00000001 a CYFLD__IMO_REFGEN_DIS__SIZE
00000001 a CYFLD__IMO_REFGEN_DIS__SIZE
00000003 a CYFLD__INL_CROSS_IMO__OFFSET
00000003 a CYFLD__INL_CROSS_IMO__OFFSET
00000004 a CYFLD__INL_CROSS_IMO__SIZE
00000004 a CYFLD__INL_CROSS_IMO__SIZE
00000003 a CYFLD__INL_CROSS_MAIN__OFFSET
00000003 a CYFLD__INL_CROSS_MAIN__OFFSET
00000004 a CYFLD__INL_CROSS_MAIN__SIZE
00000004 a CYFLD__INL_CROSS_MAIN__SIZE
00000000 a CYFLD__INL_TRIM_IMO__OFFSET
00000000 a CYFLD__INL_TRIM_IMO__OFFSET
00000003 a CYFLD__INL_TRIM_IMO__SIZE
00000003 a CYFLD__INL_TRIM_IMO__SIZE
00000000 a CYFLD__INL_TRIM_MAIN__OFFSET
00000000 a CYFLD__INL_TRIM_MAIN__OFFSET
00000003 a CYFLD__INL_TRIM_MAIN__SIZE
00000003 a CYFLD__INL_TRIM_MAIN__SIZE
00000013 a CYFLD__IO_DISABLE_BYPASS__OFFSET
00000013 a CYFLD__IO_DISABLE_BYPASS__OFFSET
00000001 a CYFLD__IO_DISABLE_BYPASS__SIZE
00000001 a CYFLD__IO_DISABLE_BYPASS__SIZE
0000000b a CYFLD__IPOR_EN__OFFSET
0000000b a CYFLD__IPOR_EN__OFFSET
00000001 a CYFLD__IPOR_EN__SIZE
00000001 a CYFLD__IPOR_EN__SIZE
00000000 a CYFLD__KEY16__OFFSET
00000000 a CYFLD__KEY16__OFFSET
00000010 a CYFLD__KEY16__SIZE
00000010 a CYFLD__KEY16__SIZE
00000014 a CYFLD__LFCLK_OPEN__OFFSET
00000014 a CYFLD__LFCLK_OPEN__OFFSET
00000001 a CYFLD__LFCLK_OPEN__SIZE
00000001 a CYFLD__LFCLK_OPEN__SIZE
0000001e a CYFLD__LFCLK_SEL__OFFSET
0000001e a CYFLD__LFCLK_SEL__OFFSET
00000002 a CYFLD__LFCLK_SEL__SIZE
00000002 a CYFLD__LFCLK_SEL__SIZE
0000001d a CYFLD__LFCLK_SHORT__OFFSET
0000001d a CYFLD__LFCLK_SHORT__OFFSET
00000001 a CYFLD__LFCLK_SHORT__SIZE
00000001 a CYFLD__LFCLK_SHORT__SIZE
00000000 a CYFLD__LFCLK_TRIM_LOAD__OFFSET
00000000 a CYFLD__LFCLK_TRIM_LOAD__OFFSET
00000002 a CYFLD__LFCLK_TRIM_LOAD__SIZE
00000002 a CYFLD__LFCLK_TRIM_LOAD__SIZE
00000002 a CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET
00000002 a CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET
00000002 a CYFLD__LFCLK_TRIM_VOLTAGE__SIZE
00000002 a CYFLD__LFCLK_TRIM_VOLTAGE__SIZE
00000009 a CYFLD__LPCOMP_DIS__OFFSET
00000009 a CYFLD__LPCOMP_DIS__OFFSET
00000001 a CYFLD__LPCOMP_DIS__SIZE
00000001 a CYFLD__LPCOMP_DIS__SIZE
00000005 a CYFLD__LPM_READY__OFFSET
00000005 a CYFLD__LPM_READY__OFFSET
00000001 a CYFLD__LPM_READY__SIZE
00000001 a CYFLD__LPM_READY__SIZE
00000001 a CYFLD__LVD__OFFSET
00000001 a CYFLD__LVD__OFFSET
00000001 a CYFLD__LVD__SIZE
00000001 a CYFLD__LVD__SIZE
00000000 a CYFLD__LVD_EN__OFFSET
00000000 a CYFLD__LVD_EN__OFFSET
00000001 a CYFLD__LVD_EN__SIZE
00000001 a CYFLD__LVD_EN__SIZE
00000001 a CYFLD__LVD_SEL__OFFSET
00000001 a CYFLD__LVD_SEL__OFFSET
00000004 a CYFLD__LVD_SEL__SIZE
00000004 a CYFLD__LVD_SEL__SIZE
0000001b a CYFLD__NWELL_DIS__OFFSET
0000001b a CYFLD__NWELL_DIS__OFFSET
00000001 a CYFLD__NWELL_DIS__SIZE
00000001 a CYFLD__NWELL_DIS__SIZE
00000010 a CYFLD__NWELL_OPEN__OFFSET
00000010 a CYFLD__NWELL_OPEN__OFFSET
00000001 a CYFLD__NWELL_OPEN__SIZE
00000001 a CYFLD__NWELL_OPEN__SIZE
00000000 a CYFLD__NWELL_TRIM__OFFSET
00000000 a CYFLD__NWELL_TRIM__OFFSET
00000003 a CYFLD__NWELL_TRIM__SIZE
00000003 a CYFLD__NWELL_TRIM__SIZE
00000000 a CYFLD__OFFSET__OFFSET
00000000 a CYFLD__OFFSET__OFFSET
00000008 a CYFLD__OFFSET__SIZE
00000008 a CYFLD__OFFSET__SIZE
00000000 a CYFLD__PD_MODE__OFFSET
00000000 a CYFLD__PD_MODE__OFFSET
00000001 a CYFLD__PD_MODE__SIZE
00000001 a CYFLD__PD_MODE__SIZE
00000006 a CYFLD__PLL_SEL__OFFSET
00000006 a CYFLD__PLL_SEL__OFFSET
00000003 a CYFLD__PLL_SEL__SIZE
00000003 a CYFLD__PLL_SEL__SIZE
00000010 a CYFLD__POLARITY__OFFSET
00000010 a CYFLD__POLARITY__OFFSET
00000001 a CYFLD__POLARITY__SIZE
00000001 a CYFLD__POLARITY__SIZE
00000000 a CYFLD__POWER_MODE__OFFSET
00000000 a CYFLD__POWER_MODE__OFFSET
00000004 a CYFLD__POWER_MODE__SIZE
00000004 a CYFLD__POWER_MODE__SIZE
0000001e a CYFLD__POWER_UP_ACTIVE__OFFSET
0000001e a CYFLD__POWER_UP_ACTIVE__OFFSET
00000001 a CYFLD__POWER_UP_ACTIVE__SIZE
00000001 a CYFLD__POWER_UP_ACTIVE__SIZE
0000001f a CYFLD__POWER_UP_HIBDPSLP__OFFSET
0000001f a CYFLD__POWER_UP_HIBDPSLP__OFFSET
00000001 a CYFLD__POWER_UP_HIBDPSLP__SIZE
00000001 a CYFLD__POWER_UP_HIBDPSLP__SIZE
0000000c a CYFLD__POWER_UP_RAW_BYP__OFFSET
0000000c a CYFLD__POWER_UP_RAW_BYP__OFFSET
00000001 a CYFLD__POWER_UP_RAW_BYP__SIZE
00000001 a CYFLD__POWER_UP_RAW_BYP__SIZE
0000000d a CYFLD__POWER_UP_RAW_CTL__OFFSET
0000000d a CYFLD__POWER_UP_RAW_CTL__OFFSET
00000001 a CYFLD__POWER_UP_RAW_CTL__SIZE
00000001 a CYFLD__POWER_UP_RAW_CTL__SIZE
00000019 a CYFLD__PUMP_SEL__OFFSET
00000019 a CYFLD__PUMP_SEL__OFFSET
00000003 a CYFLD__PUMP_SEL__SIZE
00000003 a CYFLD__PUMP_SEL__SIZE
00000016 a CYFLD__QUIET_EN__OFFSET
00000016 a CYFLD__QUIET_EN__OFFSET
00000001 a CYFLD__QUIET_EN__SIZE
00000001 a CYFLD__QUIET_EN__SIZE
00000013 a CYFLD__QUIET_OPEN__OFFSET
00000013 a CYFLD__QUIET_OPEN__OFFSET
00000001 a CYFLD__QUIET_OPEN__SIZE
00000001 a CYFLD__QUIET_OPEN__SIZE
00000003 a CYFLD__QUIET_TRIM__OFFSET
00000003 a CYFLD__QUIET_TRIM__OFFSET
00000005 a CYFLD__QUIET_TRIM__SIZE
00000005 a CYFLD__QUIET_TRIM__SIZE
00000001 a CYFLD__RESET_DSBOD__OFFSET
00000001 a CYFLD__RESET_DSBOD__OFFSET
00000001 a CYFLD__RESET_DSBOD__SIZE
00000001 a CYFLD__RESET_DSBOD__SIZE
00000005 a CYFLD__RESET_HVBOD__OFFSET
00000005 a CYFLD__RESET_HVBOD__OFFSET
00000001 a CYFLD__RESET_HVBOD__SIZE
00000001 a CYFLD__RESET_HVBOD__SIZE
00000002 a CYFLD__RESET_LOCKUP__OFFSET
00000002 a CYFLD__RESET_LOCKUP__OFFSET
00000001 a CYFLD__RESET_LOCKUP__SIZE
00000001 a CYFLD__RESET_LOCKUP__SIZE
00000006 a CYFLD__RESET_PBOD__OFFSET
00000006 a CYFLD__RESET_PBOD__OFFSET
00000001 a CYFLD__RESET_PBOD__SIZE
00000001 a CYFLD__RESET_PBOD__SIZE
00000003 a CYFLD__RESET_PROT_FAULT__OFFSET
00000003 a CYFLD__RESET_PROT_FAULT__OFFSET
00000001 a CYFLD__RESET_PROT_FAULT__SIZE
00000001 a CYFLD__RESET_PROT_FAULT__SIZE
00000004 a CYFLD__RESET_SOFT__OFFSET
00000004 a CYFLD__RESET_SOFT__OFFSET
00000001 a CYFLD__RESET_SOFT__SIZE
00000001 a CYFLD__RESET_SOFT__SIZE
00000000 a CYFLD__RESET_WDT__OFFSET
00000000 a CYFLD__RESET_WDT__OFFSET
00000001 a CYFLD__RESET_WDT__SIZE
00000001 a CYFLD__RESET_WDT__SIZE
00000007 a CYFLD__RESET_XRES__OFFSET
00000007 a CYFLD__RESET_XRES__OFFSET
00000001 a CYFLD__RESET_XRES__SIZE
00000001 a CYFLD__RESET_XRES__SIZE
0000000f a CYFLD__RSVD_BYPASS__OFFSET
0000000f a CYFLD__RSVD_BYPASS__OFFSET
00000001 a CYFLD__RSVD_BYPASS__SIZE
00000001 a CYFLD__RSVD_BYPASS__SIZE
00000000 a CYFLD__RSVD_TRIM__OFFSET
00000000 a CYFLD__RSVD_TRIM__OFFSET
00000004 a CYFLD__RSVD_TRIM__SIZE
00000004 a CYFLD__RSVD_TRIM__SIZE
00000002 a CYFLD__SATBIAS__OFFSET
00000002 a CYFLD__SATBIAS__OFFSET
00000001 a CYFLD__SATBIAS__SIZE
00000001 a CYFLD__SATBIAS__SIZE
00000008 a CYFLD__SS_MAX__OFFSET
00000008 a CYFLD__SS_MAX__OFFSET
00000005 a CYFLD__SS_MAX__SIZE
00000005 a CYFLD__SS_MAX__SIZE
0000001e a CYFLD__SS_MODE__OFFSET
0000001e a CYFLD__SS_MODE__OFFSET
00000002 a CYFLD__SS_MODE__SIZE
00000002 a CYFLD__SS_MODE__SIZE
0000001c a CYFLD__SS_RANGE__OFFSET
0000001c a CYFLD__SS_RANGE__OFFSET
00000002 a CYFLD__SS_RANGE__SIZE
00000002 a CYFLD__SS_RANGE__SIZE
00000000 a CYFLD__SS_VALUE__OFFSET
00000000 a CYFLD__SS_VALUE__OFFSET
00000005 a CYFLD__SS_VALUE__SIZE
00000005 a CYFLD__SS_VALUE__SIZE
0000001f a CYFLD__STOP__OFFSET
0000001f a CYFLD__STOP__OFFSET
00000001 a CYFLD__STOP__SIZE
00000001 a CYFLD__STOP__SIZE
00000013 a CYFLD__SYSCLK_DIV__OFFSET
00000013 a CYFLD__SYSCLK_DIV__OFFSET
00000003 a CYFLD__SYSCLK_DIV__SIZE
00000003 a CYFLD__SYSCLK_DIV__SIZE
00000018 a CYFLD__TEST_FASTBIAS__OFFSET
00000018 a CYFLD__TEST_FASTBIAS__OFFSET
00000001 a CYFLD__TEST_FASTBIAS__SIZE
00000001 a CYFLD__TEST_FASTBIAS__SIZE
0000001c a CYFLD__TEST_USB_MODE__OFFSET
0000001c a CYFLD__TEST_USB_MODE__OFFSET
00000001 a CYFLD__TEST_USB_MODE__SIZE
00000001 a CYFLD__TEST_USB_MODE__SIZE
00000000 a CYFLD__TMPCO_TRIM_IMO__OFFSET
00000000 a CYFLD__TMPCO_TRIM_IMO__OFFSET
00000006 a CYFLD__TMPCO_TRIM_IMO__SIZE
00000006 a CYFLD__TMPCO_TRIM_IMO__SIZE
00000000 a CYFLD__TOKEN__OFFSET
00000000 a CYFLD__TOKEN__OFFSET
00000008 a CYFLD__TOKEN__SIZE
00000008 a CYFLD__TOKEN__SIZE
00000000 a CYFLD__TRIM__OFFSET
00000000 a CYFLD__TRIM__OFFSET
00000004 a CYFLD__TRIM__SIZE
00000004 a CYFLD__TRIM__SIZE
00000000 a CYFLD__TRIM_CLK36__OFFSET
00000000 a CYFLD__TRIM_CLK36__OFFSET
00000004 a CYFLD__TRIM_CLK36__SIZE
00000004 a CYFLD__TRIM_CLK36__SIZE
00000001 a CYFLD__TURBO__OFFSET
00000001 a CYFLD__TURBO__OFFSET
00000001 a CYFLD__TURBO__SIZE
00000001 a CYFLD__TURBO__SIZE
00000000 a CYFLD__TVMON1_SEL__OFFSET
00000000 a CYFLD__TVMON1_SEL__OFFSET
00000003 a CYFLD__TVMON1_SEL__SIZE
00000003 a CYFLD__TVMON1_SEL__SIZE
00000003 a CYFLD__TVMON2_SEL__OFFSET
00000003 a CYFLD__TVMON2_SEL__OFFSET
00000003 a CYFLD__TVMON2_SEL__SIZE
00000003 a CYFLD__TVMON2_SEL__SIZE
00000008 a CYFLD__UNLOCK__OFFSET
00000008 a CYFLD__UNLOCK__OFFSET
00000008 a CYFLD__UNLOCK__SIZE
00000008 a CYFLD__UNLOCK__SIZE
00000006 a CYFLD__VCTAT_ENABLE__OFFSET
00000006 a CYFLD__VCTAT_ENABLE__OFFSET
00000001 a CYFLD__VCTAT_ENABLE__SIZE
00000001 a CYFLD__VCTAT_ENABLE__SIZE
00000000 a CYFLD__VCTAT_SLOPE__OFFSET
00000000 a CYFLD__VCTAT_SLOPE__OFFSET
00000004 a CYFLD__VCTAT_SLOPE__SIZE
00000004 a CYFLD__VCTAT_SLOPE__SIZE
00000004 a CYFLD__VCTAT_VOLTAGE__OFFSET
00000004 a CYFLD__VCTAT_VOLTAGE__OFFSET
00000002 a CYFLD__VCTAT_VOLTAGE__SIZE
00000002 a CYFLD__VCTAT_VOLTAGE__SIZE
00000007 a CYFLD__VCTAT_VOLTAGE_MSB__OFFSET
00000007 a CYFLD__VCTAT_VOLTAGE_MSB__OFFSET
00000001 a CYFLD__VCTAT_VOLTAGE_MSB__SIZE
00000001 a CYFLD__VCTAT_VOLTAGE_MSB__SIZE
00000008 a CYFLD__VMON_ADFT_SEL__OFFSET
00000008 a CYFLD__VMON_ADFT_SEL__OFFSET
00000002 a CYFLD__VMON_ADFT_SEL__SIZE
00000002 a CYFLD__VMON_ADFT_SEL__SIZE
00000005 a CYFLD__VMON_DDFT_SEL__OFFSET
00000005 a CYFLD__VMON_DDFT_SEL__OFFSET
00000003 a CYFLD__VMON_DDFT_SEL__SIZE
00000003 a CYFLD__VMON_DDFT_SEL__SIZE
00000014 a CYFLD__VMON_PD__OFFSET
00000014 a CYFLD__VMON_PD__OFFSET
00000001 a CYFLD__VMON_PD__SIZE
00000001 a CYFLD__VMON_PD__SIZE
00000010 a CYFLD__VREF_EN__OFFSET
00000010 a CYFLD__VREF_EN__OFFSET
00000003 a CYFLD__VREF_EN__SIZE
00000003 a CYFLD__VREF_EN__SIZE
00000000 a CYFLD__WAKEUP_HOLDOFF__OFFSET
00000000 a CYFLD__WAKEUP_HOLDOFF__OFFSET
0000000a a CYFLD__WAKEUP_HOLDOFF__SIZE
0000000a a CYFLD__WAKEUP_HOLDOFF__SIZE
00000018 a CYFLD__WDT_BITS2__OFFSET
00000018 a CYFLD__WDT_BITS2__OFFSET
00000005 a CYFLD__WDT_BITS2__SIZE
00000005 a CYFLD__WDT_BITS2__SIZE
00000003 a CYFLD__WDT_CASCADE0_1__OFFSET
00000003 a CYFLD__WDT_CASCADE0_1__OFFSET
00000001 a CYFLD__WDT_CASCADE0_1__SIZE
00000001 a CYFLD__WDT_CASCADE0_1__SIZE
0000000b a CYFLD__WDT_CASCADE1_2__OFFSET
0000000b a CYFLD__WDT_CASCADE1_2__OFFSET
00000001 a CYFLD__WDT_CASCADE1_2__SIZE
00000001 a CYFLD__WDT_CASCADE1_2__SIZE
00000002 a CYFLD__WDT_CLEAR0__OFFSET
00000002 a CYFLD__WDT_CLEAR0__OFFSET
00000001 a CYFLD__WDT_CLEAR0__SIZE
00000001 a CYFLD__WDT_CLEAR0__SIZE
0000000a a CYFLD__WDT_CLEAR1__OFFSET
0000000a a CYFLD__WDT_CLEAR1__OFFSET
00000001 a CYFLD__WDT_CLEAR1__SIZE
00000001 a CYFLD__WDT_CLEAR1__SIZE
00000000 a CYFLD__WDT_CTR0__OFFSET
00000000 a CYFLD__WDT_CTR0__OFFSET
00000010 a CYFLD__WDT_CTR0__SIZE
00000010 a CYFLD__WDT_CTR0__SIZE
00000010 a CYFLD__WDT_CTR1__OFFSET
00000010 a CYFLD__WDT_CTR1__OFFSET
00000010 a CYFLD__WDT_CTR1__SIZE
00000010 a CYFLD__WDT_CTR1__SIZE
00000000 a CYFLD__WDT_CTR2__OFFSET
00000000 a CYFLD__WDT_CTR2__OFFSET
00000020 a CYFLD__WDT_CTR2__SIZE
00000020 a CYFLD__WDT_CTR2__SIZE
00000000 a CYFLD__WDT_ENABLE0__OFFSET
00000000 a CYFLD__WDT_ENABLE0__OFFSET
00000001 a CYFLD__WDT_ENABLE0__SIZE
00000001 a CYFLD__WDT_ENABLE0__SIZE
00000008 a CYFLD__WDT_ENABLE1__OFFSET
00000008 a CYFLD__WDT_ENABLE1__OFFSET
00000001 a CYFLD__WDT_ENABLE1__SIZE
00000001 a CYFLD__WDT_ENABLE1__SIZE
00000010 a CYFLD__WDT_ENABLE2__OFFSET
00000010 a CYFLD__WDT_ENABLE2__OFFSET
00000001 a CYFLD__WDT_ENABLE2__SIZE
00000001 a CYFLD__WDT_ENABLE2__SIZE
00000001 a CYFLD__WDT_ENABLED0__OFFSET
00000001 a CYFLD__WDT_ENABLED0__OFFSET
00000001 a CYFLD__WDT_ENABLED0__SIZE
00000001 a CYFLD__WDT_ENABLED0__SIZE
00000009 a CYFLD__WDT_ENABLED1__OFFSET
00000009 a CYFLD__WDT_ENABLED1__OFFSET
00000001 a CYFLD__WDT_ENABLED1__SIZE
00000001 a CYFLD__WDT_ENABLED1__SIZE
00000011 a CYFLD__WDT_ENABLED2__OFFSET
00000011 a CYFLD__WDT_ENABLED2__OFFSET
00000001 a CYFLD__WDT_ENABLED2__SIZE
00000001 a CYFLD__WDT_ENABLED2__SIZE
00000002 a CYFLD__WDT_INT0__OFFSET
00000002 a CYFLD__WDT_INT0__OFFSET
00000001 a CYFLD__WDT_INT0__SIZE
00000001 a CYFLD__WDT_INT0__SIZE
0000000a a CYFLD__WDT_INT1__OFFSET
0000000a a CYFLD__WDT_INT1__OFFSET
00000001 a CYFLD__WDT_INT1__SIZE
00000001 a CYFLD__WDT_INT1__SIZE
00000012 a CYFLD__WDT_INT2__OFFSET
00000012 a CYFLD__WDT_INT2__OFFSET
00000001 a CYFLD__WDT_INT2__SIZE
00000001 a CYFLD__WDT_INT2__SIZE
0000000e a CYFLD__WDT_LOCK__OFFSET
0000000e a CYFLD__WDT_LOCK__OFFSET
00000002 a CYFLD__WDT_LOCK__SIZE
00000002 a CYFLD__WDT_LOCK__SIZE
00000000 a CYFLD__WDT_MATCH0__OFFSET
00000000 a CYFLD__WDT_MATCH0__OFFSET
00000010 a CYFLD__WDT_MATCH0__SIZE
00000010 a CYFLD__WDT_MATCH0__SIZE
00000010 a CYFLD__WDT_MATCH1__OFFSET
00000010 a CYFLD__WDT_MATCH1__OFFSET
00000010 a CYFLD__WDT_MATCH1__SIZE
00000010 a CYFLD__WDT_MATCH1__SIZE
00000000 a CYFLD__WDT_MODE0__OFFSET
00000000 a CYFLD__WDT_MODE0__OFFSET
00000002 a CYFLD__WDT_MODE0__SIZE
00000002 a CYFLD__WDT_MODE0__SIZE
00000008 a CYFLD__WDT_MODE1__OFFSET
00000008 a CYFLD__WDT_MODE1__OFFSET
00000002 a CYFLD__WDT_MODE1__SIZE
00000002 a CYFLD__WDT_MODE1__SIZE
00000010 a CYFLD__WDT_MODE2__OFFSET
00000010 a CYFLD__WDT_MODE2__OFFSET
00000001 a CYFLD__WDT_MODE2__SIZE
00000001 a CYFLD__WDT_MODE2__SIZE
00000003 a CYFLD__WDT_RESET0__OFFSET
00000003 a CYFLD__WDT_RESET0__OFFSET
00000001 a CYFLD__WDT_RESET0__SIZE
00000001 a CYFLD__WDT_RESET0__SIZE
0000000b a CYFLD__WDT_RESET1__OFFSET
0000000b a CYFLD__WDT_RESET1__OFFSET
00000001 a CYFLD__WDT_RESET1__SIZE
00000001 a CYFLD__WDT_RESET1__SIZE
00000013 a CYFLD__WDT_RESET2__OFFSET
00000013 a CYFLD__WDT_RESET2__OFFSET
00000001 a CYFLD__WDT_RESET2__SIZE
00000001 a CYFLD__WDT_RESET2__SIZE
00000000 a CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__OFFSET
00000000 a CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__OFFSET
00000006 a CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__SIZE
00000006 a CYFLD_BLE_BLELL_ACC_TRIGGER_THRESHOLD__SIZE
00000008 a CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__OFFSET
00000008 a CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__OFFSET
00000008 a CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__SIZE
00000008 a CYFLD_BLE_BLELL_ACC_TRIGGER_TIMEOUT__SIZE
00000000 a CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__OFFSET
00000000 a CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__OFFSET
00000010 a CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__SIZE
00000010 a CYFLD_BLE_BLELL_ACCESS_ADDR_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__OFFSET
00000010 a CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__SIZE
00000010 a CYFLD_BLE_BLELL_ACCESS_ADDR_UPPER__SIZE
00000005 a CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__OFFSET
00000005 a CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__OFFSET
00000003 a CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__SIZE
00000003 a CYFLD_BLE_BLELL_ADV_CHANNEL_MAP__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_CLOSE_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_CLOSE_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_CLOSE_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_CLOSE_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_CLS_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_CLS_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_CLS_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_CLS_EN__SIZE
00000005 a CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__OFFSET
00000005 a CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_CONN_REQ_RX_EN__SIZE
00000003 a CYFLD_BLE_BLELL_ADV_FILT_POLICY__OFFSET
00000003 a CYFLD_BLE_BLELL_ADV_FILT_POLICY__OFFSET
00000002 a CYFLD_BLE_BLELL_ADV_FILT_POLICY__SIZE
00000002 a CYFLD_BLE_BLELL_ADV_FILT_POLICY__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_INT_EN__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_INT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_INTERVAL__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_INTERVAL__OFFSET
0000000f a CYFLD_BLE_BLELL_ADV_INTERVAL__SIZE
0000000f a CYFLD_BLE_BLELL_ADV_INTERVAL__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_INTR__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_INTR__SIZE
0000000a a CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__OFFSET
0000000a a CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_LOW_DUTY_CYCLE__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_ADV_NEXT_INSTANT__SIZE
00000008 a CYFLD_BLE_BLELL_ADV_ON__OFFSET
00000008 a CYFLD_BLE_BLELL_ADV_ON__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_ON__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_ON__SIZE
0000000b a CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__OFFSET
0000000b a CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__OFFSET
00000005 a CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__SIZE
00000005 a CYFLD_BLE_BLELL_ADV_PKT_INTERVAL__SIZE
00000008 a CYFLD_BLE_BLELL_ADV_RAND_DISABLE__OFFSET
00000008 a CYFLD_BLE_BLELL_ADV_RAND_DISABLE__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_RAND_DISABLE__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_RAND_DISABLE__SIZE
00000003 a CYFLD_BLE_BLELL_ADV_RX_EN__OFFSET
00000003 a CYFLD_BLE_BLELL_ADV_RX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_RX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_RX_EN__SIZE
00000003 a CYFLD_BLE_BLELL_ADV_RX_INTR__OFFSET
00000003 a CYFLD_BLE_BLELL_ADV_RX_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_RX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_RX_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__OFFSET
00000010 a CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__SIZE
00000010 a CYFLD_BLE_BLELL_ADV_SCAN_RSP_RX_DATA__SIZE
00000004 a CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__OFFSET
00000004 a CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_SCN_REQ_RX_EN__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_STRT_EN__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_STRT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_STRT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_STRT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_STRT_INTR__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_STRT_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_STRT_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_STRT_INTR__SIZE
00000007 a CYFLD_BLE_BLELL_ADV_TIMEOUT__OFFSET
00000007 a CYFLD_BLE_BLELL_ADV_TIMEOUT__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_TIMEOUT__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_TIMEOUT__SIZE
00000007 a CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__OFFSET
00000007 a CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_TIMEOUT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__OFFSET
00000010 a CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__SIZE
00000010 a CYFLD_BLE_BLELL_ADV_TRANSMIT_POWER__SIZE
00000000 a CYFLD_BLE_BLELL_ADV_TX_DATA__OFFSET
00000000 a CYFLD_BLE_BLELL_ADV_TX_DATA__OFFSET
00000010 a CYFLD_BLE_BLELL_ADV_TX_DATA__SIZE
00000010 a CYFLD_BLE_BLELL_ADV_TX_DATA__SIZE
00000002 a CYFLD_BLE_BLELL_ADV_TX_EN__OFFSET
00000002 a CYFLD_BLE_BLELL_ADV_TX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_TX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_TX_EN__SIZE
00000002 a CYFLD_BLE_BLELL_ADV_TX_INTR__OFFSET
00000002 a CYFLD_BLE_BLELL_ADV_TX_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_TX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_TX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ADV_TYPE__OFFSET
00000001 a CYFLD_BLE_BLELL_ADV_TYPE__OFFSET
00000002 a CYFLD_BLE_BLELL_ADV_TYPE__SIZE
00000002 a CYFLD_BLE_BLELL_ADV_TYPE__SIZE
00000000 a CYFLD_BLE_BLELL_AUTH_PASS_INTR__OFFSET
00000000 a CYFLD_BLE_BLELL_AUTH_PASS_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_AUTH_PASS_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_AUTH_PASS_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__OFFSET
00000000 a CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__SIZE
00000001 a CYFLD_BLE_BLELL_AUTH_PASS_INTR_EN__SIZE
0000000b a CYFLD_BLE_BLELL_BACKOFF_ENABLE__OFFSET
0000000b a CYFLD_BLE_BLELL_BACKOFF_ENABLE__OFFSET
00000001 a CYFLD_BLE_BLELL_BACKOFF_ENABLE__SIZE
00000001 a CYFLD_BLE_BLELL_BACKOFF_ENABLE__SIZE
00000003 a CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__OFFSET
00000003 a CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__OFFSET
00000005 a CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__SIZE
00000005 a CYFLD_BLE_BLELL_BB_CLK_FREQ_MINUS_1__SIZE
00000002 a CYFLD_BLE_BLELL_CCM_PROC_INTR__OFFSET
00000002 a CYFLD_BLE_BLELL_CCM_PROC_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_CCM_PROC_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_CCM_PROC_INTR__SIZE
00000002 a CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__OFFSET
00000002 a CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CCM_PROC_INTR_EN__SIZE
00000000 a CYFLD_BLE_BLELL_CE_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_CE_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_CE_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_CE_INSTANT__SIZE
00000006 a CYFLD_BLE_BLELL_CE_RX__OFFSET
00000006 a CYFLD_BLE_BLELL_CE_RX__OFFSET
00000001 a CYFLD_BLE_BLELL_CE_RX__SIZE
00000001 a CYFLD_BLE_BLELL_CE_RX__SIZE
00000006 a CYFLD_BLE_BLELL_CE_RX_INT_EN__OFFSET
00000006 a CYFLD_BLE_BLELL_CE_RX_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CE_RX_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CE_RX_INT_EN__SIZE
00000005 a CYFLD_BLE_BLELL_CE_TX_ACK__OFFSET
00000005 a CYFLD_BLE_BLELL_CE_TX_ACK__OFFSET
00000001 a CYFLD_BLE_BLELL_CE_TX_ACK__SIZE
00000001 a CYFLD_BLE_BLELL_CE_TX_ACK__SIZE
00000005 a CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__OFFSET
00000005 a CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CE_TX_ACK_INT_EN__SIZE
00000004 a CYFLD_BLE_BLELL_CLOSE_CE__OFFSET
00000004 a CYFLD_BLE_BLELL_CLOSE_CE__OFFSET
00000001 a CYFLD_BLE_BLELL_CLOSE_CE__SIZE
00000001 a CYFLD_BLE_BLELL_CLOSE_CE__SIZE
00000004 a CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__OFFSET
00000004 a CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CLOSE_CE_INT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_COMMAND__OFFSET
00000000 a CYFLD_BLE_BLELL_COMMAND__OFFSET
00000008 a CYFLD_BLE_BLELL_COMMAND__SIZE
00000008 a CYFLD_BLE_BLELL_COMMAND__SIZE
00000007 a CYFLD_BLE_BLELL_CON_UPDT_DONE__OFFSET
00000007 a CYFLD_BLE_BLELL_CON_UPDT_DONE__OFFSET
00000001 a CYFLD_BLE_BLELL_CON_UPDT_DONE__SIZE
00000001 a CYFLD_BLE_BLELL_CON_UPDT_DONE__SIZE
0000000a a CYFLD_BLE_BLELL_CONN_ACTIVE__OFFSET
0000000a a CYFLD_BLE_BLELL_CONN_ACTIVE__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_ACTIVE__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_ACTIVE__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_CL_INT_EN__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_CL_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_CL_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_CL_INT_EN__SIZE
00000003 a CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__OFFSET
00000003 a CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_CLK_GATE_EN__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_CLOSED__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_CLOSED__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_CLOSED__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_CLOSED__SIZE
00000004 a CYFLD_BLE_BLELL_CONN_CREATED__OFFSET
00000004 a CYFLD_BLE_BLELL_CONN_CREATED__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_CREATED__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_CREATED__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_ESTB__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_ESTB__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_ESTB__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_ESTB__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_ESTB_INT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_INDEX__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_INDEX__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_INDEX__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_INDEX__SIZE
00000003 a CYFLD_BLE_BLELL_CONN_INT_EN__OFFSET
00000003 a CYFLD_BLE_BLELL_CONN_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_INT_EN__SIZE
00000003 a CYFLD_BLE_BLELL_CONN_INTR__OFFSET
00000003 a CYFLD_BLE_BLELL_CONN_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_PING_TIMER_ADDR__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_PING_TIMER_NEXT_EXP__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_PING_TIMER_OFFSET__SIZE
0000000f a CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__OFFSET
0000000f a CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_REQ_1SLOT_EARLY__SIZE
00000005 a CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__OFFSET
00000005 a CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_REQ_RX_INTR__SIZE
00000002 a CYFLD_BLE_BLELL_CONN_REQ_TX_EN__OFFSET
00000002 a CYFLD_BLE_BLELL_CONN_REQ_TX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_REQ_TX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_REQ_TX_EN__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_RX_MEM_BASE_ADDR__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_SEC_CURRENT_WRAP__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_TX_MEM_BASE_ADDR__SIZE
00000007 a CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__OFFSET
00000007 a CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CONN_UPDATE_INTR_EN__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_UPDT_INTERVAL__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_UPDT_SLV_LATENCY__SIZE
00000000 a CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__OFFSET
00000000 a CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__OFFSET
00000010 a CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__SIZE
00000010 a CYFLD_BLE_BLELL_CONN_UPDT_SUP_TO__SIZE
00000000 a CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__OFFSET
00000000 a CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__OFFSET
00000010 a CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__SIZE
00000010 a CYFLD_BLE_BLELL_CONNCH_TRANSMIT_POWER__SIZE
00000000 a CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__OFFSET
00000000 a CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__OFFSET
00000010 a CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__SIZE
00000010 a CYFLD_BLE_BLELL_CONNECTION_EVENT_COUNTER__SIZE
00000000 a CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__OFFSET
00000000 a CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__OFFSET
00000010 a CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__SIZE
00000010 a CYFLD_BLE_BLELL_CONNECTION_EVENT_LENGTH__SIZE
00000000 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL__OFFSET
00000000 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL__OFFSET
00000010 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL__SIZE
00000010 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL__SIZE
00000000 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__OFFSET
00000000 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__OFFSET
00000010 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__SIZE
00000010 a CYFLD_BLE_BLELL_CONNECTION_INTERVAL_VAL__SIZE
00000004 a CYFLD_BLE_BLELL_CORECLK_GATE_EN__OFFSET
00000004 a CYFLD_BLE_BLELL_CORECLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_CORECLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_CORECLK_GATE_EN__SIZE
00000000 a CYFLD_BLE_BLELL_CRC_INIT_H__OFFSET
00000000 a CYFLD_BLE_BLELL_CRC_INIT_H__OFFSET
00000010 a CYFLD_BLE_BLELL_CRC_INIT_H__SIZE
00000010 a CYFLD_BLE_BLELL_CRC_INIT_H__SIZE
00000008 a CYFLD_BLE_BLELL_CRC_INIT_L__OFFSET
00000008 a CYFLD_BLE_BLELL_CRC_INIT_L__OFFSET
00000008 a CYFLD_BLE_BLELL_CRC_INIT_L__SIZE
00000008 a CYFLD_BLE_BLELL_CRC_INIT_L__SIZE
00000008 a CYFLD_BLE_BLELL_CRC_INIT_LOWER__OFFSET
00000008 a CYFLD_BLE_BLELL_CRC_INIT_LOWER__OFFSET
00000008 a CYFLD_BLE_BLELL_CRC_INIT_LOWER__SIZE
00000008 a CYFLD_BLE_BLELL_CRC_INIT_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_CRC_INIT_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_CRC_INIT_UPPER__OFFSET
00000010 a CYFLD_BLE_BLELL_CRC_INIT_UPPER__SIZE
00000010 a CYFLD_BLE_BLELL_CRC_INIT_UPPER__SIZE
0000000c a CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__OFFSET
0000000c a CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__OFFSET
00000004 a CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__SIZE
00000004 a CYFLD_BLE_BLELL_CURRENT_PDU_INDEX__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_H0__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_H0__OFFSET
00000005 a CYFLD_BLE_BLELL_DATA_CHANNELS_H0__SIZE
00000005 a CYFLD_BLE_BLELL_DATA_CHANNELS_H0__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_H1__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_H1__OFFSET
00000005 a CYFLD_BLE_BLELL_DATA_CHANNELS_H1__SIZE
00000005 a CYFLD_BLE_BLELL_DATA_CHANNELS_H1__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_L0__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_L0__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_L0__SIZE
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_L0__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_L1__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_L1__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_L1__SIZE
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_L1__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__SIZE
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_M0__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_M0__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_M0__SIZE
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_M0__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_M1__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_M1__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_M1__SIZE
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_M1__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_MID__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_MID__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_MID__SIZE
00000010 a CYFLD_BLE_BLELL_DATA_CHANNELS_MID__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__OFFSET
00000005 a CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__SIZE
00000005 a CYFLD_BLE_BLELL_DATA_CHANNELS_UPPER__SIZE
00000002 a CYFLD_BLE_BLELL_DATA_LENGTH__OFFSET
00000002 a CYFLD_BLE_BLELL_DATA_LENGTH__OFFSET
00000005 a CYFLD_BLE_BLELL_DATA_LENGTH__SIZE
00000005 a CYFLD_BLE_BLELL_DATA_LENGTH__SIZE
00000004 a CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__OFFSET
00000004 a CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__OFFSET
00000001 a CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__SIZE
00000001 a CYFLD_BLE_BLELL_DATA_LIST_HEAD_UP__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__OFFSET
00000004 a CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__SIZE
00000004 a CYFLD_BLE_BLELL_DATA_LIST_INDEX_LAST_ACK_INDEX__SIZE
00000000 a CYFLD_BLE_BLELL_DATA_PDU_HEADER__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA_PDU_HEADER__OFFSET
00000002 a CYFLD_BLE_BLELL_DATA_PDU_HEADER__SIZE
00000002 a CYFLD_BLE_BLELL_DATA_PDU_HEADER__SIZE
00000000 a CYFLD_BLE_BLELL_DATA0__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA0__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA0__SIZE
00000010 a CYFLD_BLE_BLELL_DATA0__SIZE
00000000 a CYFLD_BLE_BLELL_DATA1__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA1__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA1__SIZE
00000010 a CYFLD_BLE_BLELL_DATA1__SIZE
00000000 a CYFLD_BLE_BLELL_DATA10__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA10__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA10__SIZE
00000010 a CYFLD_BLE_BLELL_DATA10__SIZE
00000000 a CYFLD_BLE_BLELL_DATA11__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA11__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA11__SIZE
00000010 a CYFLD_BLE_BLELL_DATA11__SIZE
00000000 a CYFLD_BLE_BLELL_DATA12__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA12__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA12__SIZE
00000010 a CYFLD_BLE_BLELL_DATA12__SIZE
00000000 a CYFLD_BLE_BLELL_DATA13__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA13__OFFSET
00000008 a CYFLD_BLE_BLELL_DATA13__SIZE
00000008 a CYFLD_BLE_BLELL_DATA13__SIZE
00000000 a CYFLD_BLE_BLELL_DATA2__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA2__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA2__SIZE
00000010 a CYFLD_BLE_BLELL_DATA2__SIZE
00000000 a CYFLD_BLE_BLELL_DATA3__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA3__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA3__SIZE
00000010 a CYFLD_BLE_BLELL_DATA3__SIZE
00000000 a CYFLD_BLE_BLELL_DATA4__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA4__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA4__SIZE
00000010 a CYFLD_BLE_BLELL_DATA4__SIZE
00000000 a CYFLD_BLE_BLELL_DATA5__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA5__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA5__SIZE
00000010 a CYFLD_BLE_BLELL_DATA5__SIZE
00000000 a CYFLD_BLE_BLELL_DATA6__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA6__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA6__SIZE
00000010 a CYFLD_BLE_BLELL_DATA6__SIZE
00000000 a CYFLD_BLE_BLELL_DATA7__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA7__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA7__SIZE
00000010 a CYFLD_BLE_BLELL_DATA7__SIZE
00000000 a CYFLD_BLE_BLELL_DATA8__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA8__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA8__SIZE
00000010 a CYFLD_BLE_BLELL_DATA8__SIZE
00000000 a CYFLD_BLE_BLELL_DATA9__OFFSET
00000000 a CYFLD_BLE_BLELL_DATA9__OFFSET
00000010 a CYFLD_BLE_BLELL_DATA9__SIZE
00000010 a CYFLD_BLE_BLELL_DATA9__SIZE
00000002 a CYFLD_BLE_BLELL_DEC_ENC__OFFSET
00000002 a CYFLD_BLE_BLELL_DEC_ENC__OFFSET
00000001 a CYFLD_BLE_BLELL_DEC_ENC__SIZE
00000001 a CYFLD_BLE_BLELL_DEC_ENC__SIZE
0000000f a CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__OFFSET
0000000f a CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_DEEP_SLEEP_MODE_EN__SIZE
00000000 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__OFFSET
00000000 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__OFFSET
00000010 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__SIZE
00000010 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_H__SIZE
00000000 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__OFFSET
00000000 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__OFFSET
00000010 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__SIZE
00000010 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_L__SIZE
00000000 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__OFFSET
00000000 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__OFFSET
00000010 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__SIZE
00000010 a CYFLD_BLE_BLELL_DEV_PUB_ADDR_M__SIZE
00000000 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__OFFSET
00000000 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__OFFSET
00000010 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__SIZE
00000010 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_H__SIZE
00000000 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__OFFSET
00000000 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__OFFSET
00000010 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__SIZE
00000010 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_L__SIZE
00000000 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__OFFSET
00000000 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__OFFSET
00000010 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__SIZE
00000010 a CYFLD_BLE_BLELL_DEVICE_RAND_ADDR_M__SIZE
00000007 a CYFLD_BLE_BLELL_DIRECTION__OFFSET
00000007 a CYFLD_BLE_BLELL_DIRECTION__OFFSET
00000001 a CYFLD_BLE_BLELL_DIRECTION__SIZE
00000001 a CYFLD_BLE_BLELL_DIRECTION__SIZE
00000008 a CYFLD_BLE_BLELL_DISCON_STATUS__OFFSET
00000008 a CYFLD_BLE_BLELL_DISCON_STATUS__OFFSET
00000003 a CYFLD_BLE_BLELL_DISCON_STATUS__SIZE
00000003 a CYFLD_BLE_BLELL_DISCON_STATUS__SIZE
00000000 a CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__OFFSET
00000000 a CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__OFFSET
00000010 a CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__SIZE
00000010 a CYFLD_BLE_BLELL_DPLL_CORREL_CONFIG__SIZE
00000005 a CYFLD_BLE_BLELL_DSM_INT_EN__OFFSET
00000005 a CYFLD_BLE_BLELL_DSM_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_DSM_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_DSM_INT_EN__SIZE
00000005 a CYFLD_BLE_BLELL_DSM_INTR__OFFSET
00000005 a CYFLD_BLE_BLELL_DSM_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_DSM_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_DSM_INTR__SIZE
0000000a a CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__OFFSET
0000000a a CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__OFFSET
00000006 a CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__SIZE
00000006 a CYFLD_BLE_BLELL_DSM_OFFSET_TO_WAKEUP_INSTANT__SIZE
0000000b a CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__OFFSET
0000000b a CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__OFFSET
00000001 a CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__SIZE
00000001 a CYFLD_BLE_BLELL_DSM_SLOT_VARIANCE__SIZE
00000005 a CYFLD_BLE_BLELL_DUP_FILT_EN__OFFSET
00000005 a CYFLD_BLE_BLELL_DUP_FILT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_DUP_FILT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_DUP_FILT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ECB_CCM__OFFSET
00000001 a CYFLD_BLE_BLELL_ECB_CCM__OFFSET
00000001 a CYFLD_BLE_BLELL_ECB_CCM__SIZE
00000001 a CYFLD_BLE_BLELL_ECB_CCM__SIZE
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ECB_PROC_INTR_EN__SIZE
00000006 a CYFLD_BLE_BLELL_ENC_INT_EN__OFFSET
00000006 a CYFLD_BLE_BLELL_ENC_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_ENC_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_ENC_INT_EN__SIZE
00000006 a CYFLD_BLE_BLELL_ENC_INTR__OFFSET
00000006 a CYFLD_BLE_BLELL_ENC_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_ENC_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_ENC_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_ENC_KEY__OFFSET
00000000 a CYFLD_BLE_BLELL_ENC_KEY__OFFSET
00000010 a CYFLD_BLE_BLELL_ENC_KEY__SIZE
00000010 a CYFLD_BLE_BLELL_ENC_KEY__SIZE
0000000d a CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__OFFSET
0000000d a CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__OFFSET
00000001 a CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__SIZE
00000001 a CYFLD_BLE_BLELL_EXTEND_CU_TX_WIN__SIZE
00000008 a CYFLD_BLE_BLELL_HOP_CH_RX__OFFSET
00000008 a CYFLD_BLE_BLELL_HOP_CH_RX__OFFSET
00000007 a CYFLD_BLE_BLELL_HOP_CH_RX__SIZE
00000007 a CYFLD_BLE_BLELL_HOP_CH_RX__SIZE
00000000 a CYFLD_BLE_BLELL_HOP_CH_TX__OFFSET
00000000 a CYFLD_BLE_BLELL_HOP_CH_TX__OFFSET
00000007 a CYFLD_BLE_BLELL_HOP_CH_TX__SIZE
00000007 a CYFLD_BLE_BLELL_HOP_CH_TX__SIZE
00000000 a CYFLD_BLE_BLELL_HOP_INCREMENT_2__OFFSET
00000000 a CYFLD_BLE_BLELL_HOP_INCREMENT_2__OFFSET
00000005 a CYFLD_BLE_BLELL_HOP_INCREMENT_2__SIZE
00000005 a CYFLD_BLE_BLELL_HOP_INCREMENT_2__SIZE
00000003 a CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__OFFSET
00000003 a CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__OFFSET
00000005 a CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__SIZE
00000005 a CYFLD_BLE_BLELL_HOP_INCREMENT_PARAM__SIZE
00000003 a CYFLD_BLE_BLELL_IN_DATA_CLEAR__OFFSET
00000003 a CYFLD_BLE_BLELL_IN_DATA_CLEAR__OFFSET
00000001 a CYFLD_BLE_BLELL_IN_DATA_CLEAR__SIZE
00000001 a CYFLD_BLE_BLELL_IN_DATA_CLEAR__SIZE
0000000d a CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__OFFSET
0000000d a CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__OFFSET
00000003 a CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__SIZE
00000003 a CYFLD_BLE_BLELL_INIT_CHANNEL_MAP__SIZE
00000002 a CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__OFFSET
00000002 a CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_CLOSE_WINDOW_INR__SIZE
00000003 a CYFLD_BLE_BLELL_INIT_FILT_POLICY__OFFSET
00000003 a CYFLD_BLE_BLELL_INIT_FILT_POLICY__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_FILT_POLICY__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_FILT_POLICY__SIZE
00000002 a CYFLD_BLE_BLELL_INIT_INT_EN__OFFSET
00000002 a CYFLD_BLE_BLELL_INIT_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_INT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__OFFSET
00000000 a CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_INTERVAL_EXPIRE_INTR__SIZE
00000002 a CYFLD_BLE_BLELL_INIT_INTR__OFFSET
00000002 a CYFLD_BLE_BLELL_INIT_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_INIT_NEXT_INSTANT__SIZE
00000000 a CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__OFFSET
00000000 a CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__OFFSET
00000010 a CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__SIZE
00000010 a CYFLD_BLE_BLELL_INIT_SCAN_INTERVAL__SIZE
00000000 a CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__OFFSET
00000000 a CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__OFFSET
00000010 a CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__SIZE
00000010 a CYFLD_BLE_BLELL_INIT_SCAN_WINDOW__SIZE
00000000 a CYFLD_BLE_BLELL_INIT_STRT_EN__OFFSET
00000000 a CYFLD_BLE_BLELL_INIT_STRT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_STRT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_STRT_EN__SIZE
00000002 a CYFLD_BLE_BLELL_INIT_TX_START_INTR__OFFSET
00000002 a CYFLD_BLE_BLELL_INIT_TX_START_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_INIT_TX_START_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_INIT_TX_START_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_IV_MASTER_LOWER__OFFSET
00000000 a CYFLD_BLE_BLELL_IV_MASTER_LOWER__OFFSET
00000010 a CYFLD_BLE_BLELL_IV_MASTER_LOWER__SIZE
00000010 a CYFLD_BLE_BLELL_IV_MASTER_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_IV_MASTER_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_IV_MASTER_UPPER__OFFSET
00000010 a CYFLD_BLE_BLELL_IV_MASTER_UPPER__SIZE
00000010 a CYFLD_BLE_BLELL_IV_MASTER_UPPER__SIZE
00000000 a CYFLD_BLE_BLELL_IV_SLAVE_LOWER__OFFSET
00000000 a CYFLD_BLE_BLELL_IV_SLAVE_LOWER__OFFSET
00000010 a CYFLD_BLE_BLELL_IV_SLAVE_LOWER__SIZE
00000010 a CYFLD_BLE_BLELL_IV_SLAVE_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_IV_SLAVE_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_IV_SLAVE_UPPER__OFFSET
00000010 a CYFLD_BLE_BLELL_IV_SLAVE_UPPER__SIZE
00000010 a CYFLD_BLE_BLELL_IV_SLAVE_UPPER__SIZE
00000000 a CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__OFFSET
00000000 a CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__OFFSET
00000004 a CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__SIZE
00000004 a CYFLD_BLE_BLELL_LIST_INDEX__TX_ACK_3_0__SIZE
00000000 a CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__OFFSET
00000000 a CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__OFFSET
00000004 a CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__SIZE
00000004 a CYFLD_BLE_BLELL_LIST_INDEX__TX_SENT_3_0__SIZE
00000007 a CYFLD_BLE_BLELL_LLH_IDLE__OFFSET
00000007 a CYFLD_BLE_BLELL_LLH_IDLE__OFFSET
00000001 a CYFLD_BLE_BLELL_LLH_IDLE__SIZE
00000001 a CYFLD_BLE_BLELL_LLH_IDLE__SIZE
00000000 a CYFLD_BLE_BLELL_LLID__OFFSET
00000000 a CYFLD_BLE_BLELL_LLID__OFFSET
00000002 a CYFLD_BLE_BLELL_LLID__SIZE
00000002 a CYFLD_BLE_BLELL_LLID__SIZE
00000008 a CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__OFFSET
00000008 a CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__OFFSET
00000001 a CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__SIZE
00000001 a CYFLD_BLE_BLELL_LPO_CLK_FREQ_SEL__SIZE
00000009 a CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__OFFSET
00000009 a CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__OFFSET
00000001 a CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__SIZE
00000001 a CYFLD_BLE_BLELL_LPO_SEL_EXTERNAL__SIZE
00000007 a CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__OFFSET
00000007 a CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__OFFSET
00000001 a CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__SIZE
00000001 a CYFLD_BLE_BLELL_MAP_INDEX__CURR_INDEX__SIZE
00000002 a CYFLD_BLE_BLELL_MAP_UPDT_DONE__OFFSET
00000002 a CYFLD_BLE_BLELL_MAP_UPDT_DONE__OFFSET
00000001 a CYFLD_BLE_BLELL_MAP_UPDT_DONE__SIZE
00000001 a CYFLD_BLE_BLELL_MAP_UPDT_DONE__SIZE
00000002 a CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__OFFSET
00000002 a CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_MAP_UPDT_INT_EN__SIZE
00000005 a CYFLD_BLE_BLELL_MAS_SLV__OFFSET
00000005 a CYFLD_BLE_BLELL_MAS_SLV__OFFSET
00000001 a CYFLD_BLE_BLELL_MAS_SLV__SIZE
00000001 a CYFLD_BLE_BLELL_MAS_SLV__SIZE
0000000e a CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__OFFSET
0000000e a CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__OFFSET
00000001 a CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__SIZE
00000001 a CYFLD_BLE_BLELL_MASK_SUTO_AT_UPDT__SIZE
00000004 a CYFLD_BLE_BLELL_MASTER_CONN_CREATED__OFFSET
00000004 a CYFLD_BLE_BLELL_MASTER_CONN_CREATED__OFFSET
00000001 a CYFLD_BLE_BLELL_MASTER_CONN_CREATED__SIZE
00000001 a CYFLD_BLE_BLELL_MASTER_CONN_CREATED__SIZE
00000006 a CYFLD_BLE_BLELL_MD__OFFSET
00000006 a CYFLD_BLE_BLELL_MD__OFFSET
00000001 a CYFLD_BLE_BLELL_MD__SIZE
00000001 a CYFLD_BLE_BLELL_MD__SIZE
00000008 a CYFLD_BLE_BLELL_MD_BIT_CLEAR__OFFSET
00000008 a CYFLD_BLE_BLELL_MD_BIT_CLEAR__OFFSET
00000001 a CYFLD_BLE_BLELL_MD_BIT_CLEAR__SIZE
00000001 a CYFLD_BLE_BLELL_MD_BIT_CLEAR__SIZE
00000000 a CYFLD_BLE_BLELL_MIC_IN_LOWER__OFFSET
00000000 a CYFLD_BLE_BLELL_MIC_IN_LOWER__OFFSET
00000010 a CYFLD_BLE_BLELL_MIC_IN_LOWER__SIZE
00000010 a CYFLD_BLE_BLELL_MIC_IN_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_MIC_IN_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_MIC_IN_UPPER__OFFSET
00000010 a CYFLD_BLE_BLELL_MIC_IN_UPPER__SIZE
00000010 a CYFLD_BLE_BLELL_MIC_IN_UPPER__SIZE
00000000 a CYFLD_BLE_BLELL_MIC_OUT_LOWER__OFFSET
00000000 a CYFLD_BLE_BLELL_MIC_OUT_LOWER__OFFSET
00000010 a CYFLD_BLE_BLELL_MIC_OUT_LOWER__SIZE
00000010 a CYFLD_BLE_BLELL_MIC_OUT_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_MIC_OUT_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_MIC_OUT_UPPER__OFFSET
00000010 a CYFLD_BLE_BLELL_MIC_OUT_UPPER__SIZE
00000010 a CYFLD_BLE_BLELL_MIC_OUT_UPPER__SIZE
00000000 a CYFLD_BLE_BLELL_NEXT_CE_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_NEXT_CE_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_NEXT_CE_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_NEXT_CE_INSTANT__SIZE
00000000 a CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_NEXT_RESPONSE_INSTANT__SIZE
00000000 a CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_NEXT_SCAN_INSTANT__SIZE
00000000 a CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_NEXT_TIMEOUT_INSTANT__SIZE
00000000 a CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__OFFSET
00000000 a CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__OFFSET
00000010 a CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__SIZE
00000010 a CYFLD_BLE_BLELL_OFFSET_TO_FIRST_EVENT__SIZE
00000000 a CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__OFFSET
00000000 a CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__OFFSET
00000008 a CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__SIZE
00000008 a CYFLD_BLE_BLELL_OSC_STARTUP_DELAY__SIZE
00000000 a CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__OFFSET
00000000 a CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__OFFSET
00000010 a CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__SIZE
00000010 a CYFLD_BLE_BLELL_PACKET_COUNTER_LOWER__SIZE
00000000 a CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__OFFSET
00000000 a CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__OFFSET
00000010 a CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__SIZE
00000010 a CYFLD_BLE_BLELL_PACKET_COUNTER_MIDDLE__SIZE
00000000 a CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__OFFSET
00000000 a CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__OFFSET
00000008 a CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__SIZE
00000008 a CYFLD_BLE_BLELL_PACKET_COUNTER_UPPER__SIZE
00000008 a CYFLD_BLE_BLELL_PAUSE_DATA__OFFSET
00000008 a CYFLD_BLE_BLELL_PAUSE_DATA__OFFSET
00000001 a CYFLD_BLE_BLELL_PAUSE_DATA__SIZE
00000001 a CYFLD_BLE_BLELL_PAUSE_DATA__SIZE
00000002 a CYFLD_BLE_BLELL_PAYLOAD_LENGTH__OFFSET
00000002 a CYFLD_BLE_BLELL_PAYLOAD_LENGTH__OFFSET
00000005 a CYFLD_BLE_BLELL_PAYLOAD_LENGTH__SIZE
00000005 a CYFLD_BLE_BLELL_PAYLOAD_LENGTH__SIZE
00000000 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__OFFSET
00000000 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__OFFSET
00000010 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__SIZE
00000010 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_HIGHER_BITS__SIZE
00000000 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__OFFSET
00000000 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__OFFSET
00000010 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__SIZE
00000010 a CYFLD_BLE_BLELL_PDU_ACCESS_ADDRESS_LOWER_BITS__SIZE
00000000 a CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__OFFSET
00000000 a CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__OFFSET
00000010 a CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__SIZE
00000010 a CYFLD_BLE_BLELL_PDU_RESP_TIME_VAL__SIZE
00000000 a CYFLD_BLE_BLELL_PEER_ADDR_H__OFFSET
00000000 a CYFLD_BLE_BLELL_PEER_ADDR_H__OFFSET
00000010 a CYFLD_BLE_BLELL_PEER_ADDR_H__SIZE
00000010 a CYFLD_BLE_BLELL_PEER_ADDR_H__SIZE
00000000 a CYFLD_BLE_BLELL_PEER_ADDR_L__OFFSET
00000000 a CYFLD_BLE_BLELL_PEER_ADDR_L__OFFSET
00000010 a CYFLD_BLE_BLELL_PEER_ADDR_L__SIZE
00000010 a CYFLD_BLE_BLELL_PEER_ADDR_L__SIZE
00000000 a CYFLD_BLE_BLELL_PEER_ADDR_M__OFFSET
00000000 a CYFLD_BLE_BLELL_PEER_ADDR_M__OFFSET
00000010 a CYFLD_BLE_BLELL_PEER_ADDR_M__SIZE
00000010 a CYFLD_BLE_BLELL_PEER_ADDR_M__SIZE
00000006 a CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__OFFSET
00000006 a CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_PHY_CLK_GATE_EN__SIZE
0000000f a CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__OFFSET
0000000f a CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_PING_NEARLY_EXPIRD_INTR__SIZE
0000000e a CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__OFFSET
0000000e a CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_PING_TIMER_EXPIRD_INTR__SIZE
00000007 a CYFLD_BLE_BLELL_PKT_PAYLOAD__OFFSET
00000007 a CYFLD_BLE_BLELL_PKT_PAYLOAD__OFFSET
00000003 a CYFLD_BLE_BLELL_PKT_PAYLOAD__SIZE
00000003 a CYFLD_BLE_BLELL_PKT_PAYLOAD__SIZE
00000000 a CYFLD_BLE_BLELL_QUICK_TRANSMIT__OFFSET
00000000 a CYFLD_BLE_BLELL_QUICK_TRANSMIT__OFFSET
00000001 a CYFLD_BLE_BLELL_QUICK_TRANSMIT__SIZE
00000001 a CYFLD_BLE_BLELL_QUICK_TRANSMIT__SIZE
0000000f a CYFLD_BLE_BLELL_RCV_TX_ADDR__OFFSET
0000000f a CYFLD_BLE_BLELL_RCV_TX_ADDR__OFFSET
00000001 a CYFLD_BLE_BLELL_RCV_TX_ADDR__SIZE
00000001 a CYFLD_BLE_BLELL_RCV_TX_ADDR__SIZE
0000000c a CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__OFFSET
0000000c a CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__OFFSET
00000004 a CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__SIZE
00000004 a CYFLD_BLE_BLELL_RECEIVE_PACKET_COUNT__SIZE
00000008 a CYFLD_BLE_BLELL_RX_ADDR__OFFSET
00000008 a CYFLD_BLE_BLELL_RX_ADDR__OFFSET
00000001 a CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__OFFSET
00000001 a CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__OFFSET
00000001 a CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__SIZE
00000001 a CYFLD_BLE_BLELL_RX_ADDR__RX_TX_ADDR__SIZE
00000001 a CYFLD_BLE_BLELL_RX_ADDR__SIZE
00000001 a CYFLD_BLE_BLELL_RX_ADDR__SIZE
00000009 a CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__OFFSET
00000009 a CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_RX_BAD_PDU_INT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_RX_EN_DELAY__OFFSET
00000000 a CYFLD_BLE_BLELL_RX_EN_DELAY__OFFSET
00000008 a CYFLD_BLE_BLELL_RX_EN_DELAY__SIZE
00000008 a CYFLD_BLE_BLELL_RX_EN_DELAY__SIZE
00000008 a CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__OFFSET
00000008 a CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_RX_GOOD_PDU_INT_EN__SIZE
00000004 a CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__OFFSET
00000004 a CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__OFFSET
00000004 a CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__SIZE
00000004 a CYFLD_BLE_BLELL_RX_INTR_THRESHOLD__SIZE
00000000 a CYFLD_BLE_BLELL_RX_PACKET_COUNT__OFFSET
00000000 a CYFLD_BLE_BLELL_RX_PACKET_COUNT__OFFSET
00000010 a CYFLD_BLE_BLELL_RX_PACKET_COUNT__SIZE
00000010 a CYFLD_BLE_BLELL_RX_PACKET_COUNT__SIZE
0000000b a CYFLD_BLE_BLELL_RX_PDU_STATUS__OFFSET
0000000b a CYFLD_BLE_BLELL_RX_PDU_STATUS__OFFSET
00000003 a CYFLD_BLE_BLELL_RX_PDU_STATUS__SIZE
00000003 a CYFLD_BLE_BLELL_RX_PDU_STATUS__SIZE
00000000 a CYFLD_BLE_BLELL_RX_PKT_LIMIT__OFFSET
00000000 a CYFLD_BLE_BLELL_RX_PKT_LIMIT__OFFSET
00000004 a CYFLD_BLE_BLELL_RX_PKT_LIMIT__SIZE
00000004 a CYFLD_BLE_BLELL_RX_PKT_LIMIT__SIZE
00000000 a CYFLD_BLE_BLELL_RXON_DELAY__OFFSET
00000000 a CYFLD_BLE_BLELL_RXON_DELAY__OFFSET
00000008 a CYFLD_BLE_BLELL_RXON_DELAY__SIZE
00000008 a CYFLD_BLE_BLELL_RXON_DELAY__SIZE
00000005 a CYFLD_BLE_BLELL_SCA_2__OFFSET
00000005 a CYFLD_BLE_BLELL_SCA_2__OFFSET
00000003 a CYFLD_BLE_BLELL_SCA_2__SIZE
00000003 a CYFLD_BLE_BLELL_SCA_2__SIZE
00000000 a CYFLD_BLE_BLELL_SCA_PARAM__OFFSET
00000000 a CYFLD_BLE_BLELL_SCA_PARAM__OFFSET
00000003 a CYFLD_BLE_BLELL_SCA_PARAM__SIZE
00000003 a CYFLD_BLE_BLELL_SCA_PARAM__SIZE
0000000d a CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__OFFSET
0000000d a CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__OFFSET
00000003 a CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__SIZE
00000003 a CYFLD_BLE_BLELL_SCAN_CHANNEL_MAP__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_CLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_CLOSE_INTR__SIZE
00000003 a CYFLD_BLE_BLELL_SCAN_FILT_POLICY__OFFSET
00000003 a CYFLD_BLE_BLELL_SCAN_FILT_POLICY__OFFSET
00000002 a CYFLD_BLE_BLELL_SCAN_FILT_POLICY__SIZE
00000002 a CYFLD_BLE_BLELL_SCAN_FILT_POLICY__SIZE
00000000 a CYFLD_BLE_BLELL_SCAN_INTERVAL__OFFSET
00000000 a CYFLD_BLE_BLELL_SCAN_INTERVAL__OFFSET
00000010 a CYFLD_BLE_BLELL_SCAN_INTERVAL__SIZE
00000010 a CYFLD_BLE_BLELL_SCAN_INTERVAL__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_INTR__SIZE
00000008 a CYFLD_BLE_BLELL_SCAN_ON__OFFSET
00000008 a CYFLD_BLE_BLELL_SCAN_ON__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_ON__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_ON__SIZE
00000004 a CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__OFFSET
00000004 a CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_REQ_RX_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_SCAN_RSP_DATA__OFFSET
00000000 a CYFLD_BLE_BLELL_SCAN_RSP_DATA__OFFSET
00000010 a CYFLD_BLE_BLELL_SCAN_RSP_DATA__SIZE
00000010 a CYFLD_BLE_BLELL_SCAN_RSP_DATA__SIZE
00000004 a CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__OFFSET
00000004 a CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_RSP_RX_INTR__SIZE
00000003 a CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__OFFSET
00000003 a CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_RSP_TX_INTR__SIZE
00000000 a CYFLD_BLE_BLELL_SCAN_STRT_INTR__OFFSET
00000000 a CYFLD_BLE_BLELL_SCAN_STRT_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_STRT_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_STRT_INTR__SIZE
00000002 a CYFLD_BLE_BLELL_SCAN_TX_INTR__OFFSET
00000002 a CYFLD_BLE_BLELL_SCAN_TX_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_TX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_TX_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SCAN_TYPE__OFFSET
00000001 a CYFLD_BLE_BLELL_SCAN_TYPE__OFFSET
00000002 a CYFLD_BLE_BLELL_SCAN_TYPE__SIZE
00000002 a CYFLD_BLE_BLELL_SCAN_TYPE__SIZE
00000000 a CYFLD_BLE_BLELL_SCAN_WINDOW__OFFSET
00000000 a CYFLD_BLE_BLELL_SCAN_WINDOW__OFFSET
00000010 a CYFLD_BLE_BLELL_SCAN_WINDOW__SIZE
00000010 a CYFLD_BLE_BLELL_SCAN_WINDOW__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_CLOSE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_CLOSE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_CLOSE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_CLOSE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_INT_EN__SIZE
00000004 a CYFLD_BLE_BLELL_SCN_RSP_RX_EN__OFFSET
00000004 a CYFLD_BLE_BLELL_SCN_RSP_RX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_RSP_RX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_RSP_RX_EN__SIZE
00000003 a CYFLD_BLE_BLELL_SCN_RSP_TX_EN__OFFSET
00000003 a CYFLD_BLE_BLELL_SCN_RSP_TX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_RSP_TX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_RSP_TX_EN__SIZE
00000000 a CYFLD_BLE_BLELL_SCN_STRT_EN__OFFSET
00000000 a CYFLD_BLE_BLELL_SCN_STRT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_STRT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_STRT_EN__SIZE
00000002 a CYFLD_BLE_BLELL_SCN_TX_EN__OFFSET
00000002 a CYFLD_BLE_BLELL_SCN_TX_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SCN_TX_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SCN_TX_EN__SIZE
00000007 a CYFLD_BLE_BLELL_SET_CLEAR__OFFSET
00000007 a CYFLD_BLE_BLELL_SET_CLEAR__OFFSET
00000001 a CYFLD_BLE_BLELL_SET_CLEAR__SIZE
00000001 a CYFLD_BLE_BLELL_SET_CLEAR__SIZE
00000000 a CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__OFFSET
00000000 a CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__OFFSET
00000010 a CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__SIZE
00000010 a CYFLD_BLE_BLELL_SL_CONN_INTERVAL_VAL__SIZE
00000001 a CYFLD_BLE_BLELL_SL_DSM_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SL_DSM_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SL_DSM_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SL_DSM_EN__SIZE
00000000 a CYFLD_BLE_BLELL_SLAVE_LATENCY__OFFSET
00000000 a CYFLD_BLE_BLELL_SLAVE_LATENCY__OFFSET
00000010 a CYFLD_BLE_BLELL_SLAVE_LATENCY__SIZE
00000010 a CYFLD_BLE_BLELL_SLAVE_LATENCY__SIZE
00000000 a CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__OFFSET
00000000 a CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__OFFSET
00000010 a CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__SIZE
00000010 a CYFLD_BLE_BLELL_SLAVE_LATENCY_VAL__SIZE
00000008 a CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__OFFSET
00000008 a CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__OFFSET
00000008 a CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__SIZE
00000008 a CYFLD_BLE_BLELL_SLAVE_TIME_ADJ_VAL__SIZE
00000000 a CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__OFFSET
00000000 a CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__OFFSET
00000008 a CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__SIZE
00000008 a CYFLD_BLE_BLELL_SLAVE_TIME_SET_VAL__SIZE
0000000e a CYFLD_BLE_BLELL_SLEEP_MODE_EN__OFFSET
0000000e a CYFLD_BLE_BLELL_SLEEP_MODE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SLEEP_MODE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SLEEP_MODE_EN__SIZE
00000006 a CYFLD_BLE_BLELL_SLV_CONNECTED__OFFSET
00000006 a CYFLD_BLE_BLELL_SLV_CONNECTED__OFFSET
00000001 a CYFLD_BLE_BLELL_SLV_CONNECTED__SIZE
00000001 a CYFLD_BLE_BLELL_SLV_CONNECTED__SIZE
00000006 a CYFLD_BLE_BLELL_SLV_CONNECTED_EN__OFFSET
00000006 a CYFLD_BLE_BLELL_SLV_CONNECTED_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SLV_CONNECTED_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SLV_CONNECTED_EN__SIZE
0000000c a CYFLD_BLE_BLELL_SLV_MD_CONFIG__OFFSET
0000000c a CYFLD_BLE_BLELL_SLV_MD_CONFIG__OFFSET
00000001 a CYFLD_BLE_BLELL_SLV_MD_CONFIG__SIZE
00000001 a CYFLD_BLE_BLELL_SLV_MD_CONFIG__SIZE
00000000 a CYFLD_BLE_BLELL_SLV_WIN_ADJ__OFFSET
00000000 a CYFLD_BLE_BLELL_SLV_WIN_ADJ__OFFSET
0000000b a CYFLD_BLE_BLELL_SLV_WIN_ADJ__SIZE
0000000b a CYFLD_BLE_BLELL_SLV_WIN_ADJ__SIZE
0000000a a CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__OFFSET
0000000a a CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SM_AUTO_WKUP_EN__SIZE
00000004 a CYFLD_BLE_BLELL_SM_INT_EN__OFFSET
00000004 a CYFLD_BLE_BLELL_SM_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SM_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SM_INT_EN__SIZE
00000004 a CYFLD_BLE_BLELL_SM_INTR__OFFSET
00000004 a CYFLD_BLE_BLELL_SM_INTR__OFFSET
00000001 a CYFLD_BLE_BLELL_SM_INTR__SIZE
00000001 a CYFLD_BLE_BLELL_SM_INTR__SIZE
0000000c a CYFLD_BLE_BLELL_SM_INTR_EN__OFFSET
0000000c a CYFLD_BLE_BLELL_SM_INTR_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SM_INTR_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SM_INTR_EN__SIZE
00000003 a CYFLD_BLE_BLELL_START_CE__OFFSET
00000003 a CYFLD_BLE_BLELL_START_CE__OFFSET
00000001 a CYFLD_BLE_BLELL_START_CE__SIZE
00000001 a CYFLD_BLE_BLELL_START_CE__SIZE
00000003 a CYFLD_BLE_BLELL_START_CE_INT_EN__OFFSET
00000003 a CYFLD_BLE_BLELL_START_CE_INT_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_START_CE_INT_EN__SIZE
00000001 a CYFLD_BLE_BLELL_START_CE_INT_EN__SIZE
00000000 a CYFLD_BLE_BLELL_START_PROC__OFFSET
00000000 a CYFLD_BLE_BLELL_START_PROC__OFFSET
00000001 a CYFLD_BLE_BLELL_START_PROC__SIZE
00000001 a CYFLD_BLE_BLELL_START_PROC__SIZE
00000000 a CYFLD_BLE_BLELL_STEPDN__OFFSET
00000000 a CYFLD_BLE_BLELL_STEPDN__OFFSET
00000004 a CYFLD_BLE_BLELL_STEPDN__SIZE
00000004 a CYFLD_BLE_BLELL_STEPDN__SIZE
00000004 a CYFLD_BLE_BLELL_STEPUP__OFFSET
00000004 a CYFLD_BLE_BLELL_STEPUP__OFFSET
00000004 a CYFLD_BLE_BLELL_STEPUP__SIZE
00000004 a CYFLD_BLE_BLELL_STEPUP__SIZE
00000000 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__OFFSET
00000000 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__OFFSET
00000010 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__SIZE
00000010 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT__SIZE
00000000 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__OFFSET
00000000 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__OFFSET
00000010 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__SIZE
00000010 a CYFLD_BLE_BLELL_SUPERVISION_TIMEOUT_VAL__SIZE
00000005 a CYFLD_BLE_BLELL_SYSCLK_GATE_EN__OFFSET
00000005 a CYFLD_BLE_BLELL_SYSCLK_GATE_EN__OFFSET
00000001 a CYFLD_BLE_BLELL_SYSCLK_GATE_EN__SIZE
00000001 a CYFLD_BLE_BLELL_SYSCLK_GATE_EN__SIZE
00000000 a CYFLD_BLE_BLELL_TEST_FREQUENCY__OFFSET
00000000 a CYFLD_BLE_BLELL_TEST_FREQUENCY__OFFSET
00000006 a CYFLD_BLE_BLELL_TEST_FREQUENCY__SIZE
00000006 a CYFLD_BLE_BLELL_TEST_FREQUENCY__SIZE
0000000a a CYFLD_BLE_BLELL_TEST_LENGTH__OFFSET
0000000a a CYFLD_BLE_BLELL_TEST_LENGTH__OFFSET
00000006 a CYFLD_BLE_BLELL_TEST_LENGTH__SIZE
00000006 a CYFLD_BLE_BLELL_TEST_LENGTH__SIZE
00000006 a CYFLD_BLE_BLELL_TEST_TYPE__OFFSET
00000006 a CYFLD_BLE_BLELL_TEST_TYPE__OFFSET
00000001 a CYFLD_BLE_BLELL_TEST_TYPE__SIZE
00000001 a CYFLD_BLE_BLELL_TEST_TYPE__SIZE
00000000 a CYFLD_BLE_BLELL_TIM_REF_CLOCK__OFFSET
00000000 a CYFLD_BLE_BLELL_TIM_REF_CLOCK__OFFSET
00000010 a CYFLD_BLE_BLELL_TIM_REF_CLOCK__SIZE
00000010 a CYFLD_BLE_BLELL_TIM_REF_CLOCK__SIZE
00000004 a CYFLD_BLE_BLELL_TX_ACK_4__OFFSET
00000004 a CYFLD_BLE_BLELL_TX_ACK_4__OFFSET
00000001 a CYFLD_BLE_BLELL_TX_ACK_4__SIZE
00000001 a CYFLD_BLE_BLELL_TX_ACK_4__SIZE
00000000 a CYFLD_BLE_BLELL_TX_ADDR__OFFSET
00000000 a CYFLD_BLE_BLELL_TX_ADDR__OFFSET
00000001 a CYFLD_BLE_BLELL_TX_ADDR__SIZE
00000001 a CYFLD_BLE_BLELL_TX_ADDR__SIZE
00000008 a CYFLD_BLE_BLELL_TX_EN_DELAY__OFFSET
00000008 a CYFLD_BLE_BLELL_TX_EN_DELAY__OFFSET
00000008 a CYFLD_BLE_BLELL_TX_EN_DELAY__SIZE
00000008 a CYFLD_BLE_BLELL_TX_EN_DELAY__SIZE
00000004 a CYFLD_BLE_BLELL_TX_SENT_4__OFFSET
00000004 a CYFLD_BLE_BLELL_TX_SENT_4__OFFSET
00000001 a CYFLD_BLE_BLELL_TX_SENT_4__SIZE
00000001 a CYFLD_BLE_BLELL_TX_SENT_4__SIZE
00000000 a CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__OFFSET
00000000 a CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__OFFSET
00000010 a CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__SIZE
00000010 a CYFLD_BLE_BLELL_TX_WINDOW_OFFSET__SIZE
00000000 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE__OFFSET
00000000 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE__OFFSET
00000008 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE__SIZE
00000008 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE__SIZE
00000000 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__OFFSET
00000000 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__OFFSET
00000008 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__SIZE
00000008 a CYFLD_BLE_BLELL_TX_WINDOW_SIZE_VAL__SIZE
00000000 a CYFLD_BLE_BLELL_TXEN_EXT_DELAY__OFFSET
00000000 a CYFLD_BLE_BLELL_TXEN_EXT_DELAY__OFFSET
00000005 a CYFLD_BLE_BLELL_TXEN_EXT_DELAY__SIZE
00000005 a CYFLD_BLE_BLELL_TXEN_EXT_DELAY__SIZE
00000008 a CYFLD_BLE_BLELL_TXON_DELAY__OFFSET
00000008 a CYFLD_BLE_BLELL_TXON_DELAY__OFFSET
00000008 a CYFLD_BLE_BLELL_TXON_DELAY__SIZE
00000008 a CYFLD_BLE_BLELL_TXON_DELAY__SIZE
00000000 a CYFLD_BLE_BLELL_WAKEUP_INSTANT__OFFSET
00000000 a CYFLD_BLE_BLELL_WAKEUP_INSTANT__OFFSET
00000010 a CYFLD_BLE_BLELL_WAKEUP_INSTANT__SIZE
00000010 a CYFLD_BLE_BLELL_WAKEUP_INSTANT__SIZE
00000008 a CYFLD_BLE_BLELL_WINDOW_MIN_FW__OFFSET
00000008 a CYFLD_BLE_BLELL_WINDOW_MIN_FW__OFFSET
00000008 a CYFLD_BLE_BLELL_WINDOW_MIN_FW__SIZE
00000008 a CYFLD_BLE_BLELL_WINDOW_MIN_FW__SIZE
00000000 a CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__OFFSET
00000000 a CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__OFFSET
0000000c a CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__SIZE
0000000c a CYFLD_BLE_BLELL_WINDOW_WIDEN_INTVL__SIZE
00000000 a CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__OFFSET
00000000 a CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__OFFSET
0000000c a CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__SIZE
0000000c a CYFLD_BLE_BLELL_WINDOW_WIDEN_WINOFF__SIZE
00000000 a CYFLD_BLE_BLELL_WL_ADDR_TYPE__OFFSET
00000000 a CYFLD_BLE_BLELL_WL_ADDR_TYPE__OFFSET
00000008 a CYFLD_BLE_BLELL_WL_ADDR_TYPE__SIZE
00000008 a CYFLD_BLE_BLELL_WL_ADDR_TYPE__SIZE
00000000 a CYFLD_BLE_BLELL_WL_BASE_ADDR__OFFSET
00000000 a CYFLD_BLE_BLELL_WL_BASE_ADDR__OFFSET
00000010 a CYFLD_BLE_BLELL_WL_BASE_ADDR__SIZE
00000010 a CYFLD_BLE_BLELL_WL_BASE_ADDR__SIZE
00000000 a CYFLD_BLE_BLELL_WL_ENABLE__OFFSET
00000000 a CYFLD_BLE_BLELL_WL_ENABLE__OFFSET
00000008 a CYFLD_BLE_BLELL_WL_ENABLE__SIZE
00000008 a CYFLD_BLE_BLELL_WL_ENABLE__SIZE
00000002 a CYFLD_BLE_BLERD_ACAP_BIAS_SEL__OFFSET
00000002 a CYFLD_BLE_BLERD_ACAP_BIAS_SEL__OFFSET
00000002 a CYFLD_BLE_BLERD_ACAP_BIAS_SEL__SIZE
00000002 a CYFLD_BLE_BLERD_ACAP_BIAS_SEL__SIZE
00000000 a CYFLD_BLE_BLERD_ADC_1__OFFSET
00000000 a CYFLD_BLE_BLERD_ADC_1__OFFSET
00000020 a CYFLD_BLE_BLERD_ADC_1__SIZE
00000020 a CYFLD_BLE_BLERD_ADC_1__SIZE
00000000 a CYFLD_BLE_BLERD_ADC_2__OFFSET
00000000 a CYFLD_BLE_BLERD_ADC_2__OFFSET
00000020 a CYFLD_BLE_BLERD_ADC_2__SIZE
00000020 a CYFLD_BLE_BLERD_ADC_2__SIZE
00000000 a CYFLD_BLE_BLERD_ADC_3__OFFSET
00000000 a CYFLD_BLE_BLERD_ADC_3__OFFSET
00000020 a CYFLD_BLE_BLERD_ADC_3__SIZE
00000020 a CYFLD_BLE_BLERD_ADC_3__SIZE
00000000 a CYFLD_BLE_BLERD_ADC_4__OFFSET
00000000 a CYFLD_BLE_BLERD_ADC_4__OFFSET
00000020 a CYFLD_BLE_BLERD_ADC_4__SIZE
00000020 a CYFLD_BLE_BLERD_ADC_4__SIZE
00000009 a CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__OFFSET
00000009 a CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__SIZE
00000001 a CYFLD_BLE_BLERD_ADC_DC_CAPTURE_EN__SIZE
0000000f a CYFLD_BLE_BLERD_ADC_DFT_EN__OFFSET
0000000f a CYFLD_BLE_BLERD_ADC_DFT_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_ADC_DFT_EN__SIZE
00000001 a CYFLD_BLE_BLERD_ADC_DFT_EN__SIZE
0000000d a CYFLD_BLE_BLERD_ADC_DFT_MODE__OFFSET
0000000d a CYFLD_BLE_BLERD_ADC_DFT_MODE__OFFSET
00000002 a CYFLD_BLE_BLERD_ADC_DFT_MODE__SIZE
00000002 a CYFLD_BLE_BLERD_ADC_DFT_MODE__SIZE
00000009 a CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__OFFSET
00000009 a CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__SIZE
00000001 a CYFLD_BLE_BLERD_ADC_FULL_SWING_DETECT_EN__SIZE
00000009 a CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__OFFSET
00000009 a CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__SIZE
00000001 a CYFLD_BLE_BLERD_ADC_FULL_SWING_MONI_EN__SIZE
00000006 a CYFLD_BLE_BLERD_ADC_IQ_INVERSE__OFFSET
00000006 a CYFLD_BLE_BLERD_ADC_IQ_INVERSE__OFFSET
00000001 a CYFLD_BLE_BLERD_ADC_IQ_INVERSE__SIZE
00000001 a CYFLD_BLE_BLERD_ADC_IQ_INVERSE__SIZE
0000000b a CYFLD_BLE_BLERD_ADC_PWR_EST_EN__OFFSET
0000000b a CYFLD_BLE_BLERD_ADC_PWR_EST_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_ADC_PWR_EST_EN__SIZE
00000001 a CYFLD_BLE_BLERD_ADC_PWR_EST_EN__SIZE
0000000e a CYFLD_BLE_BLERD_ADCDFT_SEL__OFFSET
0000000e a CYFLD_BLE_BLERD_ADCDFT_SEL__OFFSET
00000001 a CYFLD_BLE_BLERD_ADCDFT_SEL__SIZE
00000001 a CYFLD_BLE_BLERD_ADCDFT_SEL__SIZE
00000002 a CYFLD_BLE_BLERD_AGC_DISABLE__OFFSET
00000002 a CYFLD_BLE_BLERD_AGC_DISABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_AGC_DISABLE__SIZE
00000001 a CYFLD_BLE_BLERD_AGC_DISABLE__SIZE
0000000e a CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__OFFSET
0000000e a CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__OFFSET
00000002 a CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__SIZE
00000002 a CYFLD_BLE_BLERD_AGC_GAIN_INC_TIMES_THRES__SIZE
0000000e a CYFLD_BLE_BLERD_AGC_RST_DLY__OFFSET
0000000e a CYFLD_BLE_BLERD_AGC_RST_DLY__OFFSET
00000002 a CYFLD_BLE_BLERD_AGC_RST_DLY__SIZE
00000002 a CYFLD_BLE_BLERD_AGC_RST_DLY__SIZE
00000000 a CYFLD_BLE_BLERD_AGC0_18__OFFSET
00000000 a CYFLD_BLE_BLERD_AGC0_18__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC0_18__SIZE
00000006 a CYFLD_BLE_BLERD_AGC0_18__SIZE
00000008 a CYFLD_BLE_BLERD_AGC18_0__OFFSET
00000008 a CYFLD_BLE_BLERD_AGC18_0__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC18_0__SIZE
00000006 a CYFLD_BLE_BLERD_AGC18_0__SIZE
00000000 a CYFLD_BLE_BLERD_AGC18_36__OFFSET
00000000 a CYFLD_BLE_BLERD_AGC18_36__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC18_36__SIZE
00000006 a CYFLD_BLE_BLERD_AGC18_36__SIZE
00000008 a CYFLD_BLE_BLERD_AGC36_18__OFFSET
00000008 a CYFLD_BLE_BLERD_AGC36_18__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC36_18__SIZE
00000006 a CYFLD_BLE_BLERD_AGC36_18__SIZE
00000000 a CYFLD_BLE_BLERD_AGC36_48__OFFSET
00000000 a CYFLD_BLE_BLERD_AGC36_48__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC36_48__SIZE
00000006 a CYFLD_BLE_BLERD_AGC36_48__SIZE
00000008 a CYFLD_BLE_BLERD_AGC48_36__OFFSET
00000008 a CYFLD_BLE_BLERD_AGC48_36__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC48_36__SIZE
00000006 a CYFLD_BLE_BLERD_AGC48_36__SIZE
00000000 a CYFLD_BLE_BLERD_AGC48_60__OFFSET
00000000 a CYFLD_BLE_BLERD_AGC48_60__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC48_60__SIZE
00000006 a CYFLD_BLE_BLERD_AGC48_60__SIZE
00000008 a CYFLD_BLE_BLERD_AGC60_48__OFFSET
00000008 a CYFLD_BLE_BLERD_AGC60_48__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC60_48__SIZE
00000006 a CYFLD_BLE_BLERD_AGC60_48__SIZE
00000000 a CYFLD_BLE_BLERD_AGC60_66__OFFSET
00000000 a CYFLD_BLE_BLERD_AGC60_66__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC60_66__SIZE
00000006 a CYFLD_BLE_BLERD_AGC60_66__SIZE
00000008 a CYFLD_BLE_BLERD_AGC66_60__OFFSET
00000008 a CYFLD_BLE_BLERD_AGC66_60__OFFSET
00000006 a CYFLD_BLE_BLERD_AGC66_60__SIZE
00000006 a CYFLD_BLE_BLERD_AGC66_60__SIZE
0000000c a CYFLD_BLE_BLERD_BALUN_CTUNE__OFFSET
0000000c a CYFLD_BLE_BLERD_BALUN_CTUNE__OFFSET
00000001 a CYFLD_BLE_BLERD_BALUN_CTUNE__SIZE
00000001 a CYFLD_BLE_BLERD_BALUN_CTUNE__SIZE
0000000b a CYFLD_BLE_BLERD_BALUN_HFLDO__OFFSET
0000000b a CYFLD_BLE_BLERD_BALUN_HFLDO__OFFSET
00000001 a CYFLD_BLE_BLERD_BALUN_HFLDO__SIZE
00000001 a CYFLD_BLE_BLERD_BALUN_HFLDO__SIZE
00000000 a CYFLD_BLE_BLERD_BB_BYPASS__OFFSET
00000000 a CYFLD_BLE_BLERD_BB_BYPASS__OFFSET
00000010 a CYFLD_BLE_BLERD_BB_BYPASS__SIZE
00000010 a CYFLD_BLE_BLERD_BB_BYPASS__SIZE
00000000 a CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__OFFSET
00000000 a CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__OFFSET
00000001 a CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__SIZE
00000001 a CYFLD_BLE_BLERD_BB_FPUP_XO_BUF_ALL__SIZE
00000004 a CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__OFFSET
00000004 a CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__OFFSET
00000001 a CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__SIZE
00000001 a CYFLD_BLE_BLERD_BB_RCCAL_BLOCK__SIZE
00000002 a CYFLD_BLE_BLERD_BB_XO_BUF_ADC__OFFSET
00000002 a CYFLD_BLE_BLERD_BB_XO_BUF_ADC__OFFSET
00000001 a CYFLD_BLE_BLERD_BB_XO_BUF_ADC__SIZE
00000001 a CYFLD_BLE_BLERD_BB_XO_BUF_ADC__SIZE
00000003 a CYFLD_BLE_BLERD_BB_XO_BUF_SY__OFFSET
00000003 a CYFLD_BLE_BLERD_BB_XO_BUF_SY__OFFSET
00000001 a CYFLD_BLE_BLERD_BB_XO_BUF_SY__SIZE
00000001 a CYFLD_BLE_BLERD_BB_XO_BUF_SY__SIZE
00000000 a CYFLD_BLE_BLERD_BUMP_BALUM_HF__OFFSET
00000000 a CYFLD_BLE_BLERD_BUMP_BALUM_HF__OFFSET
00000003 a CYFLD_BLE_BLERD_BUMP_BALUM_HF__SIZE
00000003 a CYFLD_BLE_BLERD_BUMP_BALUM_HF__SIZE
0000000b a CYFLD_BLE_BLERD_BUMP_RTUNE__OFFSET
0000000b a CYFLD_BLE_BLERD_BUMP_RTUNE__OFFSET
00000002 a CYFLD_BLE_BLERD_BUMP_RTUNE__SIZE
00000002 a CYFLD_BLE_BLERD_BUMP_RTUNE__SIZE
00000000 a CYFLD_BLE_BLERD_BUMP_RX_CTUNE__OFFSET
00000000 a CYFLD_BLE_BLERD_BUMP_RX_CTUNE__OFFSET
00000004 a CYFLD_BLE_BLERD_BUMP_RX_CTUNE__SIZE
00000004 a CYFLD_BLE_BLERD_BUMP_RX_CTUNE__SIZE
00000009 a CYFLD_BLE_BLERD_BUMP_SY_FFFB__OFFSET
00000009 a CYFLD_BLE_BLERD_BUMP_SY_FFFB__OFFSET
00000003 a CYFLD_BLE_BLERD_BUMP_SY_FFFB__SIZE
00000003 a CYFLD_BLE_BLERD_BUMP_SY_FFFB__SIZE
00000007 a CYFLD_BLE_BLERD_BUMP_SY_LHV__OFFSET
00000007 a CYFLD_BLE_BLERD_BUMP_SY_LHV__OFFSET
00000002 a CYFLD_BLE_BLERD_BUMP_SY_LHV__SIZE
00000002 a CYFLD_BLE_BLERD_BUMP_SY_LHV__SIZE
00000005 a CYFLD_BLE_BLERD_BUMP_SY_LOPATH__OFFSET
00000005 a CYFLD_BLE_BLERD_BUMP_SY_LOPATH__OFFSET
00000002 a CYFLD_BLE_BLERD_BUMP_SY_LOPATH__SIZE
00000002 a CYFLD_BLE_BLERD_BUMP_SY_LOPATH__SIZE
00000003 a CYFLD_BLE_BLERD_BUMP_SY_VCO__OFFSET
00000003 a CYFLD_BLE_BLERD_BUMP_SY_VCO__OFFSET
00000002 a CYFLD_BLE_BLERD_BUMP_SY_VCO__SIZE
00000002 a CYFLD_BLE_BLERD_BUMP_SY_VCO__SIZE
00000004 a CYFLD_BLE_BLERD_BUMP_TX_CTUNE__OFFSET
00000004 a CYFLD_BLE_BLERD_BUMP_TX_CTUNE__OFFSET
00000004 a CYFLD_BLE_BLERD_BUMP_TX_CTUNE__SIZE
00000004 a CYFLD_BLE_BLERD_BUMP_TX_CTUNE__SIZE
00000008 a CYFLD_BLE_BLERD_BUMP_VTUNE__OFFSET
00000008 a CYFLD_BLE_BLERD_BUMP_VTUNE__OFFSET
00000003 a CYFLD_BLE_BLERD_BUMP_VTUNE__SIZE
00000003 a CYFLD_BLE_BLERD_BUMP_VTUNE__SIZE
0000000a a CYFLD_BLE_BLERD_BURNIN_CLK_EN__OFFSET
0000000a a CYFLD_BLE_BLERD_BURNIN_CLK_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_BURNIN_CLK_EN__SIZE
00000001 a CYFLD_BLE_BLERD_BURNIN_CLK_EN__SIZE
0000000e a CYFLD_BLE_BLERD_BWCTRL__OFFSET
0000000e a CYFLD_BLE_BLERD_BWCTRL__OFFSET
00000002 a CYFLD_BLE_BLERD_BWCTRL__SIZE
00000002 a CYFLD_BLE_BLERD_BWCTRL__SIZE
00000003 a CYFLD_BLE_BLERD_CBPF__OFFSET
00000003 a CYFLD_BLE_BLERD_CBPF__OFFSET
00000003 a CYFLD_BLE_BLERD_CBPF__SIZE
00000003 a CYFLD_BLE_BLERD_CBPF__SIZE
0000000b a CYFLD_BLE_BLERD_CBPF_CODE__OFFSET
0000000b a CYFLD_BLE_BLERD_CBPF_CODE__OFFSET
00000002 a CYFLD_BLE_BLERD_CBPF_CODE__SIZE
00000002 a CYFLD_BLE_BLERD_CBPF_CODE__SIZE
0000000b a CYFLD_BLE_BLERD_CBPF_GAIN__OFFSET
0000000b a CYFLD_BLE_BLERD_CBPF_GAIN__OFFSET
00000002 a CYFLD_BLE_BLERD_CBPF_GAIN__SIZE
00000002 a CYFLD_BLE_BLERD_CBPF_GAIN__SIZE
00000008 a CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__OFFSET
00000008 a CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__SIZE
00000001 a CYFLD_BLE_BLERD_CBPF_HIZ_ENABLE__SIZE
00000004 a CYFLD_BLE_BLERD_CBPF_IBIAS__OFFSET
00000004 a CYFLD_BLE_BLERD_CBPF_IBIAS__OFFSET
00000002 a CYFLD_BLE_BLERD_CBPF_IBIAS__SIZE
00000002 a CYFLD_BLE_BLERD_CBPF_IBIAS__SIZE
00000001 a CYFLD_BLE_BLERD_CHECK_SAT_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_CHECK_SAT_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_CHECK_SAT_EN__SIZE
00000001 a CYFLD_BLE_BLERD_CHECK_SAT_EN__SIZE
00000004 a CYFLD_BLE_BLERD_CLKGATING_DISABLE__OFFSET
00000004 a CYFLD_BLE_BLERD_CLKGATING_DISABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_CLKGATING_DISABLE__SIZE
00000001 a CYFLD_BLE_BLERD_CLKGATING_DISABLE__SIZE
00000008 a CYFLD_BLE_BLERD_CLKNC_MODE__OFFSET
00000008 a CYFLD_BLE_BLERD_CLKNC_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_CLKNC_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_CLKNC_MODE__SIZE
0000000d a CYFLD_BLE_BLERD_CNT_POLARITY__OFFSET
0000000d a CYFLD_BLE_BLERD_CNT_POLARITY__OFFSET
00000001 a CYFLD_BLE_BLERD_CNT_POLARITY__SIZE
00000001 a CYFLD_BLE_BLERD_CNT_POLARITY__SIZE
00000007 a CYFLD_BLE_BLERD_CNT_SEL__OFFSET
00000007 a CYFLD_BLE_BLERD_CNT_SEL__OFFSET
00000004 a CYFLD_BLE_BLERD_CNT_SEL__SIZE
00000004 a CYFLD_BLE_BLERD_CNT_SEL__SIZE
00000004 a CYFLD_BLE_BLERD_COARSE__OFFSET
00000004 a CYFLD_BLE_BLERD_COARSE__OFFSET
00000008 a CYFLD_BLE_BLERD_COARSE__SIZE
00000008 a CYFLD_BLE_BLERD_COARSE__SIZE
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_0__OFFSET
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_0__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_0__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_0__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_1__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_1__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_1__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_1__SIZE
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_2__OFFSET
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_2__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_2__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_2__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_3__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_3__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_3__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_3__SIZE
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_4__OFFSET
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_4__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_4__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_4__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_5__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_5__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_5__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_5__SIZE
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_6__OFFSET
00000000 a CYFLD_BLE_BLERD_COARSE_FRAMES_6__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_6__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_6__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_7__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_7__OFFSET
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_7__SIZE
00000007 a CYFLD_BLE_BLERD_COARSE_FRAMES_7__SIZE
00000001 a CYFLD_BLE_BLERD_CODE__OFFSET
00000001 a CYFLD_BLE_BLERD_CODE__OFFSET
00000004 a CYFLD_BLE_BLERD_CODE__SIZE
00000004 a CYFLD_BLE_BLERD_CODE__SIZE
00000000 a CYFLD_BLE_BLERD_CODE_RX__OFFSET
00000000 a CYFLD_BLE_BLERD_CODE_RX__OFFSET
00000005 a CYFLD_BLE_BLERD_CODE_RX__SIZE
00000005 a CYFLD_BLE_BLERD_CODE_RX__SIZE
00000005 a CYFLD_BLE_BLERD_CODE_TX__OFFSET
00000005 a CYFLD_BLE_BLERD_CODE_TX__OFFSET
00000005 a CYFLD_BLE_BLERD_CODE_TX__SIZE
00000005 a CYFLD_BLE_BLERD_CODE_TX__SIZE
00000008 a CYFLD_BLE_BLERD_COMP_I_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_COMP_I_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_COMP_I_CODE__SIZE
00000008 a CYFLD_BLE_BLERD_COMP_I_CODE__SIZE
00000000 a CYFLD_BLE_BLERD_COMP_Q_CODE__OFFSET
00000000 a CYFLD_BLE_BLERD_COMP_Q_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_COMP_Q_CODE__SIZE
00000008 a CYFLD_BLE_BLERD_COMP_Q_CODE__SIZE
00000009 a CYFLD_BLE_BLERD_COMPLEX_DISABLE__OFFSET
00000009 a CYFLD_BLE_BLERD_COMPLEX_DISABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_COMPLEX_DISABLE__SIZE
00000001 a CYFLD_BLE_BLERD_COMPLEX_DISABLE__SIZE
00000005 a CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__OFFSET
00000005 a CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__OFFSET
00000002 a CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__SIZE
00000002 a CYFLD_BLE_BLERD_CTRL_RC_FASTSTART_RES__SIZE
0000000d a CYFLD_BLE_BLERD_CTRL_RPREF__OFFSET
0000000d a CYFLD_BLE_BLERD_CTRL_RPREF__OFFSET
00000002 a CYFLD_BLE_BLERD_CTRL_RPREF__SIZE
00000002 a CYFLD_BLE_BLERD_CTRL_RPREF__SIZE
0000000a a CYFLD_BLE_BLERD_CTRL_VDDL_XB__OFFSET
0000000a a CYFLD_BLE_BLERD_CTRL_VDDL_XB__OFFSET
00000003 a CYFLD_BLE_BLERD_CTRL_VDDL_XB__SIZE
00000003 a CYFLD_BLE_BLERD_CTRL_VDDL_XB__SIZE
00000007 a CYFLD_BLE_BLERD_CTRL_VDDL_XO__OFFSET
00000007 a CYFLD_BLE_BLERD_CTRL_VDDL_XO__OFFSET
00000003 a CYFLD_BLE_BLERD_CTRL_VDDL_XO__SIZE
00000003 a CYFLD_BLE_BLERD_CTRL_VDDL_XO__SIZE
0000000f a CYFLD_BLE_BLERD_CW_MODE__OFFSET
0000000f a CYFLD_BLE_BLERD_CW_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_CW_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_CW_MODE__SIZE
00000000 a CYFLD_BLE_BLERD_CYCLE_B2_DELAY__OFFSET
00000000 a CYFLD_BLE_BLERD_CYCLE_B2_DELAY__OFFSET
00000001 a CYFLD_BLE_BLERD_CYCLE_B2_DELAY__SIZE
00000001 a CYFLD_BLE_BLERD_CYCLE_B2_DELAY__SIZE
00000001 a CYFLD_BLE_BLERD_CYCLE_B5_DELAY__OFFSET
00000001 a CYFLD_BLE_BLERD_CYCLE_B5_DELAY__OFFSET
00000001 a CYFLD_BLE_BLERD_CYCLE_B5_DELAY__SIZE
00000001 a CYFLD_BLE_BLERD_CYCLE_B5_DELAY__SIZE
0000000c a CYFLD_BLE_BLERD_DAC_DFT_EN__OFFSET
0000000c a CYFLD_BLE_BLERD_DAC_DFT_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_DAC_DFT_EN__SIZE
00000001 a CYFLD_BLE_BLERD_DAC_DFT_EN__SIZE
0000000a a CYFLD_BLE_BLERD_DAC_DFT_MODE__OFFSET
0000000a a CYFLD_BLE_BLERD_DAC_DFT_MODE__OFFSET
00000002 a CYFLD_BLE_BLERD_DAC_DFT_MODE__SIZE
00000002 a CYFLD_BLE_BLERD_DAC_DFT_MODE__SIZE
00000000 a CYFLD_BLE_BLERD_DAC_REG_DATA__OFFSET
00000000 a CYFLD_BLE_BLERD_DAC_REG_DATA__OFFSET
0000000a a CYFLD_BLE_BLERD_DAC_REG_DATA__SIZE
0000000a a CYFLD_BLE_BLERD_DAC_REG_DATA__SIZE
0000000a a CYFLD_BLE_BLERD_DAC_RES__OFFSET
0000000a a CYFLD_BLE_BLERD_DAC_RES__OFFSET
00000004 a CYFLD_BLE_BLERD_DAC_RES__SIZE
00000004 a CYFLD_BLE_BLERD_DAC_RES__SIZE
00000000 a CYFLD_BLE_BLERD_DAC_STEP__OFFSET
00000000 a CYFLD_BLE_BLERD_DAC_STEP__OFFSET
00000002 a CYFLD_BLE_BLERD_DAC_STEP__SIZE
00000002 a CYFLD_BLE_BLERD_DAC_STEP__SIZE
0000000a a CYFLD_BLE_BLERD_DBG_SELECT__OFFSET
0000000a a CYFLD_BLE_BLERD_DBG_SELECT__OFFSET
00000002 a CYFLD_BLE_BLERD_DBG_SELECT__SIZE
00000002 a CYFLD_BLE_BLERD_DBG_SELECT__SIZE
00000006 a CYFLD_BLE_BLERD_DC_PARAM__OFFSET
00000006 a CYFLD_BLE_BLERD_DC_PARAM__OFFSET
00000002 a CYFLD_BLE_BLERD_DC_PARAM__SIZE
00000002 a CYFLD_BLE_BLERD_DC_PARAM__SIZE
0000000a a CYFLD_BLE_BLERD_DC_SCALING_EN__OFFSET
0000000a a CYFLD_BLE_BLERD_DC_SCALING_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_DC_SCALING_EN__SIZE
00000001 a CYFLD_BLE_BLERD_DC_SCALING_EN__SIZE
0000000e a CYFLD_BLE_BLERD_DCCAL_DONE__OFFSET
0000000e a CYFLD_BLE_BLERD_DCCAL_DONE__OFFSET
00000001 a CYFLD_BLE_BLERD_DCCAL_DONE__SIZE
00000001 a CYFLD_BLE_BLERD_DCCAL_DONE__SIZE
00000007 a CYFLD_BLE_BLERD_DCCAL_MODE__OFFSET
00000007 a CYFLD_BLE_BLERD_DCCAL_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_DCCAL_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_DCCAL_MODE__SIZE
00000006 a CYFLD_BLE_BLERD_DCCAL_RERUN__OFFSET
00000006 a CYFLD_BLE_BLERD_DCCAL_RERUN__OFFSET
00000001 a CYFLD_BLE_BLERD_DCCAL_RERUN__SIZE
00000001 a CYFLD_BLE_BLERD_DCCAL_RERUN__SIZE
0000000b a CYFLD_BLE_BLERD_DIAG_BUMP__OFFSET
0000000b a CYFLD_BLE_BLERD_DIAG_BUMP__OFFSET
00000004 a CYFLD_BLE_BLERD_DIAG_BUMP__SIZE
00000004 a CYFLD_BLE_BLERD_DIAG_BUMP__SIZE
00000006 a CYFLD_BLE_BLERD_DIAG_INJ_CODE__OFFSET
00000006 a CYFLD_BLE_BLERD_DIAG_INJ_CODE__OFFSET
00000004 a CYFLD_BLE_BLERD_DIAG_INJ_CODE__SIZE
00000004 a CYFLD_BLE_BLERD_DIAG_INJ_CODE__SIZE
00000005 a CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__OFFSET
00000005 a CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__SIZE
00000001 a CYFLD_BLE_BLERD_DIAG_INJ_DISABLE__SIZE
0000000a a CYFLD_BLE_BLERD_DIAG_LOOPBACK__OFFSET
0000000a a CYFLD_BLE_BLERD_DIAG_LOOPBACK__OFFSET
00000001 a CYFLD_BLE_BLERD_DIAG_LOOPBACK__SIZE
00000001 a CYFLD_BLE_BLERD_DIAG_LOOPBACK__SIZE
00000000 a CYFLD_BLE_BLERD_DIAG_MON_DISABLE__OFFSET
00000000 a CYFLD_BLE_BLERD_DIAG_MON_DISABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_DIAG_MON_DISABLE__SIZE
00000001 a CYFLD_BLE_BLERD_DIAG_MON_DISABLE__SIZE
00000001 a CYFLD_BLE_BLERD_DIAG_MONI_CODE__OFFSET
00000001 a CYFLD_BLE_BLERD_DIAG_MONI_CODE__OFFSET
00000004 a CYFLD_BLE_BLERD_DIAG_MONI_CODE__SIZE
00000004 a CYFLD_BLE_BLERD_DIAG_MONI_CODE__SIZE
0000000f a CYFLD_BLE_BLERD_DIAG_RESV__OFFSET
0000000f a CYFLD_BLE_BLERD_DIAG_RESV__OFFSET
00000001 a CYFLD_BLE_BLERD_DIAG_RESV__SIZE
00000001 a CYFLD_BLE_BLERD_DIAG_RESV__SIZE
0000000c a CYFLD_BLE_BLERD_DIRECT_RXEN__OFFSET
0000000c a CYFLD_BLE_BLERD_DIRECT_RXEN__OFFSET
00000001 a CYFLD_BLE_BLERD_DIRECT_RXEN__SIZE
00000001 a CYFLD_BLE_BLERD_DIRECT_RXEN__SIZE
0000000d a CYFLD_BLE_BLERD_DIRECT_TXEN__OFFSET
0000000d a CYFLD_BLE_BLERD_DIRECT_TXEN__OFFSET
00000001 a CYFLD_BLE_BLERD_DIRECT_TXEN__SIZE
00000001 a CYFLD_BLE_BLERD_DIRECT_TXEN__SIZE
00000000 a CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__OFFSET
00000000 a CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__OFFSET
00000001 a CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__SIZE
00000001 a CYFLD_BLE_BLERD_DIS_XOCORE_SUPFILT__SIZE
00000000 a CYFLD_BLE_BLERD_DISABLE__OFFSET
00000000 a CYFLD_BLE_BLERD_DISABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_DISABLE__SIZE
00000001 a CYFLD_BLE_BLERD_DISABLE__SIZE
0000000d a CYFLD_BLE_BLERD_DRIFT_CHECK__OFFSET
0000000d a CYFLD_BLE_BLERD_DRIFT_CHECK__OFFSET
00000002 a CYFLD_BLE_BLERD_DRIFT_CHECK__SIZE
00000002 a CYFLD_BLE_BLERD_DRIFT_CHECK__SIZE
0000000c a CYFLD_BLE_BLERD_DRIFT_CHECK_EN__OFFSET
0000000c a CYFLD_BLE_BLERD_DRIFT_CHECK_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_DRIFT_CHECK_EN__SIZE
00000001 a CYFLD_BLE_BLERD_DRIFT_CHECK_EN__SIZE
00000000 a CYFLD_BLE_BLERD_DRV_AB_VBIAS__OFFSET
00000000 a CYFLD_BLE_BLERD_DRV_AB_VBIAS__OFFSET
00000004 a CYFLD_BLE_BLERD_DRV_AB_VBIAS__SIZE
00000004 a CYFLD_BLE_BLERD_DRV_AB_VBIAS__SIZE
00000004 a CYFLD_BLE_BLERD_DRV_VCASCH__OFFSET
00000004 a CYFLD_BLE_BLERD_DRV_VCASCH__OFFSET
00000002 a CYFLD_BLE_BLERD_DRV_VCASCH__SIZE
00000002 a CYFLD_BLE_BLERD_DRV_VCASCH__SIZE
00000008 a CYFLD_BLE_BLERD_DSM_FRAC__OFFSET
00000008 a CYFLD_BLE_BLERD_DSM_FRAC__OFFSET
00000008 a CYFLD_BLE_BLERD_DSM_FRAC__SIZE
00000008 a CYFLD_BLE_BLERD_DSM_FRAC__SIZE
00000000 a CYFLD_BLE_BLERD_DSM_MODE__OFFSET
00000000 a CYFLD_BLE_BLERD_DSM_MODE__OFFSET
00000005 a CYFLD_BLE_BLERD_DSM_MODE__SIZE
00000005 a CYFLD_BLE_BLERD_DSM_MODE__SIZE
00000002 a CYFLD_BLE_BLERD_DUTCYCLE_25__OFFSET
00000002 a CYFLD_BLE_BLERD_DUTCYCLE_25__OFFSET
00000001 a CYFLD_BLE_BLERD_DUTCYCLE_25__SIZE
00000001 a CYFLD_BLE_BLERD_DUTCYCLE_25__SIZE
00000003 a CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__OFFSET
00000003 a CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__OFFSET
00000001 a CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__SIZE
00000001 a CYFLD_BLE_BLERD_EN_AMPDET_CURMEAS__SIZE
00000004 a CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__OFFSET
00000004 a CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__OFFSET
00000001 a CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__SIZE
00000001 a CYFLD_BLE_BLERD_EN_AMPDET_FASTSTART__SIZE
00000005 a CYFLD_BLE_BLERD_EN_BR_CLK__OFFSET
00000005 a CYFLD_BLE_BLERD_EN_BR_CLK__OFFSET
00000001 a CYFLD_BLE_BLERD_EN_BR_CLK__SIZE
00000001 a CYFLD_BLE_BLERD_EN_BR_CLK__SIZE
00000002 a CYFLD_BLE_BLERD_EN_CURMEAS__OFFSET
00000002 a CYFLD_BLE_BLERD_EN_CURMEAS__OFFSET
00000001 a CYFLD_BLE_BLERD_EN_CURMEAS__SIZE
00000001 a CYFLD_BLE_BLERD_EN_CURMEAS__SIZE
00000001 a CYFLD_BLE_BLERD_EN_RE_FASTSTART__OFFSET
00000001 a CYFLD_BLE_BLERD_EN_RE_FASTSTART__OFFSET
00000001 a CYFLD_BLE_BLERD_EN_RE_FASTSTART__SIZE
00000001 a CYFLD_BLE_BLERD_EN_RE_FASTSTART__SIZE
00000004 a CYFLD_BLE_BLERD_EXP_FREQ_DIFF__OFFSET
00000004 a CYFLD_BLE_BLERD_EXP_FREQ_DIFF__OFFSET
00000008 a CYFLD_BLE_BLERD_EXP_FREQ_DIFF__SIZE
00000008 a CYFLD_BLE_BLERD_EXP_FREQ_DIFF__SIZE
00000007 a CYFLD_BLE_BLERD_FAST_CHARGE__OFFSET
00000007 a CYFLD_BLE_BLERD_FAST_CHARGE__OFFSET
00000001 a CYFLD_BLE_BLERD_FAST_CHARGE__SIZE
00000001 a CYFLD_BLE_BLERD_FAST_CHARGE__SIZE
00000000 a CYFLD_BLE_BLERD_FCAL_BIAS_SEL__OFFSET
00000000 a CYFLD_BLE_BLERD_FCAL_BIAS_SEL__OFFSET
00000002 a CYFLD_BLE_BLERD_FCAL_BIAS_SEL__SIZE
00000002 a CYFLD_BLE_BLERD_FCAL_BIAS_SEL__SIZE
00000000 a CYFLD_BLE_BLERD_FCAL_CNT_LSB__OFFSET
00000000 a CYFLD_BLE_BLERD_FCAL_CNT_LSB__OFFSET
00000010 a CYFLD_BLE_BLERD_FCAL_CNT_LSB__SIZE
00000010 a CYFLD_BLE_BLERD_FCAL_CNT_LSB__SIZE
00000000 a CYFLD_BLE_BLERD_FCAL_CNT_MSB__OFFSET
00000000 a CYFLD_BLE_BLERD_FCAL_CNT_MSB__OFFSET
00000004 a CYFLD_BLE_BLERD_FCAL_CNT_MSB__SIZE
00000004 a CYFLD_BLE_BLERD_FCAL_CNT_MSB__SIZE
00000004 a CYFLD_BLE_BLERD_FCAL_COARSE_CODE__OFFSET
00000004 a CYFLD_BLE_BLERD_FCAL_COARSE_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_FCAL_COARSE_CODE__SIZE
00000008 a CYFLD_BLE_BLERD_FCAL_COARSE_CODE__SIZE
0000000c a CYFLD_BLE_BLERD_FCAL_DONE__OFFSET
0000000c a CYFLD_BLE_BLERD_FCAL_DONE__OFFSET
00000001 a CYFLD_BLE_BLERD_FCAL_DONE__SIZE
00000001 a CYFLD_BLE_BLERD_FCAL_DONE__SIZE
00000000 a CYFLD_BLE_BLERD_FCAL_FINE_CODE__OFFSET
00000000 a CYFLD_BLE_BLERD_FCAL_FINE_CODE__OFFSET
00000004 a CYFLD_BLE_BLERD_FCAL_FINE_CODE__SIZE
00000004 a CYFLD_BLE_BLERD_FCAL_FINE_CODE__SIZE
00000003 a CYFLD_BLE_BLERD_FCAL_PASS_DETECT__OFFSET
00000003 a CYFLD_BLE_BLERD_FCAL_PASS_DETECT__OFFSET
00000001 a CYFLD_BLE_BLERD_FCAL_PASS_DETECT__SIZE
00000001 a CYFLD_BLE_BLERD_FCAL_PASS_DETECT__SIZE
0000000b a CYFLD_BLE_BLERD_FCAL_RERUN__OFFSET
0000000b a CYFLD_BLE_BLERD_FCAL_RERUN__OFFSET
00000001 a CYFLD_BLE_BLERD_FCAL_RERUN__SIZE
00000001 a CYFLD_BLE_BLERD_FCAL_RERUN__SIZE
00000000 a CYFLD_BLE_BLERD_FINE__OFFSET
00000000 a CYFLD_BLE_BLERD_FINE__OFFSET
00000004 a CYFLD_BLE_BLERD_FINE__SIZE
00000004 a CYFLD_BLE_BLERD_FINE__SIZE
00000000 a CYFLD_BLE_BLERD_FINE_FRAMES__OFFSET
00000000 a CYFLD_BLE_BLERD_FINE_FRAMES__OFFSET
00000007 a CYFLD_BLE_BLERD_FINE_FRAMES__SIZE
00000007 a CYFLD_BLE_BLERD_FINE_FRAMES__SIZE
0000000e a CYFLD_BLE_BLERD_FORCE_BGSTARTUP__OFFSET
0000000e a CYFLD_BLE_BLERD_FORCE_BGSTARTUP__OFFSET
00000001 a CYFLD_BLE_BLERD_FORCE_BGSTARTUP__SIZE
00000001 a CYFLD_BLE_BLERD_FORCE_BGSTARTUP__SIZE
00000007 a CYFLD_BLE_BLERD_FORCE_DSM_FRAC__OFFSET
00000007 a CYFLD_BLE_BLERD_FORCE_DSM_FRAC__OFFSET
00000001 a CYFLD_BLE_BLERD_FORCE_DSM_FRAC__SIZE
00000001 a CYFLD_BLE_BLERD_FORCE_DSM_FRAC__SIZE
00000006 a CYFLD_BLE_BLERD_FORCE_DSM_RUN__OFFSET
00000006 a CYFLD_BLE_BLERD_FORCE_DSM_RUN__OFFSET
00000001 a CYFLD_BLE_BLERD_FORCE_DSM_RUN__SIZE
00000001 a CYFLD_BLE_BLERD_FORCE_DSM_RUN__SIZE
00000005 a CYFLD_BLE_BLERD_FPD_DSM_RUN__OFFSET
00000005 a CYFLD_BLE_BLERD_FPD_DSM_RUN__OFFSET
00000001 a CYFLD_BLE_BLERD_FPD_DSM_RUN__SIZE
00000001 a CYFLD_BLE_BLERD_FPD_DSM_RUN__SIZE
0000000f a CYFLD_BLE_BLERD_FPD_REFORCE__OFFSET
0000000f a CYFLD_BLE_BLERD_FPD_REFORCE__OFFSET
00000001 a CYFLD_BLE_BLERD_FPD_REFORCE__SIZE
00000001 a CYFLD_BLE_BLERD_FPD_REFORCE__SIZE
0000000d a CYFLD_BLE_BLERD_FPUP_ALL__OFFSET
0000000d a CYFLD_BLE_BLERD_FPUP_ALL__OFFSET
00000001 a CYFLD_BLE_BLERD_FPUP_ALL__SIZE
00000001 a CYFLD_BLE_BLERD_FPUP_ALL__SIZE
00000000 a CYFLD_BLE_BLERD_FRAMES_VCO_OL__OFFSET
00000000 a CYFLD_BLE_BLERD_FRAMES_VCO_OL__OFFSET
0000000b a CYFLD_BLE_BLERD_FRAMES_VCO_OL__SIZE
0000000b a CYFLD_BLE_BLERD_FRAMES_VCO_OL__SIZE
00000008 a CYFLD_BLE_BLERD_FRCCAL_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_FRCCAL_CODE__OFFSET
00000005 a CYFLD_BLE_BLERD_FRCCAL_CODE__SIZE
00000005 a CYFLD_BLE_BLERD_FRCCAL_CODE__SIZE
0000000d a CYFLD_BLE_BLERD_FRCCAL_MODE__OFFSET
0000000d a CYFLD_BLE_BLERD_FRCCAL_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_FRCCAL_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_FRCCAL_MODE__SIZE
0000000e a CYFLD_BLE_BLERD_FRCCAL_POLARITY__OFFSET
0000000e a CYFLD_BLE_BLERD_FRCCAL_POLARITY__OFFSET
00000001 a CYFLD_BLE_BLERD_FRCCAL_POLARITY__SIZE
00000001 a CYFLD_BLE_BLERD_FRCCAL_POLARITY__SIZE
00000003 a CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__OFFSET
00000003 a CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_GAIN_MAPPING_MODE__SIZE
00000004 a CYFLD_BLE_BLERD_GAIN_SAT_THRES__OFFSET
00000004 a CYFLD_BLE_BLERD_GAIN_SAT_THRES__OFFSET
00000002 a CYFLD_BLE_BLERD_GAIN_SAT_THRES__SIZE
00000002 a CYFLD_BLE_BLERD_GAIN_SAT_THRES__SIZE
00000008 a CYFLD_BLE_BLERD_GAIN_STABLE_TIM__OFFSET
00000008 a CYFLD_BLE_BLERD_GAIN_STABLE_TIM__OFFSET
00000005 a CYFLD_BLE_BLERD_GAIN_STABLE_TIM__SIZE
00000005 a CYFLD_BLE_BLERD_GAIN_STABLE_TIM__SIZE
00000003 a CYFLD_BLE_BLERD_HFLDO__OFFSET
00000003 a CYFLD_BLE_BLERD_HFLDO__OFFSET
00000001 a CYFLD_BLE_BLERD_HFLDO__SIZE
00000001 a CYFLD_BLE_BLERD_HFLDO__SIZE
00000000 a CYFLD_BLE_BLERD_I_REF__OFFSET
00000000 a CYFLD_BLE_BLERD_I_REF__OFFSET
00000003 a CYFLD_BLE_BLERD_I_REF__SIZE
00000003 a CYFLD_BLE_BLERD_I_REF__SIZE
00000006 a CYFLD_BLE_BLERD_IBG_CAL__OFFSET
00000006 a CYFLD_BLE_BLERD_IBG_CAL__OFFSET
00000003 a CYFLD_BLE_BLERD_IBG_CAL__SIZE
00000003 a CYFLD_BLE_BLERD_IBG_CAL__SIZE
00000005 a CYFLD_BLE_BLERD_IBIAS_LOPATH__OFFSET
00000005 a CYFLD_BLE_BLERD_IBIAS_LOPATH__OFFSET
00000002 a CYFLD_BLE_BLERD_IBIAS_LOPATH__SIZE
00000002 a CYFLD_BLE_BLERD_IBIAS_LOPATH__SIZE
00000004 a CYFLD_BLE_BLERD_IBUMP__OFFSET
00000004 a CYFLD_BLE_BLERD_IBUMP__OFFSET
00000001 a CYFLD_BLE_BLERD_IBUMP__SIZE
00000001 a CYFLD_BLE_BLERD_IBUMP__SIZE
00000000 a CYFLD_BLE_BLERD_ICP_CODE__OFFSET
00000000 a CYFLD_BLE_BLERD_ICP_CODE__OFFSET
00000004 a CYFLD_BLE_BLERD_ICP_CODE__SIZE
00000004 a CYFLD_BLE_BLERD_ICP_CODE__SIZE
00000006 a CYFLD_BLE_BLERD_ICP_OFFSET__OFFSET
00000006 a CYFLD_BLE_BLERD_ICP_OFFSET__OFFSET
00000002 a CYFLD_BLE_BLERD_ICP_OFFSET__SIZE
00000002 a CYFLD_BLE_BLERD_ICP_OFFSET__SIZE
00000004 a CYFLD_BLE_BLERD_ICP_XFACTOR__OFFSET
00000004 a CYFLD_BLE_BLERD_ICP_XFACTOR__OFFSET
00000002 a CYFLD_BLE_BLERD_ICP_XFACTOR__SIZE
00000002 a CYFLD_BLE_BLERD_ICP_XFACTOR__SIZE
00000006 a CYFLD_BLE_BLERD_IF_CM_IBIAS__OFFSET
00000006 a CYFLD_BLE_BLERD_IF_CM_IBIAS__OFFSET
00000002 a CYFLD_BLE_BLERD_IF_CM_IBIAS__SIZE
00000002 a CYFLD_BLE_BLERD_IF_CM_IBIAS__SIZE
00000006 a CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__OFFSET
00000006 a CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__OFFSET
00000002 a CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__SIZE
00000002 a CYFLD_BLE_BLERD_IF_OFFSET_CALDAC__SIZE
00000005 a CYFLD_BLE_BLERD_IGNORE_FRAC__OFFSET
00000005 a CYFLD_BLE_BLERD_IGNORE_FRAC__OFFSET
00000001 a CYFLD_BLE_BLERD_IGNORE_FRAC__SIZE
00000001 a CYFLD_BLE_BLERD_IGNORE_FRAC__SIZE
00000008 a CYFLD_BLE_BLERD_IMREJ_BYPASS__OFFSET
00000008 a CYFLD_BLE_BLERD_IMREJ_BYPASS__OFFSET
00000001 a CYFLD_BLE_BLERD_IMREJ_BYPASS__SIZE
00000001 a CYFLD_BLE_BLERD_IMREJ_BYPASS__SIZE
0000000c a CYFLD_BLE_BLERD_INDX_CODE0__OFFSET
0000000c a CYFLD_BLE_BLERD_INDX_CODE0__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE0__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE0__SIZE
00000008 a CYFLD_BLE_BLERD_INDX_CODE1__OFFSET
00000008 a CYFLD_BLE_BLERD_INDX_CODE1__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE1__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE1__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE10__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE10__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE10__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE10__SIZE
00000000 a CYFLD_BLE_BLERD_INDX_CODE11__OFFSET
00000000 a CYFLD_BLE_BLERD_INDX_CODE11__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE11__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE11__SIZE
0000000c a CYFLD_BLE_BLERD_INDX_CODE12__OFFSET
0000000c a CYFLD_BLE_BLERD_INDX_CODE12__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE12__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE12__SIZE
00000008 a CYFLD_BLE_BLERD_INDX_CODE13__OFFSET
00000008 a CYFLD_BLE_BLERD_INDX_CODE13__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE13__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE13__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE14__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE14__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE14__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE14__SIZE
00000000 a CYFLD_BLE_BLERD_INDX_CODE15__OFFSET
00000000 a CYFLD_BLE_BLERD_INDX_CODE15__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE15__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE15__SIZE
0000000c a CYFLD_BLE_BLERD_INDX_CODE16__OFFSET
0000000c a CYFLD_BLE_BLERD_INDX_CODE16__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE16__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE16__SIZE
00000008 a CYFLD_BLE_BLERD_INDX_CODE17__OFFSET
00000008 a CYFLD_BLE_BLERD_INDX_CODE17__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE17__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE17__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE18__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE18__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE18__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE18__SIZE
00000000 a CYFLD_BLE_BLERD_INDX_CODE19__OFFSET
00000000 a CYFLD_BLE_BLERD_INDX_CODE19__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE19__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE19__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE2__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE2__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE2__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE2__SIZE
0000000c a CYFLD_BLE_BLERD_INDX_CODE20__OFFSET
0000000c a CYFLD_BLE_BLERD_INDX_CODE20__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE20__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE20__SIZE
00000008 a CYFLD_BLE_BLERD_INDX_CODE21__OFFSET
00000008 a CYFLD_BLE_BLERD_INDX_CODE21__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE21__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE21__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE22__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE22__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE22__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE22__SIZE
00000000 a CYFLD_BLE_BLERD_INDX_CODE23__OFFSET
00000000 a CYFLD_BLE_BLERD_INDX_CODE23__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE23__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE23__SIZE
00000000 a CYFLD_BLE_BLERD_INDX_CODE3__OFFSET
00000000 a CYFLD_BLE_BLERD_INDX_CODE3__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE3__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE3__SIZE
0000000c a CYFLD_BLE_BLERD_INDX_CODE4__OFFSET
0000000c a CYFLD_BLE_BLERD_INDX_CODE4__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE4__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE4__SIZE
00000008 a CYFLD_BLE_BLERD_INDX_CODE5__OFFSET
00000008 a CYFLD_BLE_BLERD_INDX_CODE5__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE5__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE5__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE6__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE6__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE6__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE6__SIZE
00000000 a CYFLD_BLE_BLERD_INDX_CODE7__OFFSET
00000000 a CYFLD_BLE_BLERD_INDX_CODE7__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE7__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE7__SIZE
0000000c a CYFLD_BLE_BLERD_INDX_CODE8__OFFSET
0000000c a CYFLD_BLE_BLERD_INDX_CODE8__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE8__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE8__SIZE
00000008 a CYFLD_BLE_BLERD_INDX_CODE9__OFFSET
00000008 a CYFLD_BLE_BLERD_INDX_CODE9__OFFSET
00000004 a CYFLD_BLE_BLERD_INDX_CODE9__SIZE
00000004 a CYFLD_BLE_BLERD_INDX_CODE9__SIZE
00000008 a CYFLD_BLE_BLERD_IQCOMP_IVAL__OFFSET
00000008 a CYFLD_BLE_BLERD_IQCOMP_IVAL__OFFSET
00000008 a CYFLD_BLE_BLERD_IQCOMP_IVAL__SIZE
00000008 a CYFLD_BLE_BLERD_IQCOMP_IVAL__SIZE
00000000 a CYFLD_BLE_BLERD_IQCOMP_QVAL__OFFSET
00000000 a CYFLD_BLE_BLERD_IQCOMP_QVAL__OFFSET
00000008 a CYFLD_BLE_BLERD_IQCOMP_QVAL__SIZE
00000008 a CYFLD_BLE_BLERD_IQCOMP_QVAL__SIZE
0000000b a CYFLD_BLE_BLERD_IQSWAP__OFFSET
0000000b a CYFLD_BLE_BLERD_IQSWAP__OFFSET
00000001 a CYFLD_BLE_BLERD_IQSWAP__SIZE
00000001 a CYFLD_BLE_BLERD_IQSWAP__SIZE
00000004 a CYFLD_BLE_BLERD_ISO_ENABLE__OFFSET
00000004 a CYFLD_BLE_BLERD_ISO_ENABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_ISO_ENABLE__SIZE
00000001 a CYFLD_BLE_BLERD_ISO_ENABLE__SIZE
0000000e a CYFLD_BLE_BLERD_ISOLATE_N__OFFSET
0000000e a CYFLD_BLE_BLERD_ISOLATE_N__OFFSET
00000001 a CYFLD_BLE_BLERD_ISOLATE_N__SIZE
00000001 a CYFLD_BLE_BLERD_ISOLATE_N__SIZE
0000000d a CYFLD_BLE_BLERD_KVCAL_DONE__OFFSET
0000000d a CYFLD_BLE_BLERD_KVCAL_DONE__OFFSET
00000001 a CYFLD_BLE_BLERD_KVCAL_DONE__SIZE
00000001 a CYFLD_BLE_BLERD_KVCAL_DONE__SIZE
00000000 a CYFLD_BLE_BLERD_KVCAL_GAIN__OFFSET
00000000 a CYFLD_BLE_BLERD_KVCAL_GAIN__OFFSET
00000007 a CYFLD_BLE_BLERD_KVCAL_GAIN__SIZE
00000007 a CYFLD_BLE_BLERD_KVCAL_GAIN__SIZE
00000007 a CYFLD_BLE_BLERD_KVCAL_MODE__OFFSET
00000007 a CYFLD_BLE_BLERD_KVCAL_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_KVCAL_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_KVCAL_MODE__SIZE
0000000a a CYFLD_BLE_BLERD_KVCAL_RERUN__OFFSET
0000000a a CYFLD_BLE_BLERD_KVCAL_RERUN__OFFSET
00000001 a CYFLD_BLE_BLERD_KVCAL_RERUN__SIZE
00000001 a CYFLD_BLE_BLERD_KVCAL_RERUN__SIZE
00000007 a CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__OFFSET
00000007 a CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__OFFSET
00000001 a CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__SIZE
00000001 a CYFLD_BLE_BLERD_LDOLO_FORCE_STARTUP__SIZE
00000005 a CYFLD_BLE_BLERD_LFLDO__OFFSET
00000005 a CYFLD_BLE_BLERD_LFLDO__OFFSET
00000003 a CYFLD_BLE_BLERD_LFLDO__SIZE
00000003 a CYFLD_BLE_BLERD_LFLDO__SIZE
00000002 a CYFLD_BLE_BLERD_LFLDO_OK__OFFSET
00000002 a CYFLD_BLE_BLERD_LFLDO_OK__OFFSET
00000001 a CYFLD_BLE_BLERD_LFLDO_OK__SIZE
00000001 a CYFLD_BLE_BLERD_LFLDO_OK__SIZE
0000000c a CYFLD_BLE_BLERD_LNA__OFFSET
0000000c a CYFLD_BLE_BLERD_LNA__OFFSET
00000004 a CYFLD_BLE_BLERD_LNA__SIZE
00000004 a CYFLD_BLE_BLERD_LNA__SIZE
0000000d a CYFLD_BLE_BLERD_LNA_CODE__OFFSET
0000000d a CYFLD_BLE_BLERD_LNA_CODE__OFFSET
00000003 a CYFLD_BLE_BLERD_LNA_CODE__SIZE
00000003 a CYFLD_BLE_BLERD_LNA_CODE__SIZE
0000000d a CYFLD_BLE_BLERD_LNA_GAIN__OFFSET
0000000d a CYFLD_BLE_BLERD_LNA_GAIN__OFFSET
00000003 a CYFLD_BLE_BLERD_LNA_GAIN__SIZE
00000003 a CYFLD_BLE_BLERD_LNA_GAIN__SIZE
00000000 a CYFLD_BLE_BLERD_LNA_IBIAS__OFFSET
00000000 a CYFLD_BLE_BLERD_LNA_IBIAS__OFFSET
00000002 a CYFLD_BLE_BLERD_LNA_IBIAS__SIZE
00000002 a CYFLD_BLE_BLERD_LNA_IBIAS__SIZE
0000000c a CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__OFFSET
0000000c a CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__SIZE
00000001 a CYFLD_BLE_BLERD_LOAD_PREV_GAIN_EN__SIZE
00000004 a CYFLD_BLE_BLERD_LOFB_POWERSAVE__OFFSET
00000004 a CYFLD_BLE_BLERD_LOFB_POWERSAVE__OFFSET
00000001 a CYFLD_BLE_BLERD_LOFB_POWERSAVE__SIZE
00000001 a CYFLD_BLE_BLERD_LOFB_POWERSAVE__SIZE
0000000e a CYFLD_BLE_BLERD_LOOP_POLARITY__OFFSET
0000000e a CYFLD_BLE_BLERD_LOOP_POLARITY__OFFSET
00000001 a CYFLD_BLE_BLERD_LOOP_POLARITY__SIZE
00000001 a CYFLD_BLE_BLERD_LOOP_POLARITY__SIZE
00000009 a CYFLD_BLE_BLERD_LOOPDLY__OFFSET
00000009 a CYFLD_BLE_BLERD_LOOPDLY__OFFSET
00000002 a CYFLD_BLE_BLERD_LOOPDLY__SIZE
00000002 a CYFLD_BLE_BLERD_LOOPDLY__SIZE
0000000b a CYFLD_BLE_BLERD_LOOPDLY4X_EN__OFFSET
0000000b a CYFLD_BLE_BLERD_LOOPDLY4X_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_LOOPDLY4X_EN__SIZE
00000001 a CYFLD_BLE_BLERD_LOOPDLY4X_EN__SIZE
00000008 a CYFLD_BLE_BLERD_LOPATH__OFFSET
00000008 a CYFLD_BLE_BLERD_LOPATH__OFFSET
00000004 a CYFLD_BLE_BLERD_LOPATH__SIZE
00000004 a CYFLD_BLE_BLERD_LOPATH__SIZE
0000000c a CYFLD_BLE_BLERD_LOWPOWER__OFFSET
0000000c a CYFLD_BLE_BLERD_LOWPOWER__OFFSET
00000001 a CYFLD_BLE_BLERD_LOWPOWER__SIZE
00000001 a CYFLD_BLE_BLERD_LOWPOWER__SIZE
00000008 a CYFLD_BLE_BLERD_LSLDO__OFFSET
00000008 a CYFLD_BLE_BLERD_LSLDO__OFFSET
00000003 a CYFLD_BLE_BLERD_LSLDO__SIZE
00000003 a CYFLD_BLE_BLERD_LSLDO__SIZE
00000001 a CYFLD_BLE_BLERD_LSLDO_OK__OFFSET
00000001 a CYFLD_BLE_BLERD_LSLDO_OK__OFFSET
00000001 a CYFLD_BLE_BLERD_LSLDO_OK__SIZE
00000001 a CYFLD_BLE_BLERD_LSLDO_OK__SIZE
00000003 a CYFLD_BLE_BLERD_METADET_EN__OFFSET
00000003 a CYFLD_BLE_BLERD_METADET_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_METADET_EN__SIZE
00000001 a CYFLD_BLE_BLERD_METADET_EN__SIZE
0000000a a CYFLD_BLE_BLERD_MIXER__OFFSET
0000000a a CYFLD_BLE_BLERD_MIXER__OFFSET
00000002 a CYFLD_BLE_BLERD_MIXER__SIZE
00000002 a CYFLD_BLE_BLERD_MIXER__SIZE
00000008 a CYFLD_BLE_BLERD_MIXER_VBIAS_SW__OFFSET
00000008 a CYFLD_BLE_BLERD_MIXER_VBIAS_SW__OFFSET
00000002 a CYFLD_BLE_BLERD_MIXER_VBIAS_SW__SIZE
00000002 a CYFLD_BLE_BLERD_MIXER_VBIAS_SW__SIZE
0000000c a CYFLD_BLE_BLERD_MODE__OFFSET
0000000c a CYFLD_BLE_BLERD_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_MODE__SIZE
00000000 a CYFLD_BLE_BLERD_NARROW_SPD__OFFSET
00000000 a CYFLD_BLE_BLERD_NARROW_SPD__OFFSET
00000002 a CYFLD_BLE_BLERD_NARROW_SPD__SIZE
00000002 a CYFLD_BLE_BLERD_NARROW_SPD__SIZE
0000000d a CYFLD_BLE_BLERD_OPAMP_BYPASS__OFFSET
0000000d a CYFLD_BLE_BLERD_OPAMP_BYPASS__OFFSET
00000001 a CYFLD_BLE_BLERD_OPAMP_BYPASS__SIZE
00000001 a CYFLD_BLE_BLERD_OPAMP_BYPASS__SIZE
0000000e a CYFLD_BLE_BLERD_PDCP_OFFSET__OFFSET
0000000e a CYFLD_BLE_BLERD_PDCP_OFFSET__OFFSET
00000002 a CYFLD_BLE_BLERD_PDCP_OFFSET__SIZE
00000002 a CYFLD_BLE_BLERD_PDCP_OFFSET__SIZE
0000000c a CYFLD_BLE_BLERD_PDCPLPF__OFFSET
0000000c a CYFLD_BLE_BLERD_PDCPLPF__OFFSET
00000004 a CYFLD_BLE_BLERD_PDCPLPF__SIZE
00000004 a CYFLD_BLE_BLERD_PDCPLPF__SIZE
00000001 a CYFLD_BLE_BLERD_PLL_SETTLING_TIME__OFFSET
00000001 a CYFLD_BLE_BLERD_PLL_SETTLING_TIME__OFFSET
00000002 a CYFLD_BLE_BLERD_PLL_SETTLING_TIME__SIZE
00000002 a CYFLD_BLE_BLERD_PLL_SETTLING_TIME__SIZE
00000008 a CYFLD_BLE_BLERD_POSTFILT__OFFSET
00000008 a CYFLD_BLE_BLERD_POSTFILT__OFFSET
00000007 a CYFLD_BLE_BLERD_POSTFILT__SIZE
00000007 a CYFLD_BLE_BLERD_POSTFILT__SIZE
0000000c a CYFLD_BLE_BLERD_PREAMP_BWCTRL__OFFSET
0000000c a CYFLD_BLE_BLERD_PREAMP_BWCTRL__OFFSET
00000002 a CYFLD_BLE_BLERD_PREAMP_BWCTRL__SIZE
00000002 a CYFLD_BLE_BLERD_PREAMP_BWCTRL__SIZE
00000006 a CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__OFFSET
00000006 a CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__OFFSET
00000001 a CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__SIZE
00000001 a CYFLD_BLE_BLERD_PREAMP_GAINCTRL_N__SIZE
00000005 a CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__OFFSET
00000005 a CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__OFFSET
00000001 a CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__SIZE
00000001 a CYFLD_BLE_BLERD_PREAMP_SOURCECTRL_N__SIZE
00000000 a CYFLD_BLE_BLERD_PREFILT__OFFSET
00000000 a CYFLD_BLE_BLERD_PREFILT__OFFSET
00000007 a CYFLD_BLE_BLERD_PREFILT__SIZE
00000007 a CYFLD_BLE_BLERD_PREFILT__SIZE
00000009 a CYFLD_BLE_BLERD_PUP_MON__OFFSET
00000009 a CYFLD_BLE_BLERD_PUP_MON__OFFSET
00000001 a CYFLD_BLE_BLERD_PUP_MON__SIZE
00000001 a CYFLD_BLE_BLERD_PUP_MON__SIZE
00000000 a CYFLD_BLE_BLERD_PUP_SIG__OFFSET
00000000 a CYFLD_BLE_BLERD_PUP_SIG__OFFSET
0000000b a CYFLD_BLE_BLERD_PUP_SIG__SIZE
0000000b a CYFLD_BLE_BLERD_PUP_SIG__SIZE
00000006 a CYFLD_BLE_BLERD_PWR_MEAS_TIM__OFFSET
00000006 a CYFLD_BLE_BLERD_PWR_MEAS_TIM__OFFSET
00000002 a CYFLD_BLE_BLERD_PWR_MEAS_TIM__SIZE
00000002 a CYFLD_BLE_BLERD_PWR_MEAS_TIM__SIZE
00000003 a CYFLD_BLE_BLERD_Q_REF__OFFSET
00000003 a CYFLD_BLE_BLERD_Q_REF__OFFSET
00000003 a CYFLD_BLE_BLERD_Q_REF__SIZE
00000003 a CYFLD_BLE_BLERD_Q_REF__SIZE
00000008 a CYFLD_BLE_BLERD_RADIO_STANDALONE__OFFSET
00000008 a CYFLD_BLE_BLERD_RADIO_STANDALONE__OFFSET
00000001 a CYFLD_BLE_BLERD_RADIO_STANDALONE__SIZE
00000001 a CYFLD_BLE_BLERD_RADIO_STANDALONE__SIZE
00000009 a CYFLD_BLE_BLERD_RCCAL_MODE__OFFSET
00000009 a CYFLD_BLE_BLERD_RCCAL_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_RCCAL_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_RCCAL_MODE__SIZE
00000008 a CYFLD_BLE_BLERD_RCCAL_RERUN__OFFSET
00000008 a CYFLD_BLE_BLERD_RCCAL_RERUN__OFFSET
00000001 a CYFLD_BLE_BLERD_RCCAL_RERUN__SIZE
00000001 a CYFLD_BLE_BLERD_RCCAL_RERUN__SIZE
0000000a a CYFLD_BLE_BLERD_RD_RCCAL_CODE__OFFSET
0000000a a CYFLD_BLE_BLERD_RD_RCCAL_CODE__OFFSET
00000005 a CYFLD_BLE_BLERD_RD_RCCAL_CODE__SIZE
00000005 a CYFLD_BLE_BLERD_RD_RCCAL_CODE__SIZE
0000000f a CYFLD_BLE_BLERD_RD_RCCAL_DONE__OFFSET
0000000f a CYFLD_BLE_BLERD_RD_RCCAL_DONE__OFFSET
00000001 a CYFLD_BLE_BLERD_RD_RCCAL_DONE__SIZE
00000001 a CYFLD_BLE_BLERD_RD_RCCAL_DONE__SIZE
0000000d a CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__OFFSET
0000000d a CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__OFFSET
00000001 a CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__SIZE
00000001 a CYFLD_BLE_BLERD_READ_DC_OFFSET_SEL__SIZE
00000000 a CYFLD_BLE_BLERD_REFCORE_VDD__OFFSET
00000000 a CYFLD_BLE_BLERD_REFCORE_VDD__OFFSET
00000002 a CYFLD_BLE_BLERD_REFCORE_VDD__SIZE
00000002 a CYFLD_BLE_BLERD_REFCORE_VDD__SIZE
00000005 a CYFLD_BLE_BLERD_RESET2_EN__OFFSET
00000005 a CYFLD_BLE_BLERD_RESET2_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_RESET2_EN__SIZE
00000001 a CYFLD_BLE_BLERD_RESET2_EN__SIZE
00000004 a CYFLD_BLE_BLERD_RESV_LDOBP__OFFSET
00000004 a CYFLD_BLE_BLERD_RESV_LDOBP__OFFSET
0000000c a CYFLD_BLE_BLERD_RESV_LDOBP__SIZE
0000000c a CYFLD_BLE_BLERD_RESV_LDOBP__SIZE
00000008 a CYFLD_BLE_BLERD_RETURN_SKEW__OFFSET
00000008 a CYFLD_BLE_BLERD_RETURN_SKEW__OFFSET
00000003 a CYFLD_BLE_BLERD_RETURN_SKEW__SIZE
00000003 a CYFLD_BLE_BLERD_RETURN_SKEW__SIZE
0000000e a CYFLD_BLE_BLERD_REV_ADC_BUMP2__OFFSET
0000000e a CYFLD_BLE_BLERD_REV_ADC_BUMP2__OFFSET
00000002 a CYFLD_BLE_BLERD_REV_ADC_BUMP2__SIZE
00000002 a CYFLD_BLE_BLERD_REV_ADC_BUMP2__SIZE
0000000d a CYFLD_BLE_BLERD_REV_BALUN__OFFSET
0000000d a CYFLD_BLE_BLERD_REV_BALUN__OFFSET
00000003 a CYFLD_BLE_BLERD_REV_BALUN__SIZE
00000003 a CYFLD_BLE_BLERD_REV_BALUN__SIZE
0000000f a CYFLD_BLE_BLERD_rev_bb_xo__OFFSET
0000000f a CYFLD_BLE_BLERD_rev_bb_xo__OFFSET
00000001 a CYFLD_BLE_BLERD_rev_bb_xo__SIZE
00000001 a CYFLD_BLE_BLERD_rev_bb_xo__SIZE
0000000b a CYFLD_BLE_BLERD_REV_BBBUMP__OFFSET
0000000b a CYFLD_BLE_BLERD_REV_BBBUMP__OFFSET
00000002 a CYFLD_BLE_BLERD_REV_BBBUMP__SIZE
00000002 a CYFLD_BLE_BLERD_REV_BBBUMP__SIZE
0000000c a CYFLD_BLE_BLERD_REV_LDO__OFFSET
0000000c a CYFLD_BLE_BLERD_REV_LDO__OFFSET
00000004 a CYFLD_BLE_BLERD_REV_LDO__SIZE
00000004 a CYFLD_BLE_BLERD_REV_LDO__SIZE
0000000e a CYFLD_BLE_BLERD_REV_RX_BUMP2__OFFSET
0000000e a CYFLD_BLE_BLERD_REV_RX_BUMP2__OFFSET
00000002 a CYFLD_BLE_BLERD_REV_RX_BUMP2__SIZE
00000002 a CYFLD_BLE_BLERD_REV_RX_BUMP2__SIZE
00000000 a CYFLD_BLE_BLERD_RF_FREQ__OFFSET
00000000 a CYFLD_BLE_BLERD_RF_FREQ__OFFSET
0000000c a CYFLD_BLE_BLERD_RF_FREQ__SIZE
0000000c a CYFLD_BLE_BLERD_RF_FREQ__SIZE
00000003 a CYFLD_BLE_BLERD_RF_PLL_DIRECT__OFFSET
00000003 a CYFLD_BLE_BLERD_RF_PLL_DIRECT__OFFSET
00000001 a CYFLD_BLE_BLERD_RF_PLL_DIRECT__SIZE
00000001 a CYFLD_BLE_BLERD_RF_PLL_DIRECT__SIZE
00000004 a CYFLD_BLE_BLERD_RST_CNT2_SEL__OFFSET
00000004 a CYFLD_BLE_BLERD_RST_CNT2_SEL__OFFSET
00000001 a CYFLD_BLE_BLERD_RST_CNT2_SEL__SIZE
00000001 a CYFLD_BLE_BLERD_RST_CNT2_SEL__SIZE
0000000c a CYFLD_BLE_BLERD_RST_DLY__OFFSET
0000000c a CYFLD_BLE_BLERD_RST_DLY__OFFSET
00000002 a CYFLD_BLE_BLERD_RST_DLY__SIZE
00000002 a CYFLD_BLE_BLERD_RST_DLY__SIZE
00000000 a CYFLD_BLE_BLERD_RST_EN__OFFSET
00000000 a CYFLD_BLE_BLERD_RST_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_RST_EN__SIZE
00000001 a CYFLD_BLE_BLERD_RST_EN__SIZE
00000002 a CYFLD_BLE_BLERD_RUN_DURATION__OFFSET
00000002 a CYFLD_BLE_BLERD_RUN_DURATION__OFFSET
00000002 a CYFLD_BLE_BLERD_RUN_DURATION__SIZE
00000002 a CYFLD_BLE_BLERD_RUN_DURATION__SIZE
00000000 a CYFLD_BLE_BLERD_RX_DATA_INVERSE__OFFSET
00000000 a CYFLD_BLE_BLERD_RX_DATA_INVERSE__OFFSET
00000001 a CYFLD_BLE_BLERD_RX_DATA_INVERSE__SIZE
00000001 a CYFLD_BLE_BLERD_RX_DATA_INVERSE__SIZE
0000000c a CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__OFFSET
0000000c a CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__SIZE
00000001 a CYFLD_BLE_BLERD_RX_DC_FREEZE_EN__SIZE
0000000d a CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__OFFSET
0000000d a CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__SIZE
00000001 a CYFLD_BLE_BLERD_RX_ENV_FREEZE_EN__SIZE
00000008 a CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__SIZE
00000008 a CYFLD_BLE_BLERD_RX_OFFSET_I_CODE__SIZE
00000000 a CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__OFFSET
00000000 a CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__OFFSET
00000008 a CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__SIZE
00000008 a CYFLD_BLE_BLERD_RX_OFFSET_Q_CODE__SIZE
00000005 a CYFLD_BLE_BLERD_RX_STATE__OFFSET
00000005 a CYFLD_BLE_BLERD_RX_STATE__OFFSET
00000003 a CYFLD_BLE_BLERD_RX_STATE__SIZE
00000003 a CYFLD_BLE_BLERD_RX_STATE__SIZE
00000002 a CYFLD_BLE_BLERD_SAT_CHK_TIM__OFFSET
00000002 a CYFLD_BLE_BLERD_SAT_CHK_TIM__OFFSET
00000001 a CYFLD_BLE_BLERD_SAT_CHK_TIM__SIZE
00000001 a CYFLD_BLE_BLERD_SAT_CHK_TIM__SIZE
00000005 a CYFLD_BLE_BLERD_SEL__OFFSET
00000005 a CYFLD_BLE_BLERD_SEL__OFFSET
00000005 a CYFLD_BLE_BLERD_SEL__SIZE
00000005 a CYFLD_BLE_BLERD_SEL__SIZE
00000007 a CYFLD_BLE_BLERD_SHORT_INPUT__OFFSET
00000007 a CYFLD_BLE_BLERD_SHORT_INPUT__OFFSET
00000001 a CYFLD_BLE_BLERD_SHORT_INPUT__SIZE
00000001 a CYFLD_BLE_BLERD_SHORT_INPUT__SIZE
0000000d a CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__OFFSET
0000000d a CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__OFFSET
00000001 a CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__SIZE
00000001 a CYFLD_BLE_BLERD_SOFTRST_EN_TODIFF__SIZE
0000000c a CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__OFFSET
0000000c a CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__OFFSET
00000001 a CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__SIZE
00000001 a CYFLD_BLE_BLERD_SOFTRST_EN_TOSTR__SIZE
0000000b a CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__OFFSET
0000000b a CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__OFFSET
00000001 a CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__SIZE
00000001 a CYFLD_BLE_BLERD_SOFTRST_POWER_DIFF__SIZE
0000000d a CYFLD_BLE_BLERD_START_WAIT_TIM__OFFSET
0000000d a CYFLD_BLE_BLERD_START_WAIT_TIM__OFFSET
00000003 a CYFLD_BLE_BLERD_START_WAIT_TIM__SIZE
00000003 a CYFLD_BLE_BLERD_START_WAIT_TIM__SIZE
0000000e a CYFLD_BLE_BLERD_STATE__OFFSET
0000000e a CYFLD_BLE_BLERD_STATE__OFFSET
00000002 a CYFLD_BLE_BLERD_STATE__SIZE
00000002 a CYFLD_BLE_BLERD_STATE__SIZE
0000000e a CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__OFFSET
0000000e a CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__OFFSET
00000002 a CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__SIZE
00000002 a CYFLD_BLE_BLERD_SY_CP_TXPOWERSAVE__SIZE
0000000e a CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__OFFSET
0000000e a CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__OFFSET
00000002 a CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__SIZE
00000002 a CYFLD_BLE_BLERD_SY_DIVN_TXPOWERSAVE__SIZE
0000000b a CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__OFFSET
0000000b a CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_SY_HILINEARITYR2_MODE__SIZE
0000000d a CYFLD_BLE_BLERD_SY_IBIAS__OFFSET
0000000d a CYFLD_BLE_BLERD_SY_IBIAS__OFFSET
00000003 a CYFLD_BLE_BLERD_SY_IBIAS__SIZE
00000003 a CYFLD_BLE_BLERD_SY_IBIAS__SIZE
00000008 a CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__OFFSET
00000008 a CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__OFFSET
00000002 a CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__SIZE
00000002 a CYFLD_BLE_BLERD_SY_ICP_OFFSET_TX__SIZE
00000006 a CYFLD_BLE_BLERD_SY_LDOBGREF_EN__OFFSET
00000006 a CYFLD_BLE_BLERD_SY_LDOBGREF_EN__OFFSET
00000002 a CYFLD_BLE_BLERD_SY_LDOBGREF_EN__SIZE
00000002 a CYFLD_BLE_BLERD_SY_LDOBGREF_EN__SIZE
0000000a a CYFLD_BLE_BLERD_SY_LDOFFFB__OFFSET
0000000a a CYFLD_BLE_BLERD_SY_LDOFFFB__OFFSET
00000001 a CYFLD_BLE_BLERD_SY_LDOFFFB__SIZE
00000001 a CYFLD_BLE_BLERD_SY_LDOFFFB__SIZE
00000009 a CYFLD_BLE_BLERD_SY_LDOLOPATH__OFFSET
00000009 a CYFLD_BLE_BLERD_SY_LDOLOPATH__OFFSET
00000001 a CYFLD_BLE_BLERD_SY_LDOLOPATH__SIZE
00000001 a CYFLD_BLE_BLERD_SY_LDOLOPATH__SIZE
00000008 a CYFLD_BLE_BLERD_SY_LDOVCO__OFFSET
00000008 a CYFLD_BLE_BLERD_SY_LDOVCO__OFFSET
00000001 a CYFLD_BLE_BLERD_SY_LDOVCO__SIZE
00000001 a CYFLD_BLE_BLERD_SY_LDOVCO__SIZE
0000000c a CYFLD_BLE_BLERD_SY_LOWKVAMODE__OFFSET
0000000c a CYFLD_BLE_BLERD_SY_LOWKVAMODE__OFFSET
00000001 a CYFLD_BLE_BLERD_SY_LOWKVAMODE__SIZE
00000001 a CYFLD_BLE_BLERD_SY_LOWKVAMODE__SIZE
0000000d a CYFLD_BLE_BLERD_SY_LOWKVMMODE__OFFSET
0000000d a CYFLD_BLE_BLERD_SY_LOWKVMMODE__OFFSET
00000001 a CYFLD_BLE_BLERD_SY_LOWKVMMODE__SIZE
00000001 a CYFLD_BLE_BLERD_SY_LOWKVMMODE__SIZE
0000000a a CYFLD_BLE_BLERD_SY_R2HIGHMODE__OFFSET
0000000a a CYFLD_BLE_BLERD_SY_R2HIGHMODE__OFFSET
00000001 a CYFLD_BLE_BLERD_SY_R2HIGHMODE__SIZE
00000001 a CYFLD_BLE_BLERD_SY_R2HIGHMODE__SIZE
00000004 a CYFLD_BLE_BLERD_SY_RST_DLY_TX__OFFSET
00000004 a CYFLD_BLE_BLERD_SY_RST_DLY_TX__OFFSET
00000002 a CYFLD_BLE_BLERD_SY_RST_DLY_TX__SIZE
00000002 a CYFLD_BLE_BLERD_SY_RST_DLY_TX__SIZE
0000000b a CYFLD_BLE_BLERD_SY_STATE__OFFSET
0000000b a CYFLD_BLE_BLERD_SY_STATE__OFFSET
00000003 a CYFLD_BLE_BLERD_SY_STATE__SIZE
00000003 a CYFLD_BLE_BLERD_SY_STATE__SIZE
00000002 a CYFLD_BLE_BLERD_SYLDOFFFB__OFFSET
00000002 a CYFLD_BLE_BLERD_SYLDOFFFB__OFFSET
00000001 a CYFLD_BLE_BLERD_SYLDOFFFB__SIZE
00000001 a CYFLD_BLE_BLERD_SYLDOFFFB__SIZE
00000001 a CYFLD_BLE_BLERD_SYLDOLOPATH__OFFSET
00000001 a CYFLD_BLE_BLERD_SYLDOLOPATH__OFFSET
00000001 a CYFLD_BLE_BLERD_SYLDOLOPATH__SIZE
00000001 a CYFLD_BLE_BLERD_SYLDOLOPATH__SIZE
00000000 a CYFLD_BLE_BLERD_SYLDOVCO__OFFSET
00000000 a CYFLD_BLE_BLERD_SYLDOVCO__OFFSET
00000001 a CYFLD_BLE_BLERD_SYLDOVCO__SIZE
00000001 a CYFLD_BLE_BLERD_SYLDOVCO__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_ICORE__SIZE
00000002 a CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__OFFSET
00000002 a CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_IREFGEN__SIZE
00000003 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__OFFSET
00000003 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QCORE__SIZE
00000004 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__OFFSET
00000004 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_ADC_QREFGEN__SIZE
00000005 a CYFLD_BLE_BLERD_TEST_FPD_BPF__OFFSET
00000005 a CYFLD_BLE_BLERD_TEST_FPD_BPF__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_BPF__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_BPF__SIZE
00000008 a CYFLD_BLE_BLERD_TEST_FPD_CPLPF__OFFSET
00000008 a CYFLD_BLE_BLERD_TEST_FPD_CPLPF__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_CPLPF__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_CPLPF__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DAC__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DAC__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DAC__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DAC__SIZE
00000002 a CYFLD_BLE_BLERD_TEST_FPD_DIV2__OFFSET
00000002 a CYFLD_BLE_BLERD_TEST_FPD_DIV2__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIV2__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIV2__SIZE
00000005 a CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__OFFSET
00000005 a CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIV2_BUF__SIZE
0000000a a CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__OFFSET
0000000a a CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIV2_DRV__SIZE
00000006 a CYFLD_BLE_BLERD_TEST_FPD_DIVN__OFFSET
00000006 a CYFLD_BLE_BLERD_TEST_FPD_DIVN__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIVN__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DIVN__SIZE
00000003 a CYFLD_BLE_BLERD_TEST_FPD_DRIVER__OFFSET
00000003 a CYFLD_BLE_BLERD_TEST_FPD_DRIVER__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DRIVER__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_DRIVER__SIZE
00000007 a CYFLD_BLE_BLERD_TEST_FPD_FCAL__OFFSET
00000007 a CYFLD_BLE_BLERD_TEST_FPD_FCAL__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FCAL__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FCAL__SIZE
0000000c a CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__OFFSET
0000000c a CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FCAL_AMP__SIZE
0000000b a CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__OFFSET
0000000b a CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FN_RXEN__SIZE
00000005 a CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__OFFSET
00000005 a CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_FN_TXEN__SIZE
00000000 a CYFLD_BLE_BLERD_TEST_FPD_IBIAS__OFFSET
00000000 a CYFLD_BLE_BLERD_TEST_FPD_IBIAS__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_IBIAS__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_IBIAS__SIZE
00000006 a CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__OFFSET
00000006 a CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_KVM_NFDEV__SIZE
00000007 a CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__OFFSET
00000007 a CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_KVM_PFDEV__SIZE
00000009 a CYFLD_BLE_BLERD_TEST_FPD_LNA__OFFSET
00000009 a CYFLD_BLE_BLERD_TEST_FPD_LNA__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LNA__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LNA__SIZE
0000000a a CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__OFFSET
0000000a a CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LNA_HIZ__SIZE
0000000e a CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__OFFSET
0000000e a CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LOOP_FREEZE__SIZE
00000004 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__OFFSET
00000004 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHDIVN__SIZE
00000009 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__OFFSET
00000009 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LOPATHTX__SIZE
00000002 a CYFLD_BLE_BLERD_TEST_FPD_LPF__OFFSET
00000002 a CYFLD_BLE_BLERD_TEST_FPD_LPF__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LPF__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_LPF__SIZE
00000007 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__OFFSET
00000007 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_LO__SIZE
00000008 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__OFFSET
00000008 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_MIXER_RF__SIZE
0000000d a CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__OFFSET
0000000d a CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_OPENLOOP__SIZE
00000004 a CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__OFFSET
00000004 a CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_PREDRIVER__SIZE
00000006 a CYFLD_BLE_BLERD_TEST_FPD_TIA__OFFSET
00000006 a CYFLD_BLE_BLERD_TEST_FPD_TIA__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_TIA__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_TIA__SIZE
0000000b a CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__OFFSET
0000000b a CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_TX_POWERSAVE__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_VCO__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_VCO__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPD_VCO__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPD_VCO__SIZE
0000000f a CYFLD_BLE_BLERD_TEST_FPUP_ALL__OFFSET
0000000f a CYFLD_BLE_BLERD_TEST_FPUP_ALL__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPUP_ALL__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPUP_ALL__SIZE
0000000c a CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__OFFSET
0000000c a CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPUP_RX_ALL__SIZE
00000008 a CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__OFFSET
00000008 a CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_FPUP_TX_ALL__SIZE
0000000e a CYFLD_BLE_BLERD_TEST_I_POLARITY__OFFSET
0000000e a CYFLD_BLE_BLERD_TEST_I_POLARITY__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_I_POLARITY__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_I_POLARITY__SIZE
00000000 a CYFLD_BLE_BLERD_TEST_IBITS__OFFSET
00000000 a CYFLD_BLE_BLERD_TEST_IBITS__OFFSET
00000006 a CYFLD_BLE_BLERD_TEST_IBITS__SIZE
00000006 a CYFLD_BLE_BLERD_TEST_IBITS__SIZE
0000000c a CYFLD_BLE_BLERD_TEST_MODE__OFFSET
0000000c a CYFLD_BLE_BLERD_TEST_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_MODE__SIZE
0000000d a CYFLD_BLE_BLERD_TEST_Q_POLARITY__OFFSET
0000000d a CYFLD_BLE_BLERD_TEST_Q_POLARITY__OFFSET
00000001 a CYFLD_BLE_BLERD_TEST_Q_POLARITY__SIZE
00000001 a CYFLD_BLE_BLERD_TEST_Q_POLARITY__SIZE
00000006 a CYFLD_BLE_BLERD_TEST_QBITS__OFFSET
00000006 a CYFLD_BLE_BLERD_TEST_QBITS__OFFSET
00000006 a CYFLD_BLE_BLERD_TEST_QBITS__SIZE
00000006 a CYFLD_BLE_BLERD_TEST_QBITS__SIZE
0000000f a CYFLD_BLE_BLERD_TESTMODE_EN__OFFSET
0000000f a CYFLD_BLE_BLERD_TESTMODE_EN__OFFSET
00000001 a CYFLD_BLE_BLERD_TESTMODE_EN__SIZE
00000001 a CYFLD_BLE_BLERD_TESTMODE_EN__SIZE
00000000 a CYFLD_BLE_BLERD_TIA__OFFSET
00000000 a CYFLD_BLE_BLERD_TIA__OFFSET
00000003 a CYFLD_BLE_BLERD_TIA__SIZE
00000003 a CYFLD_BLE_BLERD_TIA__SIZE
00000002 a CYFLD_BLE_BLERD_TIA_IBIAS__OFFSET
00000002 a CYFLD_BLE_BLERD_TIA_IBIAS__OFFSET
00000002 a CYFLD_BLE_BLERD_TIA_IBIAS__SIZE
00000002 a CYFLD_BLE_BLERD_TIA_IBIAS__SIZE
00000001 a CYFLD_BLE_BLERD_TX_DATA_INVERSE__OFFSET
00000001 a CYFLD_BLE_BLERD_TX_DATA_INVERSE__OFFSET
00000001 a CYFLD_BLE_BLERD_TX_DATA_INVERSE__SIZE
00000001 a CYFLD_BLE_BLERD_TX_DATA_INVERSE__SIZE
00000008 a CYFLD_BLE_BLERD_TX_DF2_SEL__OFFSET
00000008 a CYFLD_BLE_BLERD_TX_DF2_SEL__OFFSET
00000001 a CYFLD_BLE_BLERD_TX_DF2_SEL__SIZE
00000001 a CYFLD_BLE_BLERD_TX_DF2_SEL__SIZE
00000000 a CYFLD_BLE_BLERD_TX_DRIVER__OFFSET
00000000 a CYFLD_BLE_BLERD_TX_DRIVER__OFFSET
00000004 a CYFLD_BLE_BLERD_TX_DRIVER__SIZE
00000004 a CYFLD_BLE_BLERD_TX_DRIVER__SIZE
00000003 a CYFLD_BLE_BLERD_TX_FREEZE_TIME__OFFSET
00000003 a CYFLD_BLE_BLERD_TX_FREEZE_TIME__OFFSET
00000002 a CYFLD_BLE_BLERD_TX_FREEZE_TIME__SIZE
00000002 a CYFLD_BLE_BLERD_TX_FREEZE_TIME__SIZE
00000006 a CYFLD_BLE_BLERD_TX_LPF__OFFSET
00000006 a CYFLD_BLE_BLERD_TX_LPF__OFFSET
00000004 a CYFLD_BLE_BLERD_TX_LPF__SIZE
00000004 a CYFLD_BLE_BLERD_TX_LPF__SIZE
00000006 a CYFLD_BLE_BLERD_TX_MODSTART_TIME__OFFSET
00000006 a CYFLD_BLE_BLERD_TX_MODSTART_TIME__OFFSET
00000002 a CYFLD_BLE_BLERD_TX_MODSTART_TIME__SIZE
00000002 a CYFLD_BLE_BLERD_TX_MODSTART_TIME__SIZE
00000007 a CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__OFFSET
00000007 a CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__OFFSET
00000001 a CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__SIZE
00000001 a CYFLD_BLE_BLERD_TX_PA_RAMP_MODE__SIZE
00000005 a CYFLD_BLE_BLERD_TX_PREDRV_TIME__OFFSET
00000005 a CYFLD_BLE_BLERD_TX_PREDRV_TIME__OFFSET
00000001 a CYFLD_BLE_BLERD_TX_PREDRV_TIME__SIZE
00000001 a CYFLD_BLE_BLERD_TX_PREDRV_TIME__SIZE
00000008 a CYFLD_BLE_BLERD_TX_STATE__OFFSET
00000008 a CYFLD_BLE_BLERD_TX_STATE__OFFSET
00000003 a CYFLD_BLE_BLERD_TX_STATE__SIZE
00000003 a CYFLD_BLE_BLERD_TX_STATE__SIZE
0000000a a CYFLD_BLE_BLERD_TX_VTXREF_PROG__OFFSET
0000000a a CYFLD_BLE_BLERD_TX_VTXREF_PROG__OFFSET
00000004 a CYFLD_BLE_BLERD_TX_VTXREF_PROG__SIZE
00000004 a CYFLD_BLE_BLERD_TX_VTXREF_PROG__SIZE
00000005 a CYFLD_BLE_BLERD_V2I__OFFSET
00000005 a CYFLD_BLE_BLERD_V2I__OFFSET
00000005 a CYFLD_BLE_BLERD_V2I__SIZE
00000005 a CYFLD_BLE_BLERD_V2I__SIZE
00000000 a CYFLD_BLE_BLERD_V2I_RCAL__OFFSET
00000000 a CYFLD_BLE_BLERD_V2I_RCAL__OFFSET
00000005 a CYFLD_BLE_BLERD_V2I_RCAL__SIZE
00000005 a CYFLD_BLE_BLERD_V2I_RCAL__SIZE
00000002 a CYFLD_BLE_BLERD_V2I_REG__OFFSET
00000002 a CYFLD_BLE_BLERD_V2I_REG__OFFSET
00000003 a CYFLD_BLE_BLERD_V2I_REG__SIZE
00000003 a CYFLD_BLE_BLERD_V2I_REG__SIZE
0000000a a CYFLD_BLE_BLERD_VBG_TRIM__OFFSET
0000000a a CYFLD_BLE_BLERD_VBG_TRIM__OFFSET
00000003 a CYFLD_BLE_BLERD_VBG_TRIM__SIZE
00000003 a CYFLD_BLE_BLERD_VBG_TRIM__SIZE
00000000 a CYFLD_BLE_BLERD_VCO__OFFSET
00000000 a CYFLD_BLE_BLERD_VCO__OFFSET
00000004 a CYFLD_BLE_BLERD_VCO__SIZE
00000004 a CYFLD_BLE_BLERD_VCO__SIZE
0000000b a CYFLD_BLE_BLERD_VCO_OL_ENBL__OFFSET
0000000b a CYFLD_BLE_BLERD_VCO_OL_ENBL__OFFSET
00000001 a CYFLD_BLE_BLERD_VCO_OL_ENBL__SIZE
00000001 a CYFLD_BLE_BLERD_VCO_OL_ENBL__SIZE
00000000 a CYFLD_BLE_BLERD_VCO_WARMUP_TIME__OFFSET
00000000 a CYFLD_BLE_BLERD_VCO_WARMUP_TIME__OFFSET
00000001 a CYFLD_BLE_BLERD_VCO_WARMUP_TIME__SIZE
00000001 a CYFLD_BLE_BLERD_VCO_WARMUP_TIME__SIZE
0000000a a CYFLD_BLE_BLERD_VCTRL_PULLDN__OFFSET
0000000a a CYFLD_BLE_BLERD_VCTRL_PULLDN__OFFSET
00000001 a CYFLD_BLE_BLERD_VCTRL_PULLDN__SIZE
00000001 a CYFLD_BLE_BLERD_VCTRL_PULLDN__SIZE
0000000b a CYFLD_BLE_BLERD_VMOD_PULLDN__OFFSET
0000000b a CYFLD_BLE_BLERD_VMOD_PULLDN__OFFSET
00000001 a CYFLD_BLE_BLERD_VMOD_PULLDN__SIZE
00000001 a CYFLD_BLE_BLERD_VMOD_PULLDN__SIZE
00000002 a CYFLD_BLE_BLERD_WIDE_SPD__OFFSET
00000002 a CYFLD_BLE_BLERD_WIDE_SPD__OFFSET
00000002 a CYFLD_BLE_BLERD_WIDE_SPD__SIZE
00000002 a CYFLD_BLE_BLERD_WIDE_SPD__SIZE
00000008 a CYFLD_BLE_BLERD_X1__OFFSET
00000008 a CYFLD_BLE_BLERD_X1__OFFSET
00000008 a CYFLD_BLE_BLERD_X1__SIZE
00000008 a CYFLD_BLE_BLERD_X1__SIZE
00000000 a CYFLD_BLE_BLERD_X2__OFFSET
00000000 a CYFLD_BLE_BLERD_X2__OFFSET
00000008 a CYFLD_BLE_BLERD_X2__SIZE
00000008 a CYFLD_BLE_BLERD_X2__SIZE
00000000 a CYFLD_BLE_BLERD_XO_AMP_DETECT__OFFSET
00000000 a CYFLD_BLE_BLERD_XO_AMP_DETECT__OFFSET
00000001 a CYFLD_BLE_BLERD_XO_AMP_DETECT__SIZE
00000001 a CYFLD_BLE_BLERD_XO_AMP_DETECT__SIZE
0000000f a CYFLD_BLE_BLERD_XTAL_ENABLE__OFFSET
0000000f a CYFLD_BLE_BLERD_XTAL_ENABLE__OFFSET
00000001 a CYFLD_BLE_BLERD_XTAL_ENABLE__SIZE
00000001 a CYFLD_BLE_BLERD_XTAL_ENABLE__SIZE
0000000e a CYFLD_BLE_BLESS_BPKTCTL_FW__OFFSET
0000000e a CYFLD_BLE_BLESS_BPKTCTL_FW__OFFSET
00000001 a CYFLD_BLE_BLESS_BPKTCTL_FW__SIZE
00000001 a CYFLD_BLE_BLESS_BPKTCTL_FW__SIZE
0000000f a CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__OFFSET
0000000f a CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__OFFSET
00000001 a CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__SIZE
00000001 a CYFLD_BLE_BLESS_BPKTCTL_FW_DRIVE__SIZE
00000000 a CYFLD_BLE_BLESS_CLK_EN__OFFSET
00000000 a CYFLD_BLE_BLESS_CLK_EN__OFFSET
00000001 a CYFLD_BLE_BLESS_CLK_EN__SIZE
00000001 a CYFLD_BLE_BLESS_CLK_EN__SIZE
00000001 a CYFLD_BLE_BLESS_CY_CORREL_EN__OFFSET
00000001 a CYFLD_BLE_BLESS_CY_CORREL_EN__OFFSET
00000001 a CYFLD_BLE_BLESS_CY_CORREL_EN__SIZE
00000001 a CYFLD_BLE_BLESS_CY_CORREL_EN__SIZE
00000004 a CYFLD_BLE_BLESS_DDFT_MUX_CFG1__OFFSET
00000004 a CYFLD_BLE_BLESS_DDFT_MUX_CFG1__OFFSET
00000004 a CYFLD_BLE_BLESS_DDFT_MUX_CFG1__SIZE
00000004 a CYFLD_BLE_BLESS_DDFT_MUX_CFG1__SIZE
00000008 a CYFLD_BLE_BLESS_DDFT_MUX_CFG2__OFFSET
00000008 a CYFLD_BLE_BLESS_DDFT_MUX_CFG2__OFFSET
00000004 a CYFLD_BLE_BLESS_DDFT_MUX_CFG2__SIZE
00000004 a CYFLD_BLE_BLESS_DDFT_MUX_CFG2__SIZE
00000000 a CYFLD_BLE_BLESS_DISABLE_LF_CLK__OFFSET
00000000 a CYFLD_BLE_BLESS_DISABLE_LF_CLK__OFFSET
00000001 a CYFLD_BLE_BLESS_DISABLE_LF_CLK__SIZE
00000001 a CYFLD_BLE_BLESS_DISABLE_LF_CLK__SIZE
00000000 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR__OFFSET
00000000 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR__OFFSET
00000001 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR__SIZE
00000001 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR__SIZE
00000001 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__OFFSET
00000001 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__OFFSET
00000001 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__SIZE
00000001 a CYFLD_BLE_BLESS_DSM_ENTERED_INTR_MASK__SIZE
00000000 a CYFLD_BLE_BLESS_DSM_EXIT__OFFSET
00000000 a CYFLD_BLE_BLESS_DSM_EXIT__OFFSET
00000001 a CYFLD_BLE_BLESS_DSM_EXIT__SIZE
00000001 a CYFLD_BLE_BLESS_DSM_EXIT__SIZE
00000001 a CYFLD_BLE_BLESS_DSM_EXITED_INTR__OFFSET
00000001 a CYFLD_BLE_BLESS_DSM_EXITED_INTR__OFFSET
00000001 a CYFLD_BLE_BLESS_DSM_EXITED_INTR__SIZE
00000001 a CYFLD_BLE_BLESS_DSM_EXITED_INTR__SIZE
00000002 a CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__OFFSET
00000002 a CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__OFFSET
00000001 a CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__SIZE
00000001 a CYFLD_BLE_BLESS_DSM_EXITED_INTR_MASK__SIZE
0000001f a CYFLD_BLE_BLESS_ENABLE__OFFSET
0000001f a CYFLD_BLE_BLESS_ENABLE__OFFSET
00000001 a CYFLD_BLE_BLESS_ENABLE__SIZE
00000001 a CYFLD_BLE_BLESS_ENABLE__SIZE
00000010 a CYFLD_BLE_BLESS_ENBUS__OFFSET
00000010 a CYFLD_BLE_BLESS_ENBUS__OFFSET
00000008 a CYFLD_BLE_BLESS_ENBUS__SIZE
00000008 a CYFLD_BLE_BLESS_ENBUS__SIZE
00000002 a CYFLD_BLE_BLESS_EXT_INPUT_EN__OFFSET
00000002 a CYFLD_BLE_BLESS_EXT_INPUT_EN__OFFSET
00000001 a CYFLD_BLE_BLESS_EXT_INPUT_EN__SIZE
00000001 a CYFLD_BLE_BLESS_EXT_INPUT_EN__SIZE
00000002 a CYFLD_BLE_BLESS_LLCLK_DIV__OFFSET
00000002 a CYFLD_BLE_BLESS_LLCLK_DIV__OFFSET
00000002 a CYFLD_BLE_BLESS_LLCLK_DIV__SIZE
00000002 a CYFLD_BLE_BLESS_LLCLK_DIV__SIZE
00000001 a CYFLD_BLE_BLESS_LPM_AUTO__OFFSET
00000001 a CYFLD_BLE_BLESS_LPM_AUTO__OFFSET
00000001 a CYFLD_BLE_BLESS_LPM_AUTO__SIZE
00000001 a CYFLD_BLE_BLESS_LPM_AUTO__SIZE
00000000 a CYFLD_BLE_BLESS_LPM_EN__OFFSET
00000000 a CYFLD_BLE_BLESS_LPM_EN__OFFSET
00000001 a CYFLD_BLE_BLESS_LPM_EN__SIZE
00000001 a CYFLD_BLE_BLESS_LPM_EN__SIZE
00000004 a CYFLD_BLE_BLESS_LPM_GM__OFFSET
00000004 a CYFLD_BLE_BLESS_LPM_GM__OFFSET
00000002 a CYFLD_BLE_BLESS_LPM_GM__SIZE
00000002 a CYFLD_BLE_BLESS_LPM_GM__SIZE
00000000 a CYFLD_BLE_BLESS_OUT_BLNK_A__OFFSET
00000000 a CYFLD_BLE_BLESS_OUT_BLNK_A__OFFSET
00000001 a CYFLD_BLE_BLESS_OUT_BLNK_A__SIZE
00000001 a CYFLD_BLE_BLESS_OUT_BLNK_A__SIZE
00000000 a CYFLD_BLE_BLESS_RF_ENABLE__OFFSET
00000000 a CYFLD_BLE_BLESS_RF_ENABLE__OFFSET
00000001 a CYFLD_BLE_BLESS_RF_ENABLE__SIZE
00000001 a CYFLD_BLE_BLESS_RF_ENABLE__SIZE
00000000 a CYFLD_BLE_BLESS_SYSCLK_DIV__OFFSET
00000000 a CYFLD_BLE_BLESS_SYSCLK_DIV__OFFSET
00000002 a CYFLD_BLE_BLESS_SYSCLK_DIV__SIZE
00000002 a CYFLD_BLE_BLESS_SYSCLK_DIV__SIZE
00000000 a CYFLD_BLE_BLESS_XGM__OFFSET
00000000 a CYFLD_BLE_BLESS_XGM__OFFSET
00000003 a CYFLD_BLE_BLESS_XGM__SIZE
00000003 a CYFLD_BLE_BLESS_XGM__SIZE
00000008 a CYFLD_BLE_BLESS_XTAL_ON_INTR__OFFSET
00000008 a CYFLD_BLE_BLESS_XTAL_ON_INTR__OFFSET
00000001 a CYFLD_BLE_BLESS_XTAL_ON_INTR__SIZE
00000001 a CYFLD_BLE_BLESS_XTAL_ON_INTR__SIZE
00000003 a CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__OFFSET
00000003 a CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__OFFSET
00000001 a CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__SIZE
00000001 a CYFLD_BLE_BLESS_XTAL_ON_INTR_MASK__SIZE
00000002 a CYFLD_CM0_CLKSOURCE__OFFSET
00000002 a CYFLD_CM0_CLKSOURCE__OFFSET
00000001 a CYFLD_CM0_CLKSOURCE__SIZE
00000001 a CYFLD_CM0_CLKSOURCE__SIZE
00000000 a CYFLD_CM0_CLRENA__OFFSET
00000000 a CYFLD_CM0_CLRENA__OFFSET
00000020 a CYFLD_CM0_CLRENA__SIZE
00000020 a CYFLD_CM0_CLRENA__SIZE
00000000 a CYFLD_CM0_CLRPEND__OFFSET
00000000 a CYFLD_CM0_CLRPEND__OFFSET
00000020 a CYFLD_CM0_CLRPEND__SIZE
00000020 a CYFLD_CM0_CLRPEND__SIZE
00000010 a CYFLD_CM0_CONSTANT__OFFSET
00000010 a CYFLD_CM0_CONSTANT__OFFSET
00000004 a CYFLD_CM0_CONSTANT__SIZE
00000004 a CYFLD_CM0_CONSTANT__SIZE
00000010 a CYFLD_CM0_COUNTFLAG__OFFSET
00000010 a CYFLD_CM0_COUNTFLAG__OFFSET
00000001 a CYFLD_CM0_COUNTFLAG__SIZE
00000001 a CYFLD_CM0_COUNTFLAG__SIZE
00000000 a CYFLD_CM0_CURRENT__OFFSET
00000000 a CYFLD_CM0_CURRENT__OFFSET
00000018 a CYFLD_CM0_CURRENT__SIZE
00000018 a CYFLD_CM0_CURRENT__SIZE
00000000 a CYFLD_CM0_ENABLE__OFFSET
00000000 a CYFLD_CM0_ENABLE__OFFSET
00000001 a CYFLD_CM0_ENABLE__SIZE
00000001 a CYFLD_CM0_ENABLE__SIZE
0000000f a CYFLD_CM0_ENDIANNESS__OFFSET
0000000f a CYFLD_CM0_ENDIANNESS__OFFSET
00000001 a CYFLD_CM0_ENDIANNESS__SIZE
00000001 a CYFLD_CM0_ENDIANNESS__SIZE
00000018 a CYFLD_CM0_IMPLEMENTER__OFFSET
00000018 a CYFLD_CM0_IMPLEMENTER__OFFSET
00000008 a CYFLD_CM0_IMPLEMENTER__SIZE
00000008 a CYFLD_CM0_IMPLEMENTER__SIZE
00000016 a CYFLD_CM0_ISRPENDING__OFFSET
00000016 a CYFLD_CM0_ISRPENDING__OFFSET
00000001 a CYFLD_CM0_ISRPENDING__SIZE
00000001 a CYFLD_CM0_ISRPENDING__SIZE
00000017 a CYFLD_CM0_ISRPREEMPT__OFFSET
00000017 a CYFLD_CM0_ISRPREEMPT__OFFSET
00000001 a CYFLD_CM0_ISRPREEMPT__SIZE
00000001 a CYFLD_CM0_ISRPREEMPT__SIZE
0000001f a CYFLD_CM0_NMIPENDSET__OFFSET
0000001f a CYFLD_CM0_NMIPENDSET__OFFSET
00000001 a CYFLD_CM0_NMIPENDSET__SIZE
00000001 a CYFLD_CM0_NMIPENDSET__SIZE
0000001f a CYFLD_CM0_NOREF__OFFSET
0000001f a CYFLD_CM0_NOREF__OFFSET
00000001 a CYFLD_CM0_NOREF__SIZE
00000001 a CYFLD_CM0_NOREF__SIZE
00000004 a CYFLD_CM0_PARTNO__OFFSET
00000004 a CYFLD_CM0_PARTNO__OFFSET
0000000c a CYFLD_CM0_PARTNO__SIZE
0000000c a CYFLD_CM0_PARTNO__SIZE
00000019 a CYFLD_CM0_PENDSTCLR__OFFSET
00000019 a CYFLD_CM0_PENDSTCLR__OFFSET
00000001 a CYFLD_CM0_PENDSTCLR__SIZE
00000001 a CYFLD_CM0_PENDSTCLR__SIZE
0000001a a CYFLD_CM0_PENDSTSETb__OFFSET
0000001a a CYFLD_CM0_PENDSTSETb__OFFSET
00000001 a CYFLD_CM0_PENDSTSETb__SIZE
00000001 a CYFLD_CM0_PENDSTSETb__SIZE
0000001b a CYFLD_CM0_PENDSVCLR__OFFSET
0000001b a CYFLD_CM0_PENDSVCLR__OFFSET
00000001 a CYFLD_CM0_PENDSVCLR__SIZE
00000001 a CYFLD_CM0_PENDSVCLR__SIZE
0000001c a CYFLD_CM0_PENDSVSET__OFFSET
0000001c a CYFLD_CM0_PENDSVSET__OFFSET
00000001 a CYFLD_CM0_PENDSVSET__SIZE
00000001 a CYFLD_CM0_PENDSVSET__SIZE
0000001e a CYFLD_CM0_PRI_11__OFFSET
0000001e a CYFLD_CM0_PRI_11__OFFSET
00000002 a CYFLD_CM0_PRI_11__SIZE
00000002 a CYFLD_CM0_PRI_11__SIZE
00000016 a CYFLD_CM0_PRI_14__OFFSET
00000016 a CYFLD_CM0_PRI_14__OFFSET
00000002 a CYFLD_CM0_PRI_14__SIZE
00000002 a CYFLD_CM0_PRI_14__SIZE
0000001e a CYFLD_CM0_PRI_15__OFFSET
0000001e a CYFLD_CM0_PRI_15__OFFSET
00000002 a CYFLD_CM0_PRI_15__SIZE
00000002 a CYFLD_CM0_PRI_15__SIZE
00000006 a CYFLD_CM0_PRI_N0__OFFSET
00000006 a CYFLD_CM0_PRI_N0__OFFSET
00000002 a CYFLD_CM0_PRI_N0__SIZE
00000002 a CYFLD_CM0_PRI_N0__SIZE
0000000e a CYFLD_CM0_PRI_N1__OFFSET
0000000e a CYFLD_CM0_PRI_N1__OFFSET
00000002 a CYFLD_CM0_PRI_N1__SIZE
00000002 a CYFLD_CM0_PRI_N1__SIZE
00000016 a CYFLD_CM0_PRI_N2__OFFSET
00000016 a CYFLD_CM0_PRI_N2__OFFSET
00000002 a CYFLD_CM0_PRI_N2__SIZE
00000002 a CYFLD_CM0_PRI_N2__SIZE
0000001e a CYFLD_CM0_PRI_N3__OFFSET
0000001e a CYFLD_CM0_PRI_N3__OFFSET
00000002 a CYFLD_CM0_PRI_N3__SIZE
00000002 a CYFLD_CM0_PRI_N3__SIZE
00000000 a CYFLD_CM0_RELOAD__OFFSET
00000000 a CYFLD_CM0_RELOAD__OFFSET
00000018 a CYFLD_CM0_RELOAD__SIZE
00000018 a CYFLD_CM0_RELOAD__SIZE
00000000 a CYFLD_CM0_REVISION__OFFSET
00000000 a CYFLD_CM0_REVISION__OFFSET
00000004 a CYFLD_CM0_REVISION__SIZE
00000004 a CYFLD_CM0_REVISION__SIZE
00000000 a CYFLD_CM0_SETENA__OFFSET
00000000 a CYFLD_CM0_SETENA__OFFSET
00000020 a CYFLD_CM0_SETENA__SIZE
00000020 a CYFLD_CM0_SETENA__SIZE
00000000 a CYFLD_CM0_SETPEND__OFFSET
00000000 a CYFLD_CM0_SETPEND__OFFSET
00000020 a CYFLD_CM0_SETPEND__SIZE
00000020 a CYFLD_CM0_SETPEND__SIZE
00000004 a CYFLD_CM0_SEVONPEND__OFFSET
00000004 a CYFLD_CM0_SEVONPEND__OFFSET
00000001 a CYFLD_CM0_SEVONPEND__SIZE
00000001 a CYFLD_CM0_SEVONPEND__SIZE
0000001e a CYFLD_CM0_SKEW__OFFSET
0000001e a CYFLD_CM0_SKEW__OFFSET
00000001 a CYFLD_CM0_SKEW__SIZE
00000001 a CYFLD_CM0_SKEW__SIZE
00000002 a CYFLD_CM0_SLEEPDEEP__OFFSET
00000002 a CYFLD_CM0_SLEEPDEEP__OFFSET
00000001 a CYFLD_CM0_SLEEPDEEP__SIZE
00000001 a CYFLD_CM0_SLEEPDEEP__SIZE
00000001 a CYFLD_CM0_SLEEPONEXIT__OFFSET
00000001 a CYFLD_CM0_SLEEPONEXIT__OFFSET
00000001 a CYFLD_CM0_SLEEPONEXIT__SIZE
00000001 a CYFLD_CM0_SLEEPONEXIT__SIZE
00000009 a CYFLD_CM0_STKALIGN__OFFSET
00000009 a CYFLD_CM0_STKALIGN__OFFSET
00000001 a CYFLD_CM0_STKALIGN__SIZE
00000001 a CYFLD_CM0_STKALIGN__SIZE
0000000f a CYFLD_CM0_SVCALLPENDED__OFFSET
0000000f a CYFLD_CM0_SVCALLPENDED__OFFSET
00000001 a CYFLD_CM0_SVCALLPENDED__SIZE
00000001 a CYFLD_CM0_SVCALLPENDED__SIZE
00000002 a CYFLD_CM0_SYSRESETREQ__OFFSET
00000002 a CYFLD_CM0_SYSRESETREQ__OFFSET
00000001 a CYFLD_CM0_SYSRESETREQ__SIZE
00000001 a CYFLD_CM0_SYSRESETREQ__SIZE
00000000 a CYFLD_CM0_TENMS__OFFSET
00000000 a CYFLD_CM0_TENMS__OFFSET
00000018 a CYFLD_CM0_TENMS__SIZE
00000018 a CYFLD_CM0_TENMS__SIZE
00000001 a CYFLD_CM0_TICKINT__OFFSET
00000001 a CYFLD_CM0_TICKINT__OFFSET
00000001 a CYFLD_CM0_TICKINT__SIZE
00000001 a CYFLD_CM0_TICKINT__SIZE
00000003 a CYFLD_CM0_UNALIGN_TRP__OFFSET
00000003 a CYFLD_CM0_UNALIGN_TRP__OFFSET
00000001 a CYFLD_CM0_UNALIGN_TRP__SIZE
00000001 a CYFLD_CM0_UNALIGN_TRP__SIZE
00000000 a CYFLD_CM0_VALUE__OFFSET
00000000 a CYFLD_CM0_VALUE__OFFSET
00000020 a CYFLD_CM0_VALUE__SIZE
00000020 a CYFLD_CM0_VALUE__SIZE
00000014 a CYFLD_CM0_VARIANT__OFFSET
00000014 a CYFLD_CM0_VARIANT__OFFSET
00000004 a CYFLD_CM0_VARIANT__SIZE
00000004 a CYFLD_CM0_VARIANT__SIZE
00000000 a CYFLD_CM0_VECTACTIVE__OFFSET
00000000 a CYFLD_CM0_VECTACTIVE__OFFSET
00000009 a CYFLD_CM0_VECTACTIVE__SIZE
00000009 a CYFLD_CM0_VECTACTIVE__SIZE
00000001 a CYFLD_CM0_VECTCLRACTIVE__OFFSET
00000001 a CYFLD_CM0_VECTCLRACTIVE__OFFSET
00000001 a CYFLD_CM0_VECTCLRACTIVE__SIZE
00000001 a CYFLD_CM0_VECTCLRACTIVE__SIZE
00000010 a CYFLD_CM0_VECTKEY__OFFSET
00000010 a CYFLD_CM0_VECTKEY__OFFSET
00000010 a CYFLD_CM0_VECTKEY__SIZE
00000010 a CYFLD_CM0_VECTKEY__SIZE
0000000c a CYFLD_CM0_VECTPENDING__OFFSET
0000000c a CYFLD_CM0_VECTPENDING__OFFSET
00000009 a CYFLD_CM0_VECTPENDING__SIZE
00000009 a CYFLD_CM0_VECTPENDING__SIZE
00000000 a CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET
00000000 a CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET
00000008 a CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE
00000008 a CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE
0000001b a CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET
0000001b a CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET
00000001 a CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE
00000001 a CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE
00000000 a CYFLD_CPUSS_DSI__OFFSET
00000000 a CYFLD_CPUSS_DSI__OFFSET
00000020 a CYFLD_CPUSS_DSI__SIZE
00000020 a CYFLD_CPUSS_DSI__SIZE
00000000 a CYFLD_CPUSS_DSI_INT_PULSE__OFFSET
00000000 a CYFLD_CPUSS_DSI_INT_PULSE__OFFSET
00000020 a CYFLD_CPUSS_DSI_INT_PULSE__SIZE
00000020 a CYFLD_CPUSS_DSI_INT_PULSE__SIZE
00000000 a CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET
00000000 a CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET
00000001 a CYFLD_CPUSS_DSI_NMI_PULSE__SIZE
00000001 a CYFLD_CPUSS_DSI_NMI_PULSE__SIZE
00000008 a CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET
00000008 a CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET
00000001 a CYFLD_CPUSS_FLASH_INVALIDATE__SIZE
00000001 a CYFLD_CPUSS_FLASH_INVALIDATE__SIZE
0000001e a CYFLD_CPUSS_FLASH_LOCK__OFFSET
0000001e a CYFLD_CPUSS_FLASH_LOCK__OFFSET
00000001 a CYFLD_CPUSS_FLASH_LOCK__SIZE
00000001 a CYFLD_CPUSS_FLASH_LOCK__SIZE
00000000 a CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET
00000000 a CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET
0000000b a CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE
0000000b a CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE
00000014 a CYFLD_CPUSS_FLASH_WOUND__OFFSET
00000014 a CYFLD_CPUSS_FLASH_WOUND__OFFSET
00000003 a CYFLD_CPUSS_FLASH_WOUND__SIZE
00000003 a CYFLD_CPUSS_FLASH_WOUND__SIZE
00000000 a CYFLD_CPUSS_FLASH_WS__OFFSET
00000000 a CYFLD_CPUSS_FLASH_WS__OFFSET
00000002 a CYFLD_CPUSS_FLASH_WS__SIZE
00000002 a CYFLD_CPUSS_FLASH_WS__SIZE
0000001e a CYFLD_CPUSS_HMASTER_0__OFFSET
0000001e a CYFLD_CPUSS_HMASTER_0__OFFSET
00000001 a CYFLD_CPUSS_HMASTER_0__SIZE
00000001 a CYFLD_CPUSS_HMASTER_0__SIZE
00000004 a CYFLD_CPUSS_PREF_EN__OFFSET
00000004 a CYFLD_CPUSS_PREF_EN__OFFSET
00000001 a CYFLD_CPUSS_PREF_EN__SIZE
00000001 a CYFLD_CPUSS_PREF_EN__SIZE
0000001c a CYFLD_CPUSS_PRIVILEGED__OFFSET
0000001c a CYFLD_CPUSS_PRIVILEGED__OFFSET
00000001 a CYFLD_CPUSS_PRIVILEGED__SIZE
00000001 a CYFLD_CPUSS_PRIVILEGED__SIZE
0000001f a CYFLD_CPUSS_PROTECTION_LOCK__OFFSET
0000001f a CYFLD_CPUSS_PROTECTION_LOCK__OFFSET
00000001 a CYFLD_CPUSS_PROTECTION_LOCK__SIZE
00000001 a CYFLD_CPUSS_PROTECTION_LOCK__SIZE
00000000 a CYFLD_CPUSS_PROTECTION_MODE__OFFSET
00000000 a CYFLD_CPUSS_PROTECTION_MODE__OFFSET
00000004 a CYFLD_CPUSS_PROTECTION_MODE__SIZE
00000004 a CYFLD_CPUSS_PROTECTION_MODE__SIZE
00000000 a CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET
00000000 a CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET
00000009 a CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE
00000009 a CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE
00000010 a CYFLD_CPUSS_RAM_WOUND__OFFSET
00000010 a CYFLD_CPUSS_RAM_WOUND__OFFSET
00000003 a CYFLD_CPUSS_RAM_WOUND__SIZE
00000003 a CYFLD_CPUSS_RAM_WOUND__SIZE
0000001d a CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET
0000001d a CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET
00000001 a CYFLD_CPUSS_ROM_ACCESS_EN__SIZE
00000001 a CYFLD_CPUSS_ROM_ACCESS_EN__SIZE
00000000 a CYFLD_CPUSS_ROM_WS__OFFSET
00000000 a CYFLD_CPUSS_ROM_WS__OFFSET
00000001 a CYFLD_CPUSS_ROM_WS__SIZE
00000001 a CYFLD_CPUSS_ROM_WS__SIZE
00000000 a CYFLD_CPUSS_SYSCALL_ARG__OFFSET
00000000 a CYFLD_CPUSS_SYSCALL_ARG__OFFSET
00000020 a CYFLD_CPUSS_SYSCALL_ARG__SIZE
00000020 a CYFLD_CPUSS_SYSCALL_ARG__SIZE
00000000 a CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET
00000000 a CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET
00000010 a CYFLD_CPUSS_SYSCALL_COMMAND__SIZE
00000010 a CYFLD_CPUSS_SYSCALL_COMMAND__SIZE
0000001f a CYFLD_CPUSS_SYSCALL_REQ__OFFSET
0000001f a CYFLD_CPUSS_SYSCALL_REQ__OFFSET
00000001 a CYFLD_CPUSS_SYSCALL_REQ__SIZE
00000001 a CYFLD_CPUSS_SYSCALL_REQ__SIZE
00000000 a CYFLD_CPUSS_VECT_IN_RAM__OFFSET
00000000 a CYFLD_CPUSS_VECT_IN_RAM__OFFSET
00000001 a CYFLD_CPUSS_VECT_IN_RAM__SIZE
00000001 a CYFLD_CPUSS_VECT_IN_RAM__SIZE
0000001d a CYFLD_CSD_ADFTEN__OFFSET
0000001d a CYFLD_CSD_ADFTEN__OFFSET
00000001 a CYFLD_CSD_ADFTEN__SIZE
00000001 a CYFLD_CSD_ADFTEN__SIZE
00000002 a CYFLD_CSD_BYPASS_SEL__OFFSET
00000002 a CYFLD_CSD_BYPASS_SEL__OFFSET
00000001 a CYFLD_CSD_BYPASS_SEL__SIZE
00000001 a CYFLD_CSD_BYPASS_SEL__SIZE
0000000e a CYFLD_CSD_COMP_MODE__OFFSET
0000000e a CYFLD_CSD_COMP_MODE__OFFSET
00000001 a CYFLD_CSD_COMP_MODE__SIZE
00000001 a CYFLD_CSD_COMP_MODE__SIZE
00000002 a CYFLD_CSD_COMP_OUT__OFFSET
00000002 a CYFLD_CSD_COMP_OUT__OFFSET
00000001 a CYFLD_CSD_COMP_OUT__SIZE
00000001 a CYFLD_CSD_COMP_OUT__SIZE
0000000f a CYFLD_CSD_COMP_PIN__OFFSET
0000000f a CYFLD_CSD_COMP_PIN__OFFSET
00000001 a CYFLD_CSD_COMP_PIN__SIZE
00000001 a CYFLD_CSD_COMP_PIN__SIZE
00000000 a CYFLD_CSD_COUNTER__OFFSET
00000000 a CYFLD_CSD_COUNTER__OFFSET
00000010 a CYFLD_CSD_COUNTER__SIZE
00000010 a CYFLD_CSD_COUNTER__SIZE
00000000 a CYFLD_CSD_CSD__OFFSET
00000000 a CYFLD_CSD_CSD__OFFSET
00000001 a CYFLD_CSD_CSD__SIZE
00000001 a CYFLD_CSD_CSD__SIZE
00000000 a CYFLD_CSD_CSD_CHARGE__OFFSET
00000000 a CYFLD_CSD_CSD_CHARGE__OFFSET
00000001 a CYFLD_CSD_CSD_CHARGE__SIZE
00000001 a CYFLD_CSD_CSD_CHARGE__SIZE
00000001 a CYFLD_CSD_CSD_SENSE__OFFSET
00000001 a CYFLD_CSD_CSD_SENSE__OFFSET
00000001 a CYFLD_CSD_CSD_SENSE__SIZE
00000001 a CYFLD_CSD_CSD_SENSE__SIZE
0000001e a CYFLD_CSD_DDFTCOMP__OFFSET
0000001e a CYFLD_CSD_DDFTCOMP__OFFSET
00000001 a CYFLD_CSD_DDFTCOMP__SIZE
00000001 a CYFLD_CSD_DDFTCOMP__SIZE
0000001a a CYFLD_CSD_DDFTSEL__OFFSET
0000001a a CYFLD_CSD_DDFTSEL__OFFSET
00000003 a CYFLD_CSD_DDFTSEL__SIZE
00000003 a CYFLD_CSD_DDFTSEL__SIZE
00000000 a CYFLD_CSD_DSI_SAMPLE_EN__OFFSET
00000000 a CYFLD_CSD_DSI_SAMPLE_EN__OFFSET
00000001 a CYFLD_CSD_DSI_SAMPLE_EN__SIZE
00000001 a CYFLD_CSD_DSI_SAMPLE_EN__SIZE
00000008 a CYFLD_CSD_DSI_SENSE_EN__OFFSET
00000008 a CYFLD_CSD_DSI_SENSE_EN__OFFSET
00000001 a CYFLD_CSD_DSI_SENSE_EN__SIZE
00000001 a CYFLD_CSD_DSI_SENSE_EN__SIZE
00000004 a CYFLD_CSD_DUAL_CAP_EN__OFFSET
00000004 a CYFLD_CSD_DUAL_CAP_EN__OFFSET
00000001 a CYFLD_CSD_DUAL_CAP_EN__SIZE
00000001 a CYFLD_CSD_DUAL_CAP_EN__SIZE
0000001f a CYFLD_CSD_ENABLE__OFFSET
0000001f a CYFLD_CSD_ENABLE__OFFSET
00000001 a CYFLD_CSD_ENABLE__SIZE
00000001 a CYFLD_CSD_ENABLE__SIZE
0000001e a CYFLD_CSD_FEEDBACK_MODE__OFFSET
0000001e a CYFLD_CSD_FEEDBACK_MODE__OFFSET
00000001 a CYFLD_CSD_FEEDBACK_MODE__SIZE
00000001 a CYFLD_CSD_FEEDBACK_MODE__SIZE
00000003 a CYFLD_CSD_FILTER_ENABLE__OFFSET
00000003 a CYFLD_CSD_FILTER_ENABLE__OFFSET
00000001 a CYFLD_CSD_FILTER_ENABLE__SIZE
00000001 a CYFLD_CSD_FILTER_ENABLE__SIZE
00000000 a CYFLD_CSD_ID__OFFSET
00000000 a CYFLD_CSD_ID__OFFSET
00000010 a CYFLD_CSD_ID__SIZE
00000010 a CYFLD_CSD_ID__SIZE
00000000 a CYFLD_CSD_IDAC1__OFFSET
00000000 a CYFLD_CSD_IDAC1__OFFSET
00000008 a CYFLD_CSD_IDAC1__SIZE
00000008 a CYFLD_CSD_IDAC1__SIZE
00000008 a CYFLD_CSD_IDAC1_MODE__OFFSET
00000008 a CYFLD_CSD_IDAC1_MODE__OFFSET
00000002 a CYFLD_CSD_IDAC1_MODE__SIZE
00000002 a CYFLD_CSD_IDAC1_MODE__SIZE
0000000a a CYFLD_CSD_IDAC1_RANGE__OFFSET
0000000a a CYFLD_CSD_IDAC1_RANGE__OFFSET
00000001 a CYFLD_CSD_IDAC1_RANGE__SIZE
00000001 a CYFLD_CSD_IDAC1_RANGE__SIZE
00000000 a CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET
00000000 a CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET
00000004 a CYFLD_CSD_IDAC1_SNK_TRIM__SIZE
00000004 a CYFLD_CSD_IDAC1_SNK_TRIM__SIZE
00000000 a CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET
00000000 a CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET
00000004 a CYFLD_CSD_IDAC1_SRC_TRIM__SIZE
00000004 a CYFLD_CSD_IDAC1_SRC_TRIM__SIZE
00000010 a CYFLD_CSD_IDAC2__OFFSET
00000010 a CYFLD_CSD_IDAC2__OFFSET
00000007 a CYFLD_CSD_IDAC2__SIZE
00000007 a CYFLD_CSD_IDAC2__SIZE
00000018 a CYFLD_CSD_IDAC2_MODE__OFFSET
00000018 a CYFLD_CSD_IDAC2_MODE__OFFSET
00000002 a CYFLD_CSD_IDAC2_MODE__SIZE
00000002 a CYFLD_CSD_IDAC2_MODE__SIZE
0000001a a CYFLD_CSD_IDAC2_RANGE__OFFSET
0000001a a CYFLD_CSD_IDAC2_RANGE__OFFSET
00000001 a CYFLD_CSD_IDAC2_RANGE__SIZE
00000001 a CYFLD_CSD_IDAC2_RANGE__SIZE
00000004 a CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET
00000004 a CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET
00000004 a CYFLD_CSD_IDAC2_SNK_TRIM__SIZE
00000004 a CYFLD_CSD_IDAC2_SNK_TRIM__SIZE
00000004 a CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET
00000004 a CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET
00000004 a CYFLD_CSD_IDAC2_SRC_TRIM__SIZE
00000004 a CYFLD_CSD_IDAC2_SRC_TRIM__SIZE
00000012 a CYFLD_CSD_MUTUAL_CAP__OFFSET
00000012 a CYFLD_CSD_MUTUAL_CAP__OFFSET
00000001 a CYFLD_CSD_MUTUAL_CAP__SIZE
00000001 a CYFLD_CSD_MUTUAL_CAP__SIZE
00000010 a CYFLD_CSD_PERIOD__OFFSET
00000010 a CYFLD_CSD_PERIOD__OFFSET
00000010 a CYFLD_CSD_PERIOD__SIZE
00000010 a CYFLD_CSD_PERIOD__SIZE
00000010 a CYFLD_CSD_POLARITY__OFFSET
00000010 a CYFLD_CSD_POLARITY__OFFSET
00000001 a CYFLD_CSD_POLARITY__SIZE
00000001 a CYFLD_CSD_POLARITY__SIZE
0000000c a CYFLD_CSD_POLARITY1_MIR__OFFSET
0000000c a CYFLD_CSD_POLARITY1_MIR__OFFSET
00000001 a CYFLD_CSD_POLARITY1_MIR__SIZE
00000001 a CYFLD_CSD_POLARITY1_MIR__SIZE
00000011 a CYFLD_CSD_POLARITY2__OFFSET
00000011 a CYFLD_CSD_POLARITY2__OFFSET
00000001 a CYFLD_CSD_POLARITY2__SIZE
00000001 a CYFLD_CSD_POLARITY2__SIZE
0000001c a CYFLD_CSD_POLARITY2_MIR__OFFSET
0000001c a CYFLD_CSD_POLARITY2_MIR__OFFSET
00000001 a CYFLD_CSD_POLARITY2_MIR__SIZE
00000001 a CYFLD_CSD_POLARITY2_MIR__SIZE
00000007 a CYFLD_CSD_PRS_12_8__OFFSET
00000007 a CYFLD_CSD_PRS_12_8__OFFSET
00000001 a CYFLD_CSD_PRS_12_8__SIZE
00000001 a CYFLD_CSD_PRS_12_8__SIZE
00000005 a CYFLD_CSD_PRS_CLEAR__OFFSET
00000005 a CYFLD_CSD_PRS_CLEAR__OFFSET
00000001 a CYFLD_CSD_PRS_CLEAR__SIZE
00000001 a CYFLD_CSD_PRS_CLEAR__SIZE
00000006 a CYFLD_CSD_PRS_SELECT__OFFSET
00000006 a CYFLD_CSD_PRS_SELECT__OFFSET
00000001 a CYFLD_CSD_PRS_SELECT__SIZE
00000001 a CYFLD_CSD_PRS_SELECT__SIZE
00000000 a CYFLD_CSD_PWM_COUNT__OFFSET
00000000 a CYFLD_CSD_PWM_COUNT__OFFSET
00000004 a CYFLD_CSD_PWM_COUNT__SIZE
00000004 a CYFLD_CSD_PWM_COUNT__SIZE
00000004 a CYFLD_CSD_PWM_SEL__OFFSET
00000004 a CYFLD_CSD_PWM_SEL__OFFSET
00000002 a CYFLD_CSD_PWM_SEL__SIZE
00000002 a CYFLD_CSD_PWM_SEL__SIZE
00000015 a CYFLD_CSD_REBUF_OUTSEL__OFFSET
00000015 a CYFLD_CSD_REBUF_OUTSEL__OFFSET
00000001 a CYFLD_CSD_REBUF_OUTSEL__SIZE
00000001 a CYFLD_CSD_REBUF_OUTSEL__SIZE
00000017 a CYFLD_CSD_REFBUF_DRV__OFFSET
00000017 a CYFLD_CSD_REFBUF_DRV__OFFSET
00000002 a CYFLD_CSD_REFBUF_DRV__SIZE
00000002 a CYFLD_CSD_REFBUF_DRV__SIZE
0000000d a CYFLD_CSD_REFBUF_EN__OFFSET
0000000d a CYFLD_CSD_REFBUF_EN__OFFSET
00000001 a CYFLD_CSD_REFBUF_EN__SIZE
00000001 a CYFLD_CSD_REFBUF_EN__SIZE
00000010 a CYFLD_CSD_REVISION__OFFSET
00000010 a CYFLD_CSD_REVISION__OFFSET
00000010 a CYFLD_CSD_REVISION__SIZE
00000010 a CYFLD_CSD_REVISION__SIZE
00000003 a CYFLD_CSD_SAMPLE__OFFSET
00000003 a CYFLD_CSD_SAMPLE__OFFSET
00000001 a CYFLD_CSD_SAMPLE__SIZE
00000001 a CYFLD_CSD_SAMPLE__SIZE
00000001 a CYFLD_CSD_SAMPLE_SYNC__OFFSET
00000001 a CYFLD_CSD_SAMPLE_SYNC__OFFSET
00000001 a CYFLD_CSD_SAMPLE_SYNC__SIZE
00000001 a CYFLD_CSD_SAMPLE_SYNC__SIZE
0000000b a CYFLD_CSD_SENSE_COMP_BW__OFFSET
0000000b a CYFLD_CSD_SENSE_COMP_BW__OFFSET
00000001 a CYFLD_CSD_SENSE_COMP_BW__SIZE
00000001 a CYFLD_CSD_SENSE_COMP_BW__SIZE
00000013 a CYFLD_CSD_SENSE_COMP_EN__OFFSET
00000013 a CYFLD_CSD_SENSE_COMP_EN__OFFSET
00000001 a CYFLD_CSD_SENSE_COMP_EN__SIZE
00000001 a CYFLD_CSD_SENSE_COMP_EN__SIZE
0000000c a CYFLD_CSD_SENSE_EN__OFFSET
0000000c a CYFLD_CSD_SENSE_EN__OFFSET
00000001 a CYFLD_CSD_SENSE_EN__SIZE
00000001 a CYFLD_CSD_SENSE_EN__SIZE
00000016 a CYFLD_CSD_SENSE_INSEL__OFFSET
00000016 a CYFLD_CSD_SENSE_INSEL__OFFSET
00000001 a CYFLD_CSD_SENSE_INSEL__SIZE
00000001 a CYFLD_CSD_SENSE_INSEL__SIZE
00000009 a CYFLD_CSD_SHIELD_DELAY__OFFSET
00000009 a CYFLD_CSD_SHIELD_DELAY__OFFSET
00000002 a CYFLD_CSD_SHIELD_DELAY__SIZE
00000002 a CYFLD_CSD_SHIELD_DELAY__SIZE
00000000 a CYFLD_CTBM_COMP0__OFFSET
00000000 a CYFLD_CTBM_COMP0__OFFSET
00000001 a CYFLD_CTBM_COMP0__SIZE
00000001 a CYFLD_CTBM_COMP0__SIZE
00000000 a CYFLD_CTBM_COMP0_MASK__OFFSET
00000000 a CYFLD_CTBM_COMP0_MASK__OFFSET
00000001 a CYFLD_CTBM_COMP0_MASK__SIZE
00000001 a CYFLD_CTBM_COMP0_MASK__SIZE
00000000 a CYFLD_CTBM_COMP0_MASKED__OFFSET
00000000 a CYFLD_CTBM_COMP0_MASKED__OFFSET
00000001 a CYFLD_CTBM_COMP0_MASKED__SIZE
00000001 a CYFLD_CTBM_COMP0_MASKED__SIZE
00000000 a CYFLD_CTBM_COMP0_SET__OFFSET
00000000 a CYFLD_CTBM_COMP0_SET__OFFSET
00000001 a CYFLD_CTBM_COMP0_SET__SIZE
00000001 a CYFLD_CTBM_COMP0_SET__SIZE
00000001 a CYFLD_CTBM_COMP1__OFFSET
00000001 a CYFLD_CTBM_COMP1__OFFSET
00000001 a CYFLD_CTBM_COMP1__SIZE
00000001 a CYFLD_CTBM_COMP1__SIZE
00000001 a CYFLD_CTBM_COMP1_MASK__OFFSET
00000001 a CYFLD_CTBM_COMP1_MASK__OFFSET
00000001 a CYFLD_CTBM_COMP1_MASK__SIZE
00000001 a CYFLD_CTBM_COMP1_MASK__SIZE
00000001 a CYFLD_CTBM_COMP1_MASKED__OFFSET
00000001 a CYFLD_CTBM_COMP1_MASKED__OFFSET
00000001 a CYFLD_CTBM_COMP1_MASKED__SIZE
00000001 a CYFLD_CTBM_COMP1_MASKED__SIZE
00000001 a CYFLD_CTBM_COMP1_SET__OFFSET
00000001 a CYFLD_CTBM_COMP1_SET__OFFSET
00000001 a CYFLD_CTBM_COMP1_SET__SIZE
00000001 a CYFLD_CTBM_COMP1_SET__SIZE
0000001e a CYFLD_CTBM_DEEPSLEEP_ON__OFFSET
0000001e a CYFLD_CTBM_DEEPSLEEP_ON__OFFSET
00000001 a CYFLD_CTBM_DEEPSLEEP_ON__SIZE
00000001 a CYFLD_CTBM_DEEPSLEEP_ON__SIZE
0000001f a CYFLD_CTBM_DFT_EN__OFFSET
0000001f a CYFLD_CTBM_DFT_EN__OFFSET
00000001 a CYFLD_CTBM_DFT_EN__SIZE
00000001 a CYFLD_CTBM_DFT_EN__SIZE
00000000 a CYFLD_CTBM_DFT_MODE__OFFSET
00000000 a CYFLD_CTBM_DFT_MODE__OFFSET
00000003 a CYFLD_CTBM_DFT_MODE__SIZE
00000003 a CYFLD_CTBM_DFT_MODE__SIZE
0000001f a CYFLD_CTBM_ENABLED__OFFSET
0000001f a CYFLD_CTBM_ENABLED__OFFSET
00000001 a CYFLD_CTBM_ENABLED__SIZE
00000001 a CYFLD_CTBM_ENABLED__SIZE
00000006 a CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET
00000006 a CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET
00000001 a CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE
00000001 a CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE
00000000 a CYFLD_CTBM_OA0_COMP__OFFSET
00000000 a CYFLD_CTBM_OA0_COMP__OFFSET
00000001 a CYFLD_CTBM_OA0_COMP__SIZE
00000001 a CYFLD_CTBM_OA0_COMP__SIZE
00000004 a CYFLD_CTBM_OA0_COMP_EN__OFFSET
00000004 a CYFLD_CTBM_OA0_COMP_EN__OFFSET
00000001 a CYFLD_CTBM_OA0_COMP_EN__SIZE
00000001 a CYFLD_CTBM_OA0_COMP_EN__SIZE
00000000 a CYFLD_CTBM_OA0_COMP_TRIM__OFFSET
00000000 a CYFLD_CTBM_OA0_COMP_TRIM__OFFSET
00000002 a CYFLD_CTBM_OA0_COMP_TRIM__SIZE
00000002 a CYFLD_CTBM_OA0_COMP_TRIM__SIZE
00000008 a CYFLD_CTBM_OA0_COMPINT__OFFSET
00000008 a CYFLD_CTBM_OA0_COMPINT__OFFSET
00000002 a CYFLD_CTBM_OA0_COMPINT__SIZE
00000002 a CYFLD_CTBM_OA0_COMPINT__SIZE
00000002 a CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET
00000002 a CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET
00000001 a CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE
00000001 a CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE
00000007 a CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET
00000007 a CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET
00000001 a CYFLD_CTBM_OA0_DSI_LEVEL__SIZE
00000001 a CYFLD_CTBM_OA0_DSI_LEVEL__SIZE
00000005 a CYFLD_CTBM_OA0_HYST_EN__OFFSET
00000005 a CYFLD_CTBM_OA0_HYST_EN__OFFSET
00000001 a CYFLD_CTBM_OA0_HYST_EN__SIZE
00000001 a CYFLD_CTBM_OA0_HYST_EN__SIZE
00000000 a CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET
00000000 a CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET
00000006 a CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE
00000006 a CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE
0000000b a CYFLD_CTBM_OA0_PUMP_EN__OFFSET
0000000b a CYFLD_CTBM_OA0_PUMP_EN__OFFSET
00000001 a CYFLD_CTBM_OA0_PUMP_EN__SIZE
00000001 a CYFLD_CTBM_OA0_PUMP_EN__SIZE
00000000 a CYFLD_CTBM_OA0_PWR_MODE__OFFSET
00000000 a CYFLD_CTBM_OA0_PWR_MODE__OFFSET
00000002 a CYFLD_CTBM_OA0_PWR_MODE__SIZE
00000002 a CYFLD_CTBM_OA0_PWR_MODE__SIZE
00000000 a CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET
00000000 a CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET
00000006 a CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE
00000006 a CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE
00000008 a CYFLD_CTBM_OA0M_A11__OFFSET
00000008 a CYFLD_CTBM_OA0M_A11__OFFSET
00000001 a CYFLD_CTBM_OA0M_A11__SIZE
00000001 a CYFLD_CTBM_OA0M_A11__SIZE
0000000e a CYFLD_CTBM_OA0M_A81__OFFSET
0000000e a CYFLD_CTBM_OA0M_A81__OFFSET
00000001 a CYFLD_CTBM_OA0M_A81__SIZE
00000001 a CYFLD_CTBM_OA0M_A81__SIZE
00000012 a CYFLD_CTBM_OA0O_D51__OFFSET
00000012 a CYFLD_CTBM_OA0O_D51__OFFSET
00000001 a CYFLD_CTBM_OA0O_D51__SIZE
00000001 a CYFLD_CTBM_OA0O_D51__SIZE
0000001c a CYFLD_CTBM_OA0O_D51_STAT__OFFSET
0000001c a CYFLD_CTBM_OA0O_D51_STAT__OFFSET
00000001 a CYFLD_CTBM_OA0O_D51_STAT__SIZE
00000001 a CYFLD_CTBM_OA0O_D51_STAT__SIZE
00000015 a CYFLD_CTBM_OA0O_D81__OFFSET
00000015 a CYFLD_CTBM_OA0O_D81__OFFSET
00000001 a CYFLD_CTBM_OA0O_D81__SIZE
00000001 a CYFLD_CTBM_OA0O_D81__SIZE
00000000 a CYFLD_CTBM_OA0P_A00__OFFSET
00000000 a CYFLD_CTBM_OA0P_A00__OFFSET
00000001 a CYFLD_CTBM_OA0P_A00__SIZE
00000001 a CYFLD_CTBM_OA0P_A00__SIZE
00000002 a CYFLD_CTBM_OA0P_A20__OFFSET
00000002 a CYFLD_CTBM_OA0P_A20__OFFSET
00000001 a CYFLD_CTBM_OA0P_A20__SIZE
00000001 a CYFLD_CTBM_OA0P_A20__SIZE
00000003 a CYFLD_CTBM_OA0P_A30__OFFSET
00000003 a CYFLD_CTBM_OA0P_A30__OFFSET
00000001 a CYFLD_CTBM_OA0P_A30__SIZE
00000001 a CYFLD_CTBM_OA0P_A30__SIZE
00000006 a CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET
00000006 a CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET
00000001 a CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE
00000001 a CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE
00000010 a CYFLD_CTBM_OA1_COMP__OFFSET
00000010 a CYFLD_CTBM_OA1_COMP__OFFSET
00000001 a CYFLD_CTBM_OA1_COMP__SIZE
00000001 a CYFLD_CTBM_OA1_COMP__SIZE
00000004 a CYFLD_CTBM_OA1_COMP_EN__OFFSET
00000004 a CYFLD_CTBM_OA1_COMP_EN__OFFSET
00000001 a CYFLD_CTBM_OA1_COMP_EN__SIZE
00000001 a CYFLD_CTBM_OA1_COMP_EN__SIZE
00000000 a CYFLD_CTBM_OA1_COMP_TRIM__OFFSET
00000000 a CYFLD_CTBM_OA1_COMP_TRIM__OFFSET
00000002 a CYFLD_CTBM_OA1_COMP_TRIM__SIZE
00000002 a CYFLD_CTBM_OA1_COMP_TRIM__SIZE
00000008 a CYFLD_CTBM_OA1_COMPINT__OFFSET
00000008 a CYFLD_CTBM_OA1_COMPINT__OFFSET
00000002 a CYFLD_CTBM_OA1_COMPINT__SIZE
00000002 a CYFLD_CTBM_OA1_COMPINT__SIZE
00000002 a CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET
00000002 a CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET
00000001 a CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE
00000001 a CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE
00000007 a CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET
00000007 a CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET
00000001 a CYFLD_CTBM_OA1_DSI_LEVEL__SIZE
00000001 a CYFLD_CTBM_OA1_DSI_LEVEL__SIZE
00000005 a CYFLD_CTBM_OA1_HYST_EN__OFFSET
00000005 a CYFLD_CTBM_OA1_HYST_EN__OFFSET
00000001 a CYFLD_CTBM_OA1_HYST_EN__SIZE
00000001 a CYFLD_CTBM_OA1_HYST_EN__SIZE
00000000 a CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET
00000000 a CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET
00000006 a CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE
00000006 a CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE
0000000b a CYFLD_CTBM_OA1_PUMP_EN__OFFSET
0000000b a CYFLD_CTBM_OA1_PUMP_EN__OFFSET
00000001 a CYFLD_CTBM_OA1_PUMP_EN__SIZE
00000001 a CYFLD_CTBM_OA1_PUMP_EN__SIZE
00000000 a CYFLD_CTBM_OA1_PWR_MODE__OFFSET
00000000 a CYFLD_CTBM_OA1_PWR_MODE__OFFSET
00000002 a CYFLD_CTBM_OA1_PWR_MODE__SIZE
00000002 a CYFLD_CTBM_OA1_PWR_MODE__SIZE
00000000 a CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET
00000000 a CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET
00000006 a CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE
00000006 a CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE
00000008 a CYFLD_CTBM_OA1M_A22__OFFSET
00000008 a CYFLD_CTBM_OA1M_A22__OFFSET
00000001 a CYFLD_CTBM_OA1M_A22__SIZE
00000001 a CYFLD_CTBM_OA1M_A22__SIZE
0000000e a CYFLD_CTBM_OA1M_A82__OFFSET
0000000e a CYFLD_CTBM_OA1M_A82__OFFSET
00000001 a CYFLD_CTBM_OA1M_A82__SIZE
00000001 a CYFLD_CTBM_OA1M_A82__SIZE
00000012 a CYFLD_CTBM_OA1O_D52__OFFSET
00000012 a CYFLD_CTBM_OA1O_D52__OFFSET
00000001 a CYFLD_CTBM_OA1O_D52__SIZE
00000001 a CYFLD_CTBM_OA1O_D52__SIZE
0000001d a CYFLD_CTBM_OA1O_D52_STAT__OFFSET
0000001d a CYFLD_CTBM_OA1O_D52_STAT__OFFSET
00000001 a CYFLD_CTBM_OA1O_D52_STAT__SIZE
00000001 a CYFLD_CTBM_OA1O_D52_STAT__SIZE
00000013 a CYFLD_CTBM_OA1O_D62__OFFSET
00000013 a CYFLD_CTBM_OA1O_D62__OFFSET
00000001 a CYFLD_CTBM_OA1O_D62__SIZE
00000001 a CYFLD_CTBM_OA1O_D62__SIZE
0000001e a CYFLD_CTBM_OA1O_D62_STAT__OFFSET
0000001e a CYFLD_CTBM_OA1O_D62_STAT__OFFSET
00000001 a CYFLD_CTBM_OA1O_D62_STAT__SIZE
00000001 a CYFLD_CTBM_OA1O_D62_STAT__SIZE
00000015 a CYFLD_CTBM_OA1O_D82__OFFSET
00000015 a CYFLD_CTBM_OA1O_D82__OFFSET
00000001 a CYFLD_CTBM_OA1O_D82__SIZE
00000001 a CYFLD_CTBM_OA1O_D82__SIZE
00000000 a CYFLD_CTBM_OA1P_A03__OFFSET
00000000 a CYFLD_CTBM_OA1P_A03__OFFSET
00000001 a CYFLD_CTBM_OA1P_A03__SIZE
00000001 a CYFLD_CTBM_OA1P_A03__SIZE
00000001 a CYFLD_CTBM_OA1P_A13__OFFSET
00000001 a CYFLD_CTBM_OA1P_A13__OFFSET
00000001 a CYFLD_CTBM_OA1P_A13__SIZE
00000001 a CYFLD_CTBM_OA1P_A13__SIZE
00000004 a CYFLD_CTBM_OA1P_A43__OFFSET
00000004 a CYFLD_CTBM_OA1P_A43__OFFSET
00000001 a CYFLD_CTBM_OA1P_A43__SIZE
00000001 a CYFLD_CTBM_OA1P_A43__SIZE
00000002 a CYFLD_CTBM_P2_HW_CTRL__OFFSET
00000002 a CYFLD_CTBM_P2_HW_CTRL__OFFSET
00000001 a CYFLD_CTBM_P2_HW_CTRL__SIZE
00000001 a CYFLD_CTBM_P2_HW_CTRL__SIZE
00000003 a CYFLD_CTBM_P3_HW_CTRL__OFFSET
00000003 a CYFLD_CTBM_P3_HW_CTRL__OFFSET
00000001 a CYFLD_CTBM_P3_HW_CTRL__SIZE
00000001 a CYFLD_CTBM_P3_HW_CTRL__SIZE
00000000 a CYFLD_GPIO_PORT_INT__OFFSET
00000000 a CYFLD_GPIO_PORT_INT__OFFSET
00000007 a CYFLD_GPIO_PORT_INT__SIZE
00000007 a CYFLD_GPIO_PORT_INT__SIZE
00000000 a CYFLD_GPIO_PRT_DATA__OFFSET
00000000 a CYFLD_GPIO_PRT_DATA__OFFSET
00000008 a CYFLD_GPIO_PRT_DATA__SIZE
00000008 a CYFLD_GPIO_PRT_DATA__SIZE
00000000 a CYFLD_GPIO_PRT_DATA0__OFFSET
00000000 a CYFLD_GPIO_PRT_DATA0__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA0__SIZE
00000001 a CYFLD_GPIO_PRT_DATA0__SIZE
00000001 a CYFLD_GPIO_PRT_DATA1__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA1__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA1__SIZE
00000001 a CYFLD_GPIO_PRT_DATA1__SIZE
00000002 a CYFLD_GPIO_PRT_DATA2__OFFSET
00000002 a CYFLD_GPIO_PRT_DATA2__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA2__SIZE
00000001 a CYFLD_GPIO_PRT_DATA2__SIZE
00000003 a CYFLD_GPIO_PRT_DATA3__OFFSET
00000003 a CYFLD_GPIO_PRT_DATA3__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA3__SIZE
00000001 a CYFLD_GPIO_PRT_DATA3__SIZE
00000004 a CYFLD_GPIO_PRT_DATA4__OFFSET
00000004 a CYFLD_GPIO_PRT_DATA4__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA4__SIZE
00000001 a CYFLD_GPIO_PRT_DATA4__SIZE
00000005 a CYFLD_GPIO_PRT_DATA5__OFFSET
00000005 a CYFLD_GPIO_PRT_DATA5__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA5__SIZE
00000001 a CYFLD_GPIO_PRT_DATA5__SIZE
00000006 a CYFLD_GPIO_PRT_DATA6__OFFSET
00000006 a CYFLD_GPIO_PRT_DATA6__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA6__SIZE
00000001 a CYFLD_GPIO_PRT_DATA6__SIZE
00000007 a CYFLD_GPIO_PRT_DATA7__OFFSET
00000007 a CYFLD_GPIO_PRT_DATA7__OFFSET
00000001 a CYFLD_GPIO_PRT_DATA7__SIZE
00000001 a CYFLD_GPIO_PRT_DATA7__SIZE
00000000 a CYFLD_GPIO_PRT_DM0__OFFSET
00000000 a CYFLD_GPIO_PRT_DM0__OFFSET
00000003 a CYFLD_GPIO_PRT_DM0__SIZE
00000003 a CYFLD_GPIO_PRT_DM0__SIZE
00000003 a CYFLD_GPIO_PRT_DM1__OFFSET
00000003 a CYFLD_GPIO_PRT_DM1__OFFSET
00000003 a CYFLD_GPIO_PRT_DM1__SIZE
00000003 a CYFLD_GPIO_PRT_DM1__SIZE
00000006 a CYFLD_GPIO_PRT_DM2__OFFSET
00000006 a CYFLD_GPIO_PRT_DM2__OFFSET
00000003 a CYFLD_GPIO_PRT_DM2__SIZE
00000003 a CYFLD_GPIO_PRT_DM2__SIZE
00000009 a CYFLD_GPIO_PRT_DM3__OFFSET
00000009 a CYFLD_GPIO_PRT_DM3__OFFSET
00000003 a CYFLD_GPIO_PRT_DM3__SIZE
00000003 a CYFLD_GPIO_PRT_DM3__SIZE
0000000c a CYFLD_GPIO_PRT_DM4__OFFSET
0000000c a CYFLD_GPIO_PRT_DM4__OFFSET
00000003 a CYFLD_GPIO_PRT_DM4__SIZE
00000003 a CYFLD_GPIO_PRT_DM4__SIZE
0000000f a CYFLD_GPIO_PRT_DM5__OFFSET
0000000f a CYFLD_GPIO_PRT_DM5__OFFSET
00000003 a CYFLD_GPIO_PRT_DM5__SIZE
00000003 a CYFLD_GPIO_PRT_DM5__SIZE
00000012 a CYFLD_GPIO_PRT_DM6__OFFSET
00000012 a CYFLD_GPIO_PRT_DM6__OFFSET
00000003 a CYFLD_GPIO_PRT_DM6__SIZE
00000003 a CYFLD_GPIO_PRT_DM6__SIZE
00000015 a CYFLD_GPIO_PRT_DM7__OFFSET
00000015 a CYFLD_GPIO_PRT_DM7__OFFSET
00000003 a CYFLD_GPIO_PRT_DM7__SIZE
00000003 a CYFLD_GPIO_PRT_DM7__SIZE
00000000 a CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET
00000000 a CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE0_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE0_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE1_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE1_SEL__SIZE
00000004 a CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET
00000004 a CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE2_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE2_SEL__SIZE
00000006 a CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET
00000006 a CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE3_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE3_SEL__SIZE
00000008 a CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET
00000008 a CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE4_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE4_SEL__SIZE
0000000a a CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET
0000000a a CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE5_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE5_SEL__SIZE
0000000c a CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET
0000000c a CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE6_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE6_SEL__SIZE
0000000e a CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET
0000000e a CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_EDGE7_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_EDGE7_SEL__SIZE
00000008 a CYFLD_GPIO_PRT_FLT_DATA__OFFSET
00000008 a CYFLD_GPIO_PRT_FLT_DATA__OFFSET
00000001 a CYFLD_GPIO_PRT_FLT_DATA__SIZE
00000001 a CYFLD_GPIO_PRT_FLT_DATA__SIZE
00000010 a CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET
00000010 a CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE
00000012 a CYFLD_GPIO_PRT_FLT_SEL__OFFSET
00000012 a CYFLD_GPIO_PRT_FLT_SEL__OFFSET
00000003 a CYFLD_GPIO_PRT_FLT_SEL__SIZE
00000003 a CYFLD_GPIO_PRT_FLT_SEL__SIZE
00000000 a CYFLD_GPIO_PRT_INP_DIS0__OFFSET
00000000 a CYFLD_GPIO_PRT_INP_DIS0__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS0__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS0__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS1__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS1__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS1__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS1__SIZE
00000002 a CYFLD_GPIO_PRT_INP_DIS2__OFFSET
00000002 a CYFLD_GPIO_PRT_INP_DIS2__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS2__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS2__SIZE
00000003 a CYFLD_GPIO_PRT_INP_DIS3__OFFSET
00000003 a CYFLD_GPIO_PRT_INP_DIS3__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS3__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS3__SIZE
00000004 a CYFLD_GPIO_PRT_INP_DIS4__OFFSET
00000004 a CYFLD_GPIO_PRT_INP_DIS4__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS4__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS4__SIZE
00000005 a CYFLD_GPIO_PRT_INP_DIS5__OFFSET
00000005 a CYFLD_GPIO_PRT_INP_DIS5__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS5__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS5__SIZE
00000006 a CYFLD_GPIO_PRT_INP_DIS6__OFFSET
00000006 a CYFLD_GPIO_PRT_INP_DIS6__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS6__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS6__SIZE
00000007 a CYFLD_GPIO_PRT_INP_DIS7__OFFSET
00000007 a CYFLD_GPIO_PRT_INP_DIS7__OFFSET
00000001 a CYFLD_GPIO_PRT_INP_DIS7__SIZE
00000001 a CYFLD_GPIO_PRT_INP_DIS7__SIZE
0000001b a CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET
0000001b a CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET
00000001 a CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE
00000001 a CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE
0000001e a CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET
0000001e a CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET
00000002 a CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE
00000002 a CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE
0000001c a CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET
0000001c a CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET
00000002 a CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE
00000002 a CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE
00000019 a CYFLD_GPIO_PRT_PORT_SLOW__OFFSET
00000019 a CYFLD_GPIO_PRT_PORT_SLOW__OFFSET
00000001 a CYFLD_GPIO_PRT_PORT_SLOW__SIZE
00000001 a CYFLD_GPIO_PRT_PORT_SLOW__SIZE
00000018 a CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET
00000018 a CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET
00000001 a CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE
00000001 a CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE
00000010 a CYFLD_GPIO_PRT_PS_DATA0__OFFSET
00000010 a CYFLD_GPIO_PRT_PS_DATA0__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA0__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA0__SIZE
00000011 a CYFLD_GPIO_PRT_PS_DATA1__OFFSET
00000011 a CYFLD_GPIO_PRT_PS_DATA1__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA1__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA1__SIZE
00000012 a CYFLD_GPIO_PRT_PS_DATA2__OFFSET
00000012 a CYFLD_GPIO_PRT_PS_DATA2__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA2__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA2__SIZE
00000013 a CYFLD_GPIO_PRT_PS_DATA3__OFFSET
00000013 a CYFLD_GPIO_PRT_PS_DATA3__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA3__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA3__SIZE
00000014 a CYFLD_GPIO_PRT_PS_DATA4__OFFSET
00000014 a CYFLD_GPIO_PRT_PS_DATA4__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA4__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA4__SIZE
00000015 a CYFLD_GPIO_PRT_PS_DATA5__OFFSET
00000015 a CYFLD_GPIO_PRT_PS_DATA5__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA5__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA5__SIZE
00000016 a CYFLD_GPIO_PRT_PS_DATA6__OFFSET
00000016 a CYFLD_GPIO_PRT_PS_DATA6__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA6__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA6__SIZE
00000017 a CYFLD_GPIO_PRT_PS_DATA7__OFFSET
00000017 a CYFLD_GPIO_PRT_PS_DATA7__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_DATA7__SIZE
00000001 a CYFLD_GPIO_PRT_PS_DATA7__SIZE
00000018 a CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET
00000018 a CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET
00000001 a CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE
00000001 a CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE
00000000 a CYFLD_HSIOM_IO0_SEL__OFFSET
00000000 a CYFLD_HSIOM_IO0_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO0_SEL__SIZE
00000004 a CYFLD_HSIOM_IO0_SEL__SIZE
00000004 a CYFLD_HSIOM_IO1_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO1_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO1_SEL__SIZE
00000004 a CYFLD_HSIOM_IO1_SEL__SIZE
00000008 a CYFLD_HSIOM_IO2_SEL__OFFSET
00000008 a CYFLD_HSIOM_IO2_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO2_SEL__SIZE
00000004 a CYFLD_HSIOM_IO2_SEL__SIZE
0000000c a CYFLD_HSIOM_IO3_SEL__OFFSET
0000000c a CYFLD_HSIOM_IO3_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO3_SEL__SIZE
00000004 a CYFLD_HSIOM_IO3_SEL__SIZE
00000010 a CYFLD_HSIOM_IO4_SEL__OFFSET
00000010 a CYFLD_HSIOM_IO4_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO4_SEL__SIZE
00000004 a CYFLD_HSIOM_IO4_SEL__SIZE
00000014 a CYFLD_HSIOM_IO5_SEL__OFFSET
00000014 a CYFLD_HSIOM_IO5_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO5_SEL__SIZE
00000004 a CYFLD_HSIOM_IO5_SEL__SIZE
00000018 a CYFLD_HSIOM_IO6_SEL__OFFSET
00000018 a CYFLD_HSIOM_IO6_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO6_SEL__SIZE
00000004 a CYFLD_HSIOM_IO6_SEL__SIZE
0000001c a CYFLD_HSIOM_IO7_SEL__OFFSET
0000001c a CYFLD_HSIOM_IO7_SEL__OFFSET
00000004 a CYFLD_HSIOM_IO7_SEL__SIZE
00000004 a CYFLD_HSIOM_IO7_SEL__SIZE
00000002 a CYFLD_HSIOM_SWITCH_AA_S0__OFFSET
00000002 a CYFLD_HSIOM_SWITCH_AA_S0__OFFSET
00000001 a CYFLD_HSIOM_SWITCH_AA_S0__SIZE
00000001 a CYFLD_HSIOM_SWITCH_AA_S0__SIZE
00000000 a CYFLD_HSIOM_SWITCH_AA_SL__OFFSET
00000000 a CYFLD_HSIOM_SWITCH_AA_SL__OFFSET
00000001 a CYFLD_HSIOM_SWITCH_AA_SL__SIZE
00000001 a CYFLD_HSIOM_SWITCH_AA_SL__SIZE
00000001 a CYFLD_HSIOM_SWITCH_AA_SR__OFFSET
00000001 a CYFLD_HSIOM_SWITCH_AA_SR__OFFSET
00000001 a CYFLD_HSIOM_SWITCH_AA_SR__SIZE
00000001 a CYFLD_HSIOM_SWITCH_AA_SR__SIZE
00000006 a CYFLD_HSIOM_SWITCH_BB_S0__OFFSET
00000006 a CYFLD_HSIOM_SWITCH_BB_S0__OFFSET
00000001 a CYFLD_HSIOM_SWITCH_BB_S0__SIZE
00000001 a CYFLD_HSIOM_SWITCH_BB_S0__SIZE
00000004 a CYFLD_HSIOM_SWITCH_BB_SL__OFFSET
00000004 a CYFLD_HSIOM_SWITCH_BB_SL__OFFSET
00000001 a CYFLD_HSIOM_SWITCH_BB_SL__SIZE
00000001 a CYFLD_HSIOM_SWITCH_BB_SL__SIZE
00000005 a CYFLD_HSIOM_SWITCH_BB_SR__OFFSET
00000005 a CYFLD_HSIOM_SWITCH_BB_SR__OFFSET
00000001 a CYFLD_HSIOM_SWITCH_BB_SR__SIZE
00000001 a CYFLD_HSIOM_SWITCH_BB_SR__SIZE
00000005 a CYFLD_LCD_BIAS__OFFSET
00000005 a CYFLD_LCD_BIAS__OFFSET
00000002 a CYFLD_LCD_BIAS__SIZE
00000002 a CYFLD_LCD_BIAS__SIZE
00000008 a CYFLD_LCD_COM_NUM__OFFSET
00000008 a CYFLD_LCD_COM_NUM__OFFSET
00000004 a CYFLD_LCD_COM_NUM__SIZE
00000004 a CYFLD_LCD_COM_NUM__SIZE
00000000 a CYFLD_LCD_DATA__OFFSET
00000000 a CYFLD_LCD_DATA__OFFSET
00000020 a CYFLD_LCD_DATA__SIZE
00000020 a CYFLD_LCD_DATA__SIZE
00000010 a CYFLD_LCD_DEAD_DIV__OFFSET
00000010 a CYFLD_LCD_DEAD_DIV__OFFSET
00000010 a CYFLD_LCD_DEAD_DIV__SIZE
00000010 a CYFLD_LCD_DEAD_DIV__SIZE
00000001 a CYFLD_LCD_HS_EN__OFFSET
00000001 a CYFLD_LCD_HS_EN__OFFSET
00000001 a CYFLD_LCD_HS_EN__SIZE
00000001 a CYFLD_LCD_HS_EN__SIZE
00000000 a CYFLD_LCD_ID__OFFSET
00000000 a CYFLD_LCD_ID__OFFSET
00000010 a CYFLD_LCD_ID__SIZE
00000010 a CYFLD_LCD_ID__SIZE
00000002 a CYFLD_LCD_LCD_MODE__OFFSET
00000002 a CYFLD_LCD_LCD_MODE__OFFSET
00000001 a CYFLD_LCD_LCD_MODE__SIZE
00000001 a CYFLD_LCD_LCD_MODE__SIZE
00000000 a CYFLD_LCD_LS_EN__OFFSET
00000000 a CYFLD_LCD_LS_EN__OFFSET
00000001 a CYFLD_LCD_LS_EN__SIZE
00000001 a CYFLD_LCD_LS_EN__SIZE
0000001f a CYFLD_LCD_LS_EN_STAT__OFFSET
0000001f a CYFLD_LCD_LS_EN_STAT__OFFSET
00000001 a CYFLD_LCD_LS_EN_STAT__SIZE
00000001 a CYFLD_LCD_LS_EN_STAT__SIZE
00000004 a CYFLD_LCD_OP_MODE__OFFSET
00000004 a CYFLD_LCD_OP_MODE__OFFSET
00000001 a CYFLD_LCD_OP_MODE__SIZE
00000001 a CYFLD_LCD_OP_MODE__SIZE
00000010 a CYFLD_LCD_REVISION__OFFSET
00000010 a CYFLD_LCD_REVISION__OFFSET
00000010 a CYFLD_LCD_REVISION__SIZE
00000010 a CYFLD_LCD_REVISION__SIZE
00000000 a CYFLD_LCD_SUBFR_DIV__OFFSET
00000000 a CYFLD_LCD_SUBFR_DIV__OFFSET
00000010 a CYFLD_LCD_SUBFR_DIV__SIZE
00000010 a CYFLD_LCD_SUBFR_DIV__SIZE
00000003 a CYFLD_LCD_TYPE__OFFSET
00000003 a CYFLD_LCD_TYPE__OFFSET
00000001 a CYFLD_LCD_TYPE__SIZE
00000001 a CYFLD_LCD_TYPE__SIZE
00000001 a CYFLD_LPCOMP_BYPASS__OFFSET
00000001 a CYFLD_LPCOMP_BYPASS__OFFSET
00000001 a CYFLD_LPCOMP_BYPASS__SIZE
00000001 a CYFLD_LPCOMP_BYPASS__SIZE
00000000 a CYFLD_LPCOMP_CAL_EN__OFFSET
00000000 a CYFLD_LPCOMP_CAL_EN__OFFSET
00000001 a CYFLD_LPCOMP_CAL_EN__SIZE
00000001 a CYFLD_LPCOMP_CAL_EN__SIZE
00000000 a CYFLD_LPCOMP_COMP1__OFFSET
00000000 a CYFLD_LPCOMP_COMP1__OFFSET
00000001 a CYFLD_LPCOMP_COMP1__SIZE
00000001 a CYFLD_LPCOMP_COMP1__SIZE
00000000 a CYFLD_LPCOMP_COMP1_MASK__OFFSET
00000000 a CYFLD_LPCOMP_COMP1_MASK__OFFSET
00000001 a CYFLD_LPCOMP_COMP1_MASK__SIZE
00000001 a CYFLD_LPCOMP_COMP1_MASK__SIZE
00000000 a CYFLD_LPCOMP_COMP1_MASKED__OFFSET
00000000 a CYFLD_LPCOMP_COMP1_MASKED__OFFSET
00000001 a CYFLD_LPCOMP_COMP1_MASKED__SIZE
00000001 a CYFLD_LPCOMP_COMP1_MASKED__SIZE
00000000 a CYFLD_LPCOMP_COMP1_TRIMA__OFFSET
00000000 a CYFLD_LPCOMP_COMP1_TRIMA__OFFSET
00000005 a CYFLD_LPCOMP_COMP1_TRIMA__SIZE
00000005 a CYFLD_LPCOMP_COMP1_TRIMA__SIZE
00000000 a CYFLD_LPCOMP_COMP1_TRIMB__OFFSET
00000000 a CYFLD_LPCOMP_COMP1_TRIMB__OFFSET
00000005 a CYFLD_LPCOMP_COMP1_TRIMB__SIZE
00000005 a CYFLD_LPCOMP_COMP1_TRIMB__SIZE
00000001 a CYFLD_LPCOMP_COMP2__OFFSET
00000001 a CYFLD_LPCOMP_COMP2__OFFSET
00000001 a CYFLD_LPCOMP_COMP2__SIZE
00000001 a CYFLD_LPCOMP_COMP2__SIZE
00000001 a CYFLD_LPCOMP_COMP2_MASK__OFFSET
00000001 a CYFLD_LPCOMP_COMP2_MASK__OFFSET
00000001 a CYFLD_LPCOMP_COMP2_MASK__SIZE
00000001 a CYFLD_LPCOMP_COMP2_MASK__SIZE
00000001 a CYFLD_LPCOMP_COMP2_MASKED__OFFSET
00000001 a CYFLD_LPCOMP_COMP2_MASKED__OFFSET
00000001 a CYFLD_LPCOMP_COMP2_MASKED__SIZE
00000001 a CYFLD_LPCOMP_COMP2_MASKED__SIZE
00000000 a CYFLD_LPCOMP_COMP2_TRIMA__OFFSET
00000000 a CYFLD_LPCOMP_COMP2_TRIMA__OFFSET
00000005 a CYFLD_LPCOMP_COMP2_TRIMA__SIZE
00000005 a CYFLD_LPCOMP_COMP2_TRIMA__SIZE
00000000 a CYFLD_LPCOMP_COMP2_TRIMB__OFFSET
00000000 a CYFLD_LPCOMP_COMP2_TRIMB__OFFSET
00000005 a CYFLD_LPCOMP_COMP2_TRIMB__SIZE
00000005 a CYFLD_LPCOMP_COMP2_TRIMB__SIZE
00000010 a CYFLD_LPCOMP_DSI_BYPASS1__OFFSET
00000010 a CYFLD_LPCOMP_DSI_BYPASS1__OFFSET
00000001 a CYFLD_LPCOMP_DSI_BYPASS1__SIZE
00000001 a CYFLD_LPCOMP_DSI_BYPASS1__SIZE
00000014 a CYFLD_LPCOMP_DSI_BYPASS2__OFFSET
00000014 a CYFLD_LPCOMP_DSI_BYPASS2__OFFSET
00000001 a CYFLD_LPCOMP_DSI_BYPASS2__SIZE
00000001 a CYFLD_LPCOMP_DSI_BYPASS2__SIZE
00000011 a CYFLD_LPCOMP_DSI_LEVEL1__OFFSET
00000011 a CYFLD_LPCOMP_DSI_LEVEL1__OFFSET
00000001 a CYFLD_LPCOMP_DSI_LEVEL1__SIZE
00000001 a CYFLD_LPCOMP_DSI_LEVEL1__SIZE
00000015 a CYFLD_LPCOMP_DSI_LEVEL2__OFFSET
00000015 a CYFLD_LPCOMP_DSI_LEVEL2__OFFSET
00000001 a CYFLD_LPCOMP_DSI_LEVEL2__SIZE
00000001 a CYFLD_LPCOMP_DSI_LEVEL2__SIZE
00000007 a CYFLD_LPCOMP_ENABLE1__OFFSET
00000007 a CYFLD_LPCOMP_ENABLE1__OFFSET
00000001 a CYFLD_LPCOMP_ENABLE1__SIZE
00000001 a CYFLD_LPCOMP_ENABLE1__SIZE
0000000f a CYFLD_LPCOMP_ENABLE2__OFFSET
0000000f a CYFLD_LPCOMP_ENABLE2__OFFSET
00000001 a CYFLD_LPCOMP_ENABLE2__SIZE
00000001 a CYFLD_LPCOMP_ENABLE2__SIZE
00000003 a CYFLD_LPCOMP_FILTER1__OFFSET
00000003 a CYFLD_LPCOMP_FILTER1__OFFSET
00000001 a CYFLD_LPCOMP_FILTER1__SIZE
00000001 a CYFLD_LPCOMP_FILTER1__SIZE
0000000b a CYFLD_LPCOMP_FILTER2__OFFSET
0000000b a CYFLD_LPCOMP_FILTER2__OFFSET
00000001 a CYFLD_LPCOMP_FILTER2__SIZE
00000001 a CYFLD_LPCOMP_FILTER2__SIZE
00000002 a CYFLD_LPCOMP_HYST1__OFFSET
00000002 a CYFLD_LPCOMP_HYST1__OFFSET
00000001 a CYFLD_LPCOMP_HYST1__SIZE
00000001 a CYFLD_LPCOMP_HYST1__SIZE
0000000a a CYFLD_LPCOMP_HYST2__OFFSET
0000000a a CYFLD_LPCOMP_HYST2__OFFSET
00000001 a CYFLD_LPCOMP_HYST2__SIZE
00000001 a CYFLD_LPCOMP_HYST2__SIZE
00000000 a CYFLD_LPCOMP_ID__OFFSET
00000000 a CYFLD_LPCOMP_ID__OFFSET
00000010 a CYFLD_LPCOMP_ID__SIZE
00000010 a CYFLD_LPCOMP_ID__SIZE
00000004 a CYFLD_LPCOMP_INTTYPE1__OFFSET
00000004 a CYFLD_LPCOMP_INTTYPE1__OFFSET
00000002 a CYFLD_LPCOMP_INTTYPE1__SIZE
00000002 a CYFLD_LPCOMP_INTTYPE1__SIZE
0000000c a CYFLD_LPCOMP_INTTYPE2__OFFSET
0000000c a CYFLD_LPCOMP_INTTYPE2__OFFSET
00000002 a CYFLD_LPCOMP_INTTYPE2__SIZE
00000002 a CYFLD_LPCOMP_INTTYPE2__SIZE
00000000 a CYFLD_LPCOMP_MODE1__OFFSET
00000000 a CYFLD_LPCOMP_MODE1__OFFSET
00000002 a CYFLD_LPCOMP_MODE1__SIZE
00000002 a CYFLD_LPCOMP_MODE1__SIZE
00000008 a CYFLD_LPCOMP_MODE2__OFFSET
00000008 a CYFLD_LPCOMP_MODE2__OFFSET
00000002 a CYFLD_LPCOMP_MODE2__SIZE
00000002 a CYFLD_LPCOMP_MODE2__SIZE
00000006 a CYFLD_LPCOMP_OUT1__OFFSET
00000006 a CYFLD_LPCOMP_OUT1__OFFSET
00000001 a CYFLD_LPCOMP_OUT1__SIZE
00000001 a CYFLD_LPCOMP_OUT1__SIZE
0000000e a CYFLD_LPCOMP_OUT2__OFFSET
0000000e a CYFLD_LPCOMP_OUT2__OFFSET
00000001 a CYFLD_LPCOMP_OUT2__SIZE
00000001 a CYFLD_LPCOMP_OUT2__SIZE
00000010 a CYFLD_LPCOMP_REVISION__OFFSET
00000010 a CYFLD_LPCOMP_REVISION__OFFSET
00000010 a CYFLD_LPCOMP_REVISION__SIZE
00000010 a CYFLD_LPCOMP_REVISION__SIZE
00000000 a CYFLD_PASS_CTB0_INT__OFFSET
00000000 a CYFLD_PASS_CTB0_INT__OFFSET
00000001 a CYFLD_PASS_CTB0_INT__SIZE
00000001 a CYFLD_PASS_CTB0_INT__SIZE
00000001 a CYFLD_PASS_CTB1_INT__OFFSET
00000001 a CYFLD_PASS_CTB1_INT__OFFSET
00000001 a CYFLD_PASS_CTB1_INT__SIZE
00000001 a CYFLD_PASS_CTB1_INT__SIZE
00000000 a CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET
00000000 a CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET
00000001 a CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE
00000001 a CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE
00000000 a CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET
00000000 a CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET
00000006 a CYFLD_PASS_DSAB_CURRENT_SEL__SIZE
00000006 a CYFLD_PASS_DSAB_CURRENT_SEL__SIZE
00000000 a CYFLD_PASS_DSAB_EN_DFT__OFFSET
00000000 a CYFLD_PASS_DSAB_EN_DFT__OFFSET
00000004 a CYFLD_PASS_DSAB_EN_DFT__SIZE
00000004 a CYFLD_PASS_DSAB_EN_DFT__SIZE
0000001f a CYFLD_PASS_DSAB_ENABLED__OFFSET
0000001f a CYFLD_PASS_DSAB_ENABLED__OFFSET
00000001 a CYFLD_PASS_DSAB_ENABLED__SIZE
00000001 a CYFLD_PASS_DSAB_ENABLED__SIZE
00000008 a CYFLD_PASS_DSAB_SEL_OUT__OFFSET
00000008 a CYFLD_PASS_DSAB_SEL_OUT__OFFSET
00000004 a CYFLD_PASS_DSAB_SEL_OUT__SIZE
00000004 a CYFLD_PASS_DSAB_SEL_OUT__SIZE
00000000 a CYFLD_PASS_IBIAS_TRIM__OFFSET
00000000 a CYFLD_PASS_IBIAS_TRIM__OFFSET
00000004 a CYFLD_PASS_IBIAS_TRIM__SIZE
00000004 a CYFLD_PASS_IBIAS_TRIM__SIZE
0000001e a CYFLD_PERI_DISABLE__OFFSET
0000001e a CYFLD_PERI_DISABLE__OFFSET
00000001 a CYFLD_PERI_DISABLE__SIZE
00000001 a CYFLD_PERI_DISABLE__SIZE
00000000 a CYFLD_PERI_EN__OFFSET
00000000 a CYFLD_PERI_EN__OFFSET
00000001 a CYFLD_PERI_EN__SIZE
00000001 a CYFLD_PERI_EN__SIZE
0000001f a CYFLD_PERI_ENABLE__OFFSET
0000001f a CYFLD_PERI_ENABLE__OFFSET
00000001 a CYFLD_PERI_ENABLE__SIZE
00000001 a CYFLD_PERI_ENABLE__SIZE
00000003 a CYFLD_PERI_FRAC5_DIV__OFFSET
00000003 a CYFLD_PERI_FRAC5_DIV__OFFSET
00000005 a CYFLD_PERI_FRAC5_DIV__SIZE
00000005 a CYFLD_PERI_FRAC5_DIV__SIZE
00000008 a CYFLD_PERI_INT16_DIV__OFFSET
00000008 a CYFLD_PERI_INT16_DIV__OFFSET
00000010 a CYFLD_PERI_INT16_DIV__SIZE
00000010 a CYFLD_PERI_INT16_DIV__SIZE
00000008 a CYFLD_PERI_PA_SEL_DIV__OFFSET
00000008 a CYFLD_PERI_PA_SEL_DIV__OFFSET
00000006 a CYFLD_PERI_PA_SEL_DIV__SIZE
00000006 a CYFLD_PERI_PA_SEL_DIV__SIZE
0000000e a CYFLD_PERI_PA_SEL_TYPE__OFFSET
0000000e a CYFLD_PERI_PA_SEL_TYPE__OFFSET
00000002 a CYFLD_PERI_PA_SEL_TYPE__SIZE
00000002 a CYFLD_PERI_PA_SEL_TYPE__SIZE
00000000 a CYFLD_PERI_SEL_DIV__OFFSET
00000000 a CYFLD_PERI_SEL_DIV__OFFSET
00000006 a CYFLD_PERI_SEL_DIV__SIZE
00000006 a CYFLD_PERI_SEL_DIV__SIZE
00000006 a CYFLD_PERI_SEL_TYPE__OFFSET
00000006 a CYFLD_PERI_SEL_TYPE__OFFSET
00000002 a CYFLD_PERI_SEL_TYPE__SIZE
00000002 a CYFLD_PERI_SEL_TYPE__SIZE
0000000c a CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET
0000000c a CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET
00000014 a CYFLD_ROMTABLE_ADDR_OFFSET__SIZE
00000014 a CYFLD_ROMTABLE_ADDR_OFFSET__SIZE
00000000 a CYFLD_ROMTABLE_CM__OFFSET
00000000 a CYFLD_ROMTABLE_CM__OFFSET
00000004 a CYFLD_ROMTABLE_CM__SIZE
00000004 a CYFLD_ROMTABLE_CM__SIZE
00000004 a CYFLD_ROMTABLE_COUNT__OFFSET
00000004 a CYFLD_ROMTABLE_COUNT__OFFSET
00000004 a CYFLD_ROMTABLE_COUNT__SIZE
00000004 a CYFLD_ROMTABLE_COUNT__SIZE
00000001 a CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET
00000001 a CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET
00000001 a CYFLD_ROMTABLE_FORMAT_32BIT__SIZE
00000001 a CYFLD_ROMTABLE_FORMAT_32BIT__SIZE
00000000 a CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET
00000000 a CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET
00000004 a CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE
00000004 a CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE
00000000 a CYFLD_ROMTABLE_JEPID_MAJ__OFFSET
00000000 a CYFLD_ROMTABLE_JEPID_MAJ__OFFSET
00000003 a CYFLD_ROMTABLE_JEPID_MAJ__SIZE
00000003 a CYFLD_ROMTABLE_JEPID_MAJ__SIZE
00000004 a CYFLD_ROMTABLE_JEPID_MIN__OFFSET
00000004 a CYFLD_ROMTABLE_JEPID_MIN__OFFSET
00000004 a CYFLD_ROMTABLE_JEPID_MIN__SIZE
00000004 a CYFLD_ROMTABLE_JEPID_MIN__SIZE
00000000 a CYFLD_ROMTABLE_PN_MAJ__OFFSET
00000000 a CYFLD_ROMTABLE_PN_MAJ__OFFSET
00000004 a CYFLD_ROMTABLE_PN_MAJ__SIZE
00000004 a CYFLD_ROMTABLE_PN_MAJ__SIZE
00000000 a CYFLD_ROMTABLE_PN_MIN__OFFSET
00000000 a CYFLD_ROMTABLE_PN_MIN__OFFSET
00000008 a CYFLD_ROMTABLE_PN_MIN__SIZE
00000008 a CYFLD_ROMTABLE_PN_MIN__SIZE
00000000 a CYFLD_ROMTABLE_PRESENT__OFFSET
00000000 a CYFLD_ROMTABLE_PRESENT__OFFSET
00000001 a CYFLD_ROMTABLE_PRESENT__SIZE
00000001 a CYFLD_ROMTABLE_PRESENT__SIZE
00000004 a CYFLD_ROMTABLE_REV__OFFSET
00000004 a CYFLD_ROMTABLE_REV__OFFSET
00000004 a CYFLD_ROMTABLE_REV__SIZE
00000004 a CYFLD_ROMTABLE_REV__SIZE
00000004 a CYFLD_ROMTABLE_REV_AND__OFFSET
00000004 a CYFLD_ROMTABLE_REV_AND__OFFSET
00000004 a CYFLD_ROMTABLE_REV_AND__SIZE
00000004 a CYFLD_ROMTABLE_REV_AND__SIZE
00000000 a CYFLD_ROMTABLE_VALUE__OFFSET
00000000 a CYFLD_ROMTABLE_VALUE__OFFSET
00000020 a CYFLD_ROMTABLE_VALUE__SIZE
00000020 a CYFLD_ROMTABLE_VALUE__SIZE
0000001f a CYFLD_SAR_ADFT_OVERRIDE__OFFSET
0000001f a CYFLD_SAR_ADFT_OVERRIDE__OFFSET
00000001 a CYFLD_SAR_ADFT_OVERRIDE__SIZE
00000001 a CYFLD_SAR_ADFT_OVERRIDE__SIZE
00000004 a CYFLD_SAR_AVG_CNT__OFFSET
00000004 a CYFLD_SAR_AVG_CNT__OFFSET
00000003 a CYFLD_SAR_AVG_CNT__SIZE
00000003 a CYFLD_SAR_AVG_CNT__SIZE
0000000a a CYFLD_SAR_AVG_EN__OFFSET
0000000a a CYFLD_SAR_AVG_EN__OFFSET
00000001 a CYFLD_SAR_AVG_EN__SIZE
00000001 a CYFLD_SAR_AVG_EN__SIZE
00000007 a CYFLD_SAR_AVG_SHIFT__OFFSET
00000007 a CYFLD_SAR_AVG_SHIFT__OFFSET
00000001 a CYFLD_SAR_AVG_SHIFT__SIZE
00000001 a CYFLD_SAR_AVG_SHIFT__SIZE
00000014 a CYFLD_SAR_BOOSTPUMP_EN__OFFSET
00000014 a CYFLD_SAR_BOOSTPUMP_EN__OFFSET
00000001 a CYFLD_SAR_BOOSTPUMP_EN__SIZE
00000001 a CYFLD_SAR_BOOSTPUMP_EN__SIZE
0000001f a CYFLD_SAR_BUSY__OFFSET
0000001f a CYFLD_SAR_BUSY__OFFSET
00000001 a CYFLD_SAR_BUSY__SIZE
00000001 a CYFLD_SAR_BUSY__SIZE
00000000 a CYFLD_SAR_CAP_TRIM__OFFSET
00000000 a CYFLD_SAR_CAP_TRIM__OFFSET
00000003 a CYFLD_SAR_CAP_TRIM__SIZE
00000003 a CYFLD_SAR_CAP_TRIM__SIZE
00000000 a CYFLD_SAR_CHAN_EN__OFFSET
00000000 a CYFLD_SAR_CHAN_EN__OFFSET
00000010 a CYFLD_SAR_CHAN_EN__SIZE
00000010 a CYFLD_SAR_CHAN_EN__SIZE
00000000 a CYFLD_SAR_CHAN_RESULT_VALID__OFFSET
00000000 a CYFLD_SAR_CHAN_RESULT_VALID__OFFSET
00000010 a CYFLD_SAR_CHAN_RESULT_VALID__SIZE
00000010 a CYFLD_SAR_CHAN_RESULT_VALID__SIZE
0000001f a CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET
0000001f a CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET
00000001 a CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE
00000001 a CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE
00000000 a CYFLD_SAR_CHAN_WORK_VALID__OFFSET
00000000 a CYFLD_SAR_CHAN_WORK_VALID__OFFSET
00000010 a CYFLD_SAR_CHAN_WORK_VALID__SIZE
00000010 a CYFLD_SAR_CHAN_WORK_VALID__SIZE
0000001f a CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET
0000001f a CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET
00000001 a CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE
00000001 a CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE
00000000 a CYFLD_SAR_CLOCK_SEL__OFFSET
00000000 a CYFLD_SAR_CLOCK_SEL__OFFSET
00000001 a CYFLD_SAR_CLOCK_SEL__SIZE
00000001 a CYFLD_SAR_CLOCK_SEL__SIZE
00000010 a CYFLD_SAR_CONTINUOUS__OFFSET
00000010 a CYFLD_SAR_CONTINUOUS__OFFSET
00000001 a CYFLD_SAR_CONTINUOUS__SIZE
00000001 a CYFLD_SAR_CONTINUOUS__SIZE
00000000 a CYFLD_SAR_CUR_AVG_ACCU__OFFSET
00000000 a CYFLD_SAR_CUR_AVG_ACCU__OFFSET
00000014 a CYFLD_SAR_CUR_AVG_ACCU__SIZE
00000014 a CYFLD_SAR_CUR_AVG_ACCU__SIZE
00000018 a CYFLD_SAR_CUR_AVG_CNT__OFFSET
00000018 a CYFLD_SAR_CUR_AVG_CNT__OFFSET
00000008 a CYFLD_SAR_CUR_AVG_CNT__SIZE
00000008 a CYFLD_SAR_CUR_AVG_CNT__SIZE
00000000 a CYFLD_SAR_CUR_CHAN__OFFSET
00000000 a CYFLD_SAR_CUR_CHAN__OFFSET
00000005 a CYFLD_SAR_CUR_CHAN__SIZE
00000005 a CYFLD_SAR_CUR_CHAN__SIZE
0000001d a CYFLD_SAR_DCEN__OFFSET
0000001d a CYFLD_SAR_DCEN__OFFSET
00000001 a CYFLD_SAR_DCEN__SIZE
00000001 a CYFLD_SAR_DCEN__SIZE
0000001b a CYFLD_SAR_DEEPSLEEP_ON__OFFSET
0000001b a CYFLD_SAR_DEEPSLEEP_ON__OFFSET
00000001 a CYFLD_SAR_DEEPSLEEP_ON__SIZE
00000001 a CYFLD_SAR_DEEPSLEEP_ON__SIZE
00000010 a CYFLD_SAR_DFT_INC__OFFSET
00000010 a CYFLD_SAR_DFT_INC__OFFSET
00000004 a CYFLD_SAR_DFT_INC__SIZE
00000004 a CYFLD_SAR_DFT_INC__SIZE
00000014 a CYFLD_SAR_DFT_OUTC__OFFSET
00000014 a CYFLD_SAR_DFT_OUTC__OFFSET
00000003 a CYFLD_SAR_DFT_OUTC__SIZE
00000003 a CYFLD_SAR_DFT_OUTC__SIZE
00000008 a CYFLD_SAR_DIFFERENTIAL_EN__OFFSET
00000008 a CYFLD_SAR_DIFFERENTIAL_EN__OFFSET
00000001 a CYFLD_SAR_DIFFERENTIAL_EN__SIZE
00000001 a CYFLD_SAR_DIFFERENTIAL_EN__SIZE
00000003 a CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET
00000003 a CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET
00000001 a CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE
00000001 a CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE
00000000 a CYFLD_SAR_DLY_INC__OFFSET
00000000 a CYFLD_SAR_DLY_INC__OFFSET
00000001 a CYFLD_SAR_DLY_INC__SIZE
00000001 a CYFLD_SAR_DLY_INC__SIZE
00000003 a CYFLD_SAR_DSI_COLLISION_INTR__OFFSET
00000003 a CYFLD_SAR_DSI_COLLISION_INTR__OFFSET
00000001 a CYFLD_SAR_DSI_COLLISION_INTR__SIZE
00000001 a CYFLD_SAR_DSI_COLLISION_INTR__SIZE
00000003 a CYFLD_SAR_DSI_COLLISION_MASK__OFFSET
00000003 a CYFLD_SAR_DSI_COLLISION_MASK__OFFSET
00000001 a CYFLD_SAR_DSI_COLLISION_MASK__SIZE
00000001 a CYFLD_SAR_DSI_COLLISION_MASK__SIZE
00000003 a CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET
00000003 a CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET
00000001 a CYFLD_SAR_DSI_COLLISION_MASKED__SIZE
00000001 a CYFLD_SAR_DSI_COLLISION_MASKED__SIZE
00000003 a CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET
00000003 a CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE
00000003 a CYFLD_SAR_DSI_COLLISION_SET__OFFSET
00000003 a CYFLD_SAR_DSI_COLLISION_SET__OFFSET
00000001 a CYFLD_SAR_DSI_COLLISION_SET__SIZE
00000001 a CYFLD_SAR_DSI_COLLISION_SET__SIZE
0000001d a CYFLD_SAR_DSI_MODE__OFFSET
0000001d a CYFLD_SAR_DSI_MODE__OFFSET
00000001 a CYFLD_SAR_DSI_MODE__SIZE
00000001 a CYFLD_SAR_DSI_MODE__SIZE
0000001f a CYFLD_SAR_DSI_OUT_EN__OFFSET
0000001f a CYFLD_SAR_DSI_OUT_EN__OFFSET
00000001 a CYFLD_SAR_DSI_OUT_EN__SIZE
00000001 a CYFLD_SAR_DSI_OUT_EN__SIZE
0000001c a CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET
0000001c a CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET
00000001 a CYFLD_SAR_DSI_SYNC_CONFIG__SIZE
00000001 a CYFLD_SAR_DSI_SYNC_CONFIG__SIZE
00000013 a CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET
00000013 a CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET
00000001 a CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE
00000001 a CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE
00000011 a CYFLD_SAR_DSI_TRIGGER_EN__OFFSET
00000011 a CYFLD_SAR_DSI_TRIGGER_EN__OFFSET
00000001 a CYFLD_SAR_DSI_TRIGGER_EN__SIZE
00000001 a CYFLD_SAR_DSI_TRIGGER_EN__SIZE
00000012 a CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET
00000012 a CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET
00000001 a CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE
00000001 a CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE
0000001c a CYFLD_SAR_EN_CSEL_DFT__OFFSET
0000001c a CYFLD_SAR_EN_CSEL_DFT__OFFSET
00000001 a CYFLD_SAR_EN_CSEL_DFT__SIZE
00000001 a CYFLD_SAR_EN_CSEL_DFT__SIZE
0000001f a CYFLD_SAR_ENABLED__OFFSET
0000001f a CYFLD_SAR_ENABLED__OFFSET
00000001 a CYFLD_SAR_ENABLED__SIZE
00000001 a CYFLD_SAR_ENABLED__SIZE
0000001f a CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET
0000001f a CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET
00000001 a CYFLD_SAR_EOS_DSI_OUT_EN__SIZE
00000001 a CYFLD_SAR_EOS_DSI_OUT_EN__SIZE
00000000 a CYFLD_SAR_EOS_INTR__OFFSET
00000000 a CYFLD_SAR_EOS_INTR__OFFSET
00000001 a CYFLD_SAR_EOS_INTR__SIZE
00000001 a CYFLD_SAR_EOS_INTR__SIZE
00000000 a CYFLD_SAR_EOS_MASK__OFFSET
00000000 a CYFLD_SAR_EOS_MASK__OFFSET
00000001 a CYFLD_SAR_EOS_MASK__SIZE
00000001 a CYFLD_SAR_EOS_MASK__SIZE
00000000 a CYFLD_SAR_EOS_MASKED__OFFSET
00000000 a CYFLD_SAR_EOS_MASKED__OFFSET
00000001 a CYFLD_SAR_EOS_MASKED__SIZE
00000001 a CYFLD_SAR_EOS_MASKED__SIZE
00000000 a CYFLD_SAR_EOS_MASKED_MIR__OFFSET
00000000 a CYFLD_SAR_EOS_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_EOS_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_EOS_MASKED_MIR__SIZE
00000000 a CYFLD_SAR_EOS_SET__OFFSET
00000000 a CYFLD_SAR_EOS_SET__OFFSET
00000001 a CYFLD_SAR_EOS_SET__SIZE
00000001 a CYFLD_SAR_EOS_SET__SIZE
00000002 a CYFLD_SAR_FW_COLLISION_INTR__OFFSET
00000002 a CYFLD_SAR_FW_COLLISION_INTR__OFFSET
00000001 a CYFLD_SAR_FW_COLLISION_INTR__SIZE
00000001 a CYFLD_SAR_FW_COLLISION_INTR__SIZE
00000002 a CYFLD_SAR_FW_COLLISION_MASK__OFFSET
00000002 a CYFLD_SAR_FW_COLLISION_MASK__OFFSET
00000001 a CYFLD_SAR_FW_COLLISION_MASK__SIZE
00000001 a CYFLD_SAR_FW_COLLISION_MASK__SIZE
00000002 a CYFLD_SAR_FW_COLLISION_MASKED__OFFSET
00000002 a CYFLD_SAR_FW_COLLISION_MASKED__OFFSET
00000001 a CYFLD_SAR_FW_COLLISION_MASKED__SIZE
00000001 a CYFLD_SAR_FW_COLLISION_MASKED__SIZE
00000002 a CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET
00000002 a CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE
00000002 a CYFLD_SAR_FW_COLLISION_SET__OFFSET
00000002 a CYFLD_SAR_FW_COLLISION_SET__OFFSET
00000001 a CYFLD_SAR_FW_COLLISION_SET__SIZE
00000001 a CYFLD_SAR_FW_COLLISION_SET__SIZE
00000000 a CYFLD_SAR_FW_TRIGGER__OFFSET
00000000 a CYFLD_SAR_FW_TRIGGER__OFFSET
00000001 a CYFLD_SAR_FW_TRIGGER__SIZE
00000001 a CYFLD_SAR_FW_TRIGGER__SIZE
00000001 a CYFLD_SAR_HIZ__OFFSET
00000001 a CYFLD_SAR_HIZ__OFFSET
00000001 a CYFLD_SAR_HIZ__SIZE
00000001 a CYFLD_SAR_HIZ__SIZE
00000018 a CYFLD_SAR_ICONT_LV__OFFSET
00000018 a CYFLD_SAR_ICONT_LV__OFFSET
00000002 a CYFLD_SAR_ICONT_LV__SIZE
00000002 a CYFLD_SAR_ICONT_LV__SIZE
0000000a a CYFLD_SAR_INJ_AVG_EN__OFFSET
0000000a a CYFLD_SAR_INJ_AVG_EN__OFFSET
00000001 a CYFLD_SAR_INJ_AVG_EN__SIZE
00000001 a CYFLD_SAR_INJ_AVG_EN__SIZE
00000007 a CYFLD_SAR_INJ_COLLISION_INTR__OFFSET
00000007 a CYFLD_SAR_INJ_COLLISION_INTR__OFFSET
00000001 a CYFLD_SAR_INJ_COLLISION_INTR__SIZE
00000001 a CYFLD_SAR_INJ_COLLISION_INTR__SIZE
0000001c a CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET
0000001c a CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE
00000001 a CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE
00000007 a CYFLD_SAR_INJ_COLLISION_MASK__OFFSET
00000007 a CYFLD_SAR_INJ_COLLISION_MASK__OFFSET
00000001 a CYFLD_SAR_INJ_COLLISION_MASK__SIZE
00000001 a CYFLD_SAR_INJ_COLLISION_MASK__SIZE
00000007 a CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET
00000007 a CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET
00000001 a CYFLD_SAR_INJ_COLLISION_MASKED__SIZE
00000001 a CYFLD_SAR_INJ_COLLISION_MASKED__SIZE
00000007 a CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET
00000007 a CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE
00000007 a CYFLD_SAR_INJ_COLLISION_SET__OFFSET
00000007 a CYFLD_SAR_INJ_COLLISION_SET__OFFSET
00000001 a CYFLD_SAR_INJ_COLLISION_SET__SIZE
00000001 a CYFLD_SAR_INJ_COLLISION_SET__SIZE
00000008 a CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET
00000008 a CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET
00000001 a CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE
00000001 a CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE
00000004 a CYFLD_SAR_INJ_EOC_INTR__OFFSET
00000004 a CYFLD_SAR_INJ_EOC_INTR__OFFSET
00000001 a CYFLD_SAR_INJ_EOC_INTR__SIZE
00000001 a CYFLD_SAR_INJ_EOC_INTR__SIZE
0000001f a CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET
0000001f a CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE
00000001 a CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE
00000004 a CYFLD_SAR_INJ_EOC_MASK__OFFSET
00000004 a CYFLD_SAR_INJ_EOC_MASK__OFFSET
00000001 a CYFLD_SAR_INJ_EOC_MASK__SIZE
00000001 a CYFLD_SAR_INJ_EOC_MASK__SIZE
00000004 a CYFLD_SAR_INJ_EOC_MASKED__OFFSET
00000004 a CYFLD_SAR_INJ_EOC_MASKED__OFFSET
00000001 a CYFLD_SAR_INJ_EOC_MASKED__SIZE
00000001 a CYFLD_SAR_INJ_EOC_MASKED__SIZE
00000004 a CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET
00000004 a CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE
00000004 a CYFLD_SAR_INJ_EOC_SET__OFFSET
00000004 a CYFLD_SAR_INJ_EOC_SET__OFFSET
00000001 a CYFLD_SAR_INJ_EOC_SET__SIZE
00000001 a CYFLD_SAR_INJ_EOC_SET__SIZE
00000000 a CYFLD_SAR_INJ_PIN_ADDR__OFFSET
00000000 a CYFLD_SAR_INJ_PIN_ADDR__OFFSET
00000003 a CYFLD_SAR_INJ_PIN_ADDR__SIZE
00000003 a CYFLD_SAR_INJ_PIN_ADDR__SIZE
00000004 a CYFLD_SAR_INJ_PORT_ADDR__OFFSET
00000004 a CYFLD_SAR_INJ_PORT_ADDR__OFFSET
00000003 a CYFLD_SAR_INJ_PORT_ADDR__SIZE
00000003 a CYFLD_SAR_INJ_PORT_ADDR__SIZE
00000006 a CYFLD_SAR_INJ_RANGE_INTR__OFFSET
00000006 a CYFLD_SAR_INJ_RANGE_INTR__OFFSET
00000001 a CYFLD_SAR_INJ_RANGE_INTR__SIZE
00000001 a CYFLD_SAR_INJ_RANGE_INTR__SIZE
0000001e a CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET
0000001e a CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE
00000001 a CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE
00000006 a CYFLD_SAR_INJ_RANGE_MASK__OFFSET
00000006 a CYFLD_SAR_INJ_RANGE_MASK__OFFSET
00000001 a CYFLD_SAR_INJ_RANGE_MASK__SIZE
00000001 a CYFLD_SAR_INJ_RANGE_MASK__SIZE
00000006 a CYFLD_SAR_INJ_RANGE_MASKED__OFFSET
00000006 a CYFLD_SAR_INJ_RANGE_MASKED__OFFSET
00000001 a CYFLD_SAR_INJ_RANGE_MASKED__SIZE
00000001 a CYFLD_SAR_INJ_RANGE_MASKED__SIZE
00000006 a CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET
00000006 a CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE
00000006 a CYFLD_SAR_INJ_RANGE_SET__OFFSET
00000006 a CYFLD_SAR_INJ_RANGE_SET__OFFSET
00000001 a CYFLD_SAR_INJ_RANGE_SET__SIZE
00000001 a CYFLD_SAR_INJ_RANGE_SET__SIZE
00000009 a CYFLD_SAR_INJ_RESOLUTION__OFFSET
00000009 a CYFLD_SAR_INJ_RESOLUTION__OFFSET
00000001 a CYFLD_SAR_INJ_RESOLUTION__SIZE
00000001 a CYFLD_SAR_INJ_RESOLUTION__SIZE
00000000 a CYFLD_SAR_INJ_RESULT__OFFSET
00000000 a CYFLD_SAR_INJ_RESULT__OFFSET
00000010 a CYFLD_SAR_INJ_RESULT__SIZE
00000010 a CYFLD_SAR_INJ_RESULT__SIZE
0000000c a CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET
0000000c a CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET
00000002 a CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE
00000002 a CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE
00000005 a CYFLD_SAR_INJ_SATURATE_INTR__OFFSET
00000005 a CYFLD_SAR_INJ_SATURATE_INTR__OFFSET
00000001 a CYFLD_SAR_INJ_SATURATE_INTR__SIZE
00000001 a CYFLD_SAR_INJ_SATURATE_INTR__SIZE
0000001d a CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET
0000001d a CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE
00000001 a CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE
00000005 a CYFLD_SAR_INJ_SATURATE_MASK__OFFSET
00000005 a CYFLD_SAR_INJ_SATURATE_MASK__OFFSET
00000001 a CYFLD_SAR_INJ_SATURATE_MASK__SIZE
00000001 a CYFLD_SAR_INJ_SATURATE_MASK__SIZE
00000005 a CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET
00000005 a CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET
00000001 a CYFLD_SAR_INJ_SATURATE_MASKED__SIZE
00000001 a CYFLD_SAR_INJ_SATURATE_MASKED__SIZE
00000005 a CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET
00000005 a CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE
00000005 a CYFLD_SAR_INJ_SATURATE_SET__OFFSET
00000005 a CYFLD_SAR_INJ_SATURATE_SET__OFFSET
00000001 a CYFLD_SAR_INJ_SATURATE_SET__SIZE
00000001 a CYFLD_SAR_INJ_SATURATE_SET__SIZE
0000001f a CYFLD_SAR_INJ_START_EN__OFFSET
0000001f a CYFLD_SAR_INJ_START_EN__OFFSET
00000001 a CYFLD_SAR_INJ_START_EN__SIZE
00000001 a CYFLD_SAR_INJ_START_EN__SIZE
0000001e a CYFLD_SAR_INJ_TAILGATING__OFFSET
0000001e a CYFLD_SAR_INJ_TAILGATING__OFFSET
00000001 a CYFLD_SAR_INJ_TAILGATING__SIZE
00000001 a CYFLD_SAR_INJ_TAILGATING__SIZE
00000001 a CYFLD_SAR_LEFT_ALIGN__OFFSET
00000001 a CYFLD_SAR_LEFT_ALIGN__OFFSET
00000001 a CYFLD_SAR_LEFT_ALIGN__SIZE
00000001 a CYFLD_SAR_LEFT_ALIGN__SIZE
00000002 a CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET
00000002 a CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET
00000001 a CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE
00000001 a CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE
00000003 a CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET
00000003 a CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET
00000001 a CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE
00000001 a CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE
00000014 a CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET
00000014 a CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE
00000012 a CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET
00000012 a CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE
00000015 a CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET
00000015 a CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE
00000013 a CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET
00000013 a CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE
00000008 a CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET
00000008 a CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE
00000000 a CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET
00000000 a CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE
00000009 a CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET
00000009 a CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE
0000000a a CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET
0000000a a CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE
00000002 a CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET
00000002 a CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE
0000000b a CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET
0000000b a CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE
00000003 a CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET
00000003 a CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE
0000001a a CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET
0000001a a CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE
00000001 a CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE
00000000 a CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET
00000000 a CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE
00000001 a CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE
0000000c a CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET
0000000c a CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE
00000004 a CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET
00000004 a CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE
0000001b a CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET
0000001b a CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE
00000001 a CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE
00000001 a CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE
00000001 a CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE
0000000d a CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET
0000000d a CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE
00000005 a CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET
00000005 a CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE
0000001c a CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET
0000001c a CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE
00000001 a CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE
0000000e a CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET
0000000e a CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE
00000006 a CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET
00000006 a CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE
0000001d a CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET
0000001d a CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE
00000001 a CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE
0000000f a CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET
0000000f a CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE
00000007 a CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET
00000007 a CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE
00000018 a CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET
00000018 a CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE
00000016 a CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET
00000016 a CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE
00000019 a CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET
00000019 a CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE
00000017 a CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET
00000017 a CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE
00000011 a CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET
00000011 a CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE
00000010 a CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET
00000010 a CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET
00000001 a CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE
00000001 a CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE
00000012 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET
00000012 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE
00000013 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET
00000013 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE
00000000 a CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET
00000000 a CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P0__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P0__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P1__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P1__SIZE
00000002 a CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET
00000002 a CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P2__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P2__SIZE
00000003 a CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET
00000003 a CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P3__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P3__SIZE
00000004 a CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET
00000004 a CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P4__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P4__SIZE
00000005 a CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET
00000005 a CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P5__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P5__SIZE
00000006 a CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET
00000006 a CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P6__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P6__SIZE
00000007 a CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET
00000007 a CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_P7__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_P7__SIZE
00000016 a CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET
00000016 a CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE
00000017 a CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET
00000017 a CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE
00000011 a CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET
00000011 a CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE
00000010 a CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET
00000010 a CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET
00000001 a CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE
00000001 a CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE
00000009 a CYFLD_SAR_NEG_SEL__OFFSET
00000009 a CYFLD_SAR_NEG_SEL__OFFSET
00000003 a CYFLD_SAR_NEG_SEL__SIZE
00000003 a CYFLD_SAR_NEG_SEL__SIZE
00000001 a CYFLD_SAR_OVERFLOW_INTR__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_INTR__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_INTR__SIZE
00000001 a CYFLD_SAR_OVERFLOW_INTR__SIZE
00000001 a CYFLD_SAR_OVERFLOW_MASK__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_MASK__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_MASK__SIZE
00000001 a CYFLD_SAR_OVERFLOW_MASK__SIZE
00000001 a CYFLD_SAR_OVERFLOW_MASKED__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_MASKED__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_MASKED__SIZE
00000001 a CYFLD_SAR_OVERFLOW_MASKED__SIZE
00000001 a CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE
00000001 a CYFLD_SAR_OVERFLOW_SET__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_SET__OFFSET
00000001 a CYFLD_SAR_OVERFLOW_SET__SIZE
00000001 a CYFLD_SAR_OVERFLOW_SET__SIZE
00000000 a CYFLD_SAR_PIN_ADDR__OFFSET
00000000 a CYFLD_SAR_PIN_ADDR__OFFSET
00000003 a CYFLD_SAR_PIN_ADDR__SIZE
00000003 a CYFLD_SAR_PIN_ADDR__SIZE
00000004 a CYFLD_SAR_PORT_ADDR__OFFSET
00000004 a CYFLD_SAR_PORT_ADDR__OFFSET
00000003 a CYFLD_SAR_PORT_ADDR__SIZE
00000003 a CYFLD_SAR_PORT_ADDR__SIZE
0000000e a CYFLD_SAR_PWR_CTRL_VREF__OFFSET
0000000e a CYFLD_SAR_PWR_CTRL_VREF__OFFSET
00000002 a CYFLD_SAR_PWR_CTRL_VREF__SIZE
00000002 a CYFLD_SAR_PWR_CTRL_VREF__SIZE
0000001e a CYFLD_SAR_RANGE_COND__OFFSET
0000001e a CYFLD_SAR_RANGE_COND__OFFSET
00000002 a CYFLD_SAR_RANGE_COND__SIZE
00000002 a CYFLD_SAR_RANGE_COND__SIZE
00000010 a CYFLD_SAR_RANGE_HIGH__OFFSET
00000010 a CYFLD_SAR_RANGE_HIGH__OFFSET
00000010 a CYFLD_SAR_RANGE_HIGH__SIZE
00000010 a CYFLD_SAR_RANGE_HIGH__SIZE
00000000 a CYFLD_SAR_RANGE_INTR__OFFSET
00000000 a CYFLD_SAR_RANGE_INTR__OFFSET
00000010 a CYFLD_SAR_RANGE_INTR__SIZE
00000010 a CYFLD_SAR_RANGE_INTR__SIZE
0000001e a CYFLD_SAR_RANGE_INTR_MIR__OFFSET
0000001e a CYFLD_SAR_RANGE_INTR_MIR__OFFSET
00000001 a CYFLD_SAR_RANGE_INTR_MIR__SIZE
00000001 a CYFLD_SAR_RANGE_INTR_MIR__SIZE
00000000 a CYFLD_SAR_RANGE_LOW__OFFSET
00000000 a CYFLD_SAR_RANGE_LOW__OFFSET
00000010 a CYFLD_SAR_RANGE_LOW__SIZE
00000010 a CYFLD_SAR_RANGE_LOW__SIZE
00000000 a CYFLD_SAR_RANGE_MASK__OFFSET
00000000 a CYFLD_SAR_RANGE_MASK__OFFSET
00000010 a CYFLD_SAR_RANGE_MASK__SIZE
00000010 a CYFLD_SAR_RANGE_MASK__SIZE
00000000 a CYFLD_SAR_RANGE_MASKED__OFFSET
00000000 a CYFLD_SAR_RANGE_MASKED__OFFSET
00000010 a CYFLD_SAR_RANGE_MASKED__SIZE
00000010 a CYFLD_SAR_RANGE_MASKED__SIZE
0000001f a CYFLD_SAR_RANGE_MASKED_RED__OFFSET
0000001f a CYFLD_SAR_RANGE_MASKED_RED__OFFSET
00000001 a CYFLD_SAR_RANGE_MASKED_RED__SIZE
00000001 a CYFLD_SAR_RANGE_MASKED_RED__SIZE
00000000 a CYFLD_SAR_RANGE_SET__OFFSET
00000000 a CYFLD_SAR_RANGE_SET__OFFSET
00000010 a CYFLD_SAR_RANGE_SET__SIZE
00000010 a CYFLD_SAR_RANGE_SET__SIZE
00000009 a CYFLD_SAR_RESOLUTION__OFFSET
00000009 a CYFLD_SAR_RESOLUTION__OFFSET
00000001 a CYFLD_SAR_RESOLUTION__SIZE
00000001 a CYFLD_SAR_RESOLUTION__SIZE
00000000 a CYFLD_SAR_RESULT__OFFSET
00000000 a CYFLD_SAR_RESULT__OFFSET
00000010 a CYFLD_SAR_RESULT__SIZE
00000010 a CYFLD_SAR_RESULT__SIZE
0000000c a CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET
0000000c a CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET
00000002 a CYFLD_SAR_SAMPLE_TIME_SEL__SIZE
00000002 a CYFLD_SAR_SAMPLE_TIME_SEL__SIZE
00000000 a CYFLD_SAR_SAMPLE_TIME0__OFFSET
00000000 a CYFLD_SAR_SAMPLE_TIME0__OFFSET
0000000a a CYFLD_SAR_SAMPLE_TIME0__SIZE
0000000a a CYFLD_SAR_SAMPLE_TIME0__SIZE
00000010 a CYFLD_SAR_SAMPLE_TIME1__OFFSET
00000010 a CYFLD_SAR_SAMPLE_TIME1__OFFSET
0000000a a CYFLD_SAR_SAMPLE_TIME1__SIZE
0000000a a CYFLD_SAR_SAMPLE_TIME1__SIZE
00000000 a CYFLD_SAR_SAMPLE_TIME2__OFFSET
00000000 a CYFLD_SAR_SAMPLE_TIME2__OFFSET
0000000a a CYFLD_SAR_SAMPLE_TIME2__SIZE
0000000a a CYFLD_SAR_SAMPLE_TIME2__SIZE
00000010 a CYFLD_SAR_SAMPLE_TIME3__OFFSET
00000010 a CYFLD_SAR_SAMPLE_TIME3__OFFSET
0000000a a CYFLD_SAR_SAMPLE_TIME3__SIZE
0000000a a CYFLD_SAR_SAMPLE_TIME3__SIZE
0000000d a CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET
0000000d a CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET
00000001 a CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE
00000001 a CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE
00000000 a CYFLD_SAR_SATURATE_INTR__OFFSET
00000000 a CYFLD_SAR_SATURATE_INTR__OFFSET
00000010 a CYFLD_SAR_SATURATE_INTR__SIZE
00000010 a CYFLD_SAR_SATURATE_INTR__SIZE
0000001d a CYFLD_SAR_SATURATE_INTR_MIR__OFFSET
0000001d a CYFLD_SAR_SATURATE_INTR_MIR__OFFSET
00000001 a CYFLD_SAR_SATURATE_INTR_MIR__SIZE
00000001 a CYFLD_SAR_SATURATE_INTR_MIR__SIZE
00000000 a CYFLD_SAR_SATURATE_MASK__OFFSET
00000000 a CYFLD_SAR_SATURATE_MASK__OFFSET
00000010 a CYFLD_SAR_SATURATE_MASK__SIZE
00000010 a CYFLD_SAR_SATURATE_MASK__SIZE
00000000 a CYFLD_SAR_SATURATE_MASKED__OFFSET
00000000 a CYFLD_SAR_SATURATE_MASKED__OFFSET
00000010 a CYFLD_SAR_SATURATE_MASKED__SIZE
00000010 a CYFLD_SAR_SATURATE_MASKED__SIZE
0000001e a CYFLD_SAR_SATURATE_MASKED_RED__OFFSET
0000001e a CYFLD_SAR_SATURATE_MASKED_RED__OFFSET
00000001 a CYFLD_SAR_SATURATE_MASKED_RED__SIZE
00000001 a CYFLD_SAR_SATURATE_MASKED_RED__SIZE
00000000 a CYFLD_SAR_SATURATE_SET__OFFSET
00000000 a CYFLD_SAR_SATURATE_SET__OFFSET
00000010 a CYFLD_SAR_SATURATE_SET__SIZE
00000010 a CYFLD_SAR_SATURATE_SET__SIZE
00000018 a CYFLD_SAR_SEL_CSEL_DFT__OFFSET
00000018 a CYFLD_SAR_SEL_CSEL_DFT__OFFSET
00000004 a CYFLD_SAR_SEL_CSEL_DFT__SIZE
00000004 a CYFLD_SAR_SEL_CSEL_DFT__SIZE
00000002 a CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET
00000002 a CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET
00000001 a CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE
00000001 a CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE
00000010 a CYFLD_SAR_SPARE__OFFSET
00000010 a CYFLD_SAR_SPARE__OFFSET
00000004 a CYFLD_SAR_SPARE__SIZE
00000004 a CYFLD_SAR_SPARE__SIZE
00000000 a CYFLD_SAR_SUB_RESOLUTION__OFFSET
00000000 a CYFLD_SAR_SUB_RESOLUTION__OFFSET
00000001 a CYFLD_SAR_SUB_RESOLUTION__SIZE
00000001 a CYFLD_SAR_SUB_RESOLUTION__SIZE
0000001e a CYFLD_SAR_SW_VREF_NEG__OFFSET
0000001e a CYFLD_SAR_SW_VREF_NEG__OFFSET
00000001 a CYFLD_SAR_SW_VREF_NEG__SIZE
00000001 a CYFLD_SAR_SW_VREF_NEG__SIZE
0000001e a CYFLD_SAR_SWITCH_DISABLE__OFFSET
0000001e a CYFLD_SAR_SWITCH_DISABLE__OFFSET
00000001 a CYFLD_SAR_SWITCH_DISABLE__SIZE
00000001 a CYFLD_SAR_SWITCH_DISABLE__SIZE
00000003 a CYFLD_SAR_TRIMUNIT__OFFSET
00000003 a CYFLD_SAR_TRIMUNIT__OFFSET
00000001 a CYFLD_SAR_TRIMUNIT__SIZE
00000001 a CYFLD_SAR_TRIMUNIT__SIZE
00000007 a CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET
00000007 a CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET
00000001 a CYFLD_SAR_VREF_BYP_CAP_EN__SIZE
00000001 a CYFLD_SAR_VREF_BYP_CAP_EN__SIZE
00000004 a CYFLD_SAR_VREF_SEL__OFFSET
00000004 a CYFLD_SAR_VREF_SEL__OFFSET
00000003 a CYFLD_SAR_VREF_SEL__SIZE
00000003 a CYFLD_SAR_VREF_SEL__SIZE
00000000 a CYFLD_SAR_WORK__OFFSET
00000000 a CYFLD_SAR_WORK__OFFSET
00000010 a CYFLD_SAR_WORK__SIZE
00000010 a CYFLD_SAR_WORK__SIZE
00000000 a CYFLD_SAR_WOUND_RESOLUTION__OFFSET
00000000 a CYFLD_SAR_WOUND_RESOLUTION__OFFSET
00000002 a CYFLD_SAR_WOUND_RESOLUTION__SIZE
00000002 a CYFLD_SAR_WOUND_RESOLUTION__SIZE
00000000 a CYFLD_SCB_ADDR__OFFSET
00000000 a CYFLD_SCB_ADDR__OFFSET
00000008 a CYFLD_SCB_ADDR__SIZE
00000008 a CYFLD_SCB_ADDR__SIZE
00000010 a CYFLD_SCB_ADDR_ACCEPT__OFFSET
00000010 a CYFLD_SCB_ADDR_ACCEPT__OFFSET
00000001 a CYFLD_SCB_ADDR_ACCEPT__SIZE
00000001 a CYFLD_SCB_ADDR_ACCEPT__SIZE
00000010 a CYFLD_SCB_BASE_EZ_ADDR__OFFSET
00000010 a CYFLD_SCB_BASE_EZ_ADDR__OFFSET
00000008 a CYFLD_SCB_BASE_EZ_ADDR__SIZE
00000008 a CYFLD_SCB_BASE_EZ_ADDR__SIZE
0000000a a CYFLD_SCB_BAUD_DETECT__OFFSET
0000000a a CYFLD_SCB_BAUD_DETECT__OFFSET
00000001 a CYFLD_SCB_BAUD_DETECT__SIZE
00000001 a CYFLD_SCB_BAUD_DETECT__SIZE
00000011 a CYFLD_SCB_BLOCK__OFFSET
00000011 a CYFLD_SCB_BLOCK__OFFSET
00000001 a CYFLD_SCB_BLOCK__SIZE
00000001 a CYFLD_SCB_BLOCK__SIZE
00000007 a CYFLD_SCB_BLOCKED__OFFSET
00000007 a CYFLD_SCB_BLOCKED__OFFSET
00000001 a CYFLD_SCB_BLOCKED__SIZE
00000001 a CYFLD_SCB_BLOCKED__SIZE
00000000 a CYFLD_SCB_BR_COUNTER__OFFSET
00000000 a CYFLD_SCB_BR_COUNTER__OFFSET
0000000c a CYFLD_SCB_BR_COUNTER__SIZE
0000000c a CYFLD_SCB_BR_COUNTER__SIZE
0000000b a CYFLD_SCB_BREAK_DETECT__OFFSET
0000000b a CYFLD_SCB_BREAK_DETECT__OFFSET
00000001 a CYFLD_SCB_BREAK_DETECT__SIZE
00000001 a CYFLD_SCB_BREAK_DETECT__SIZE
00000010 a CYFLD_SCB_BREAK_WIDTH__OFFSET
00000010 a CYFLD_SCB_BREAK_WIDTH__OFFSET
00000004 a CYFLD_SCB_BREAK_WIDTH__SIZE
00000004 a CYFLD_SCB_BREAK_WIDTH__SIZE
00000000 a CYFLD_SCB_BUS_BUSY__OFFSET
00000000 a CYFLD_SCB_BUS_BUSY__OFFSET
00000001 a CYFLD_SCB_BUS_BUSY__SIZE
00000001 a CYFLD_SCB_BUS_BUSY__SIZE
0000000b a CYFLD_SCB_BYTE_MODE__OFFSET
0000000b a CYFLD_SCB_BYTE_MODE__OFFSET
00000001 a CYFLD_SCB_BYTE_MODE__SIZE
00000001 a CYFLD_SCB_BYTE_MODE__SIZE
00000010 a CYFLD_SCB_CLEAR__OFFSET
00000010 a CYFLD_SCB_CLEAR__OFFSET
00000001 a CYFLD_SCB_CLEAR__SIZE
00000001 a CYFLD_SCB_CLEAR__SIZE
00000000 a CYFLD_SCB_CONTINUOUS__OFFSET
00000000 a CYFLD_SCB_CONTINUOUS__OFFSET
00000001 a CYFLD_SCB_CONTINUOUS__SIZE
00000001 a CYFLD_SCB_CONTINUOUS__SIZE
00000002 a CYFLD_SCB_CPHA__OFFSET
00000002 a CYFLD_SCB_CPHA__OFFSET
00000001 a CYFLD_SCB_CPHA__SIZE
00000001 a CYFLD_SCB_CPHA__SIZE
00000003 a CYFLD_SCB_CPOL__OFFSET
00000003 a CYFLD_SCB_CPOL__OFFSET
00000001 a CYFLD_SCB_CPOL__SIZE
00000001 a CYFLD_SCB_CPOL__SIZE
00000019 a CYFLD_SCB_CTS_ENABLED__OFFSET
00000019 a CYFLD_SCB_CTS_ENABLED__OFFSET
00000001 a CYFLD_SCB_CTS_ENABLED__SIZE
00000001 a CYFLD_SCB_CTS_ENABLED__SIZE
00000018 a CYFLD_SCB_CTS_POLARITY__OFFSET
00000018 a CYFLD_SCB_CTS_POLARITY__OFFSET
00000001 a CYFLD_SCB_CTS_POLARITY__SIZE
00000001 a CYFLD_SCB_CTS_POLARITY__SIZE
00000008 a CYFLD_SCB_CURR_EZ_ADDR__OFFSET
00000008 a CYFLD_SCB_CURR_EZ_ADDR__OFFSET
00000008 a CYFLD_SCB_CURR_EZ_ADDR__SIZE
00000008 a CYFLD_SCB_CURR_EZ_ADDR__SIZE
00000000 a CYFLD_SCB_DATA__OFFSET
00000000 a CYFLD_SCB_DATA__OFFSET
00000010 a CYFLD_SCB_DATA__SIZE
00000010 a CYFLD_SCB_DATA__SIZE
00000000 a CYFLD_SCB_DATA_WIDTH__OFFSET
00000000 a CYFLD_SCB_DATA_WIDTH__OFFSET
00000004 a CYFLD_SCB_DATA_WIDTH__SIZE
00000004 a CYFLD_SCB_DATA_WIDTH__SIZE
00000009 a CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET
00000009 a CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET
00000001 a CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE
00000001 a CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE
00000008 a CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET
00000008 a CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET
00000001 a CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE
00000001 a CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE
00000008 a CYFLD_SCB_EC_AM_MODE__OFFSET
00000008 a CYFLD_SCB_EC_AM_MODE__OFFSET
00000001 a CYFLD_SCB_EC_AM_MODE__SIZE
00000001 a CYFLD_SCB_EC_AM_MODE__SIZE
00000000 a CYFLD_SCB_EC_BUSY__OFFSET
00000000 a CYFLD_SCB_EC_BUSY__OFFSET
00000001 a CYFLD_SCB_EC_BUSY__SIZE
00000001 a CYFLD_SCB_EC_BUSY__SIZE
00000009 a CYFLD_SCB_EC_OP_MODE__OFFSET
00000009 a CYFLD_SCB_EC_OP_MODE__OFFSET
00000001 a CYFLD_SCB_EC_OP_MODE__SIZE
00000001 a CYFLD_SCB_EC_OP_MODE__SIZE
00000004 a CYFLD_SCB_EMPTY__OFFSET
00000004 a CYFLD_SCB_EMPTY__OFFSET
00000001 a CYFLD_SCB_EMPTY__SIZE
00000001 a CYFLD_SCB_EMPTY__SIZE
0000001f a CYFLD_SCB_ENABLED__OFFSET
0000001f a CYFLD_SCB_ENABLED__OFFSET
00000001 a CYFLD_SCB_ENABLED__SIZE
00000001 a CYFLD_SCB_ENABLED__SIZE
00000000 a CYFLD_SCB_EZ_DATA__OFFSET
00000000 a CYFLD_SCB_EZ_DATA__OFFSET
00000008 a CYFLD_SCB_EZ_DATA__SIZE
00000008 a CYFLD_SCB_EZ_DATA__SIZE
0000000a a CYFLD_SCB_EZ_MODE__OFFSET
0000000a a CYFLD_SCB_EZ_MODE__OFFSET
00000001 a CYFLD_SCB_EZ_MODE__SIZE
00000001 a CYFLD_SCB_EZ_MODE__SIZE
00000003 a CYFLD_SCB_EZ_READ_STOP__OFFSET
00000003 a CYFLD_SCB_EZ_READ_STOP__OFFSET
00000001 a CYFLD_SCB_EZ_READ_STOP__SIZE
00000001 a CYFLD_SCB_EZ_READ_STOP__SIZE
00000001 a CYFLD_SCB_EZ_STOP__OFFSET
00000001 a CYFLD_SCB_EZ_STOP__OFFSET
00000001 a CYFLD_SCB_EZ_STOP__SIZE
00000001 a CYFLD_SCB_EZ_STOP__SIZE
00000002 a CYFLD_SCB_EZ_WRITE_STOP__OFFSET
00000002 a CYFLD_SCB_EZ_WRITE_STOP__OFFSET
00000001 a CYFLD_SCB_EZ_WRITE_STOP__SIZE
00000001 a CYFLD_SCB_EZ_WRITE_STOP__SIZE
00000008 a CYFLD_SCB_FRAME_ERROR__OFFSET
00000008 a CYFLD_SCB_FRAME_ERROR__OFFSET
00000001 a CYFLD_SCB_FRAME_ERROR__SIZE
00000001 a CYFLD_SCB_FRAME_ERROR__SIZE
00000011 a CYFLD_SCB_FREEZE__OFFSET
00000011 a CYFLD_SCB_FREEZE__OFFSET
00000001 a CYFLD_SCB_FREEZE__SIZE
00000001 a CYFLD_SCB_FREEZE__SIZE
00000003 a CYFLD_SCB_FULL__OFFSET
00000003 a CYFLD_SCB_FULL__OFFSET
00000001 a CYFLD_SCB_FULL__SIZE
00000001 a CYFLD_SCB_FULL__SIZE
00000000 a CYFLD_SCB_HIGH_PHASE_OVS__OFFSET
00000000 a CYFLD_SCB_HIGH_PHASE_OVS__OFFSET
00000004 a CYFLD_SCB_HIGH_PHASE_OVS__SIZE
00000004 a CYFLD_SCB_HIGH_PHASE_OVS__SIZE
00000002 a CYFLD_SCB_I2C_ACK__OFFSET
00000002 a CYFLD_SCB_I2C_ACK__OFFSET
00000001 a CYFLD_SCB_I2C_ACK__SIZE
00000001 a CYFLD_SCB_I2C_ACK__SIZE
00000006 a CYFLD_SCB_I2C_ADDR_MATCH__OFFSET
00000006 a CYFLD_SCB_I2C_ADDR_MATCH__OFFSET
00000001 a CYFLD_SCB_I2C_ADDR_MATCH__SIZE
00000001 a CYFLD_SCB_I2C_ADDR_MATCH__SIZE
00000000 a CYFLD_SCB_I2C_ARB_LOST__OFFSET
00000000 a CYFLD_SCB_I2C_ARB_LOST__OFFSET
00000001 a CYFLD_SCB_I2C_ARB_LOST__SIZE
00000001 a CYFLD_SCB_I2C_ARB_LOST__SIZE
00000008 a CYFLD_SCB_I2C_BUS_ERROR__OFFSET
00000008 a CYFLD_SCB_I2C_BUS_ERROR__OFFSET
00000001 a CYFLD_SCB_I2C_BUS_ERROR__SIZE
00000001 a CYFLD_SCB_I2C_BUS_ERROR__SIZE
00000004 a CYFLD_SCB_I2C_EC__OFFSET
00000004 a CYFLD_SCB_I2C_EC__OFFSET
00000001 a CYFLD_SCB_I2C_EC__SIZE
00000001 a CYFLD_SCB_I2C_EC__SIZE
00000001 a CYFLD_SCB_I2C_EC_BUSY__OFFSET
00000001 a CYFLD_SCB_I2C_EC_BUSY__OFFSET
00000001 a CYFLD_SCB_I2C_EC_BUSY__SIZE
00000001 a CYFLD_SCB_I2C_EC_BUSY__SIZE
00000007 a CYFLD_SCB_I2C_GENERAL__OFFSET
00000007 a CYFLD_SCB_I2C_GENERAL__OFFSET
00000001 a CYFLD_SCB_I2C_GENERAL__SIZE
00000001 a CYFLD_SCB_I2C_GENERAL__SIZE
00000001 a CYFLD_SCB_I2C_NACK__OFFSET
00000001 a CYFLD_SCB_I2C_NACK__OFFSET
00000001 a CYFLD_SCB_I2C_NACK__SIZE
00000001 a CYFLD_SCB_I2C_NACK__SIZE
00000005 a CYFLD_SCB_I2C_START__OFFSET
00000005 a CYFLD_SCB_I2C_START__OFFSET
00000001 a CYFLD_SCB_I2C_START__SIZE
00000001 a CYFLD_SCB_I2C_START__SIZE
00000004 a CYFLD_SCB_I2C_STOP__OFFSET
00000004 a CYFLD_SCB_I2C_STOP__OFFSET
00000001 a CYFLD_SCB_I2C_STOP__SIZE
00000001 a CYFLD_SCB_I2C_STOP__SIZE
00000003 a CYFLD_SCB_I2C_WRITE_STOP__OFFSET
00000003 a CYFLD_SCB_I2C_WRITE_STOP__OFFSET
00000001 a CYFLD_SCB_I2C_WRITE_STOP__SIZE
00000001 a CYFLD_SCB_I2C_WRITE_STOP__SIZE
00000004 a CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET
00000004 a CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET
00000001 a CYFLD_SCB_LATE_MISO_SAMPLE__SIZE
00000001 a CYFLD_SCB_LATE_MISO_SAMPLE__SIZE
0000000c a CYFLD_SCB_LIN_MODE__OFFSET
0000000c a CYFLD_SCB_LIN_MODE__OFFSET
00000001 a CYFLD_SCB_LIN_MODE__SIZE
00000001 a CYFLD_SCB_LIN_MODE__SIZE
00000010 a CYFLD_SCB_LOOPBACK__OFFSET
00000010 a CYFLD_SCB_LOOPBACK__OFFSET
00000001 a CYFLD_SCB_LOOPBACK__SIZE
00000001 a CYFLD_SCB_LOOPBACK__SIZE
00000004 a CYFLD_SCB_LOW_PHASE_OVS__OFFSET
00000004 a CYFLD_SCB_LOW_PHASE_OVS__OFFSET
00000004 a CYFLD_SCB_LOW_PHASE_OVS__SIZE
00000004 a CYFLD_SCB_LOW_PHASE_OVS__SIZE
00000000 a CYFLD_SCB_M__OFFSET
00000000 a CYFLD_SCB_M__OFFSET
00000001 a CYFLD_SCB_M__SIZE
00000001 a CYFLD_SCB_M__SIZE
00000002 a CYFLD_SCB_M_ACK__OFFSET
00000002 a CYFLD_SCB_M_ACK__OFFSET
00000001 a CYFLD_SCB_M_ACK__SIZE
00000001 a CYFLD_SCB_M_ACK__SIZE
00000003 a CYFLD_SCB_M_NACK__OFFSET
00000003 a CYFLD_SCB_M_NACK__OFFSET
00000001 a CYFLD_SCB_M_NACK__SIZE
00000001 a CYFLD_SCB_M_NACK__SIZE
00000009 a CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET
00000009 a CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET
00000001 a CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE
00000001 a CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE
00000005 a CYFLD_SCB_M_READ__OFFSET
00000005 a CYFLD_SCB_M_READ__OFFSET
00000001 a CYFLD_SCB_M_READ__SIZE
00000001 a CYFLD_SCB_M_READ__SIZE
00000008 a CYFLD_SCB_M_READY_DATA_ACK__OFFSET
00000008 a CYFLD_SCB_M_READY_DATA_ACK__OFFSET
00000001 a CYFLD_SCB_M_READY_DATA_ACK__SIZE
00000001 a CYFLD_SCB_M_READY_DATA_ACK__SIZE
00000000 a CYFLD_SCB_M_START__OFFSET
00000000 a CYFLD_SCB_M_START__OFFSET
00000001 a CYFLD_SCB_M_START__SIZE
00000001 a CYFLD_SCB_M_START__SIZE
00000001 a CYFLD_SCB_M_START_ON_IDLE__OFFSET
00000001 a CYFLD_SCB_M_START_ON_IDLE__OFFSET
00000001 a CYFLD_SCB_M_START_ON_IDLE__SIZE
00000001 a CYFLD_SCB_M_START_ON_IDLE__SIZE
00000004 a CYFLD_SCB_M_STOP__OFFSET
00000004 a CYFLD_SCB_M_STOP__OFFSET
00000001 a CYFLD_SCB_M_STOP__SIZE
00000001 a CYFLD_SCB_M_STOP__SIZE
00000010 a CYFLD_SCB_MASK__OFFSET
00000010 a CYFLD_SCB_MASK__OFFSET
00000008 a CYFLD_SCB_MASK__SIZE
00000008 a CYFLD_SCB_MASK__SIZE
0000001f a CYFLD_SCB_MASTER_MODE__OFFSET
0000001f a CYFLD_SCB_MASTER_MODE__OFFSET
00000001 a CYFLD_SCB_MASTER_MODE__SIZE
00000001 a CYFLD_SCB_MASTER_MODE__SIZE
00000009 a CYFLD_SCB_MEDIAN__OFFSET
00000009 a CYFLD_SCB_MEDIAN__OFFSET
00000001 a CYFLD_SCB_MEDIAN__SIZE
00000001 a CYFLD_SCB_MEDIAN__SIZE
00000018 a CYFLD_SCB_MODE__OFFSET
00000018 a CYFLD_SCB_MODE__OFFSET
00000002 a CYFLD_SCB_MODE__SIZE
00000002 a CYFLD_SCB_MODE__SIZE
0000000a a CYFLD_SCB_MP_MODE__OFFSET
0000000a a CYFLD_SCB_MP_MODE__OFFSET
00000001 a CYFLD_SCB_MP_MODE__SIZE
00000001 a CYFLD_SCB_MP_MODE__SIZE
00000008 a CYFLD_SCB_MSB_FIRST__OFFSET
00000008 a CYFLD_SCB_MSB_FIRST__OFFSET
00000001 a CYFLD_SCB_MSB_FIRST__SIZE
00000001 a CYFLD_SCB_MSB_FIRST__SIZE
00000002 a CYFLD_SCB_NOT_EMPTY__OFFSET
00000002 a CYFLD_SCB_NOT_EMPTY__OFFSET
00000001 a CYFLD_SCB_NOT_EMPTY__SIZE
00000001 a CYFLD_SCB_NOT_EMPTY__SIZE
00000001 a CYFLD_SCB_NOT_FULL__OFFSET
00000001 a CYFLD_SCB_NOT_FULL__OFFSET
00000001 a CYFLD_SCB_NOT_FULL__SIZE
00000001 a CYFLD_SCB_NOT_FULL__SIZE
00000005 a CYFLD_SCB_OVERFLOW__OFFSET
00000005 a CYFLD_SCB_OVERFLOW__OFFSET
00000001 a CYFLD_SCB_OVERFLOW__SIZE
00000001 a CYFLD_SCB_OVERFLOW__SIZE
00000000 a CYFLD_SCB_OVS__OFFSET
00000000 a CYFLD_SCB_OVS__OFFSET
00000004 a CYFLD_SCB_OVS__SIZE
00000004 a CYFLD_SCB_OVS__SIZE
00000004 a CYFLD_SCB_PARITY__OFFSET
00000004 a CYFLD_SCB_PARITY__OFFSET
00000001 a CYFLD_SCB_PARITY__SIZE
00000001 a CYFLD_SCB_PARITY__SIZE
00000005 a CYFLD_SCB_PARITY_ENABLED__OFFSET
00000005 a CYFLD_SCB_PARITY_ENABLED__OFFSET
00000001 a CYFLD_SCB_PARITY_ENABLED__SIZE
00000001 a CYFLD_SCB_PARITY_ENABLED__SIZE
00000009 a CYFLD_SCB_PARITY_ERROR__OFFSET
00000009 a CYFLD_SCB_PARITY_ERROR__OFFSET
00000001 a CYFLD_SCB_PARITY_ERROR__SIZE
00000001 a CYFLD_SCB_PARITY_ERROR__SIZE
00000006 a CYFLD_SCB_POLARITY__OFFSET
00000006 a CYFLD_SCB_POLARITY__OFFSET
00000001 a CYFLD_SCB_POLARITY__SIZE
00000001 a CYFLD_SCB_POLARITY__SIZE
00000010 a CYFLD_SCB_RD_PTR__OFFSET
00000010 a CYFLD_SCB_RD_PTR__OFFSET
00000004 a CYFLD_SCB_RD_PTR__SIZE
00000004 a CYFLD_SCB_RD_PTR__SIZE
00000008 a CYFLD_SCB_RETRY_ON_NACK__OFFSET
00000008 a CYFLD_SCB_RETRY_ON_NACK__OFFSET
00000001 a CYFLD_SCB_RETRY_ON_NACK__SIZE
00000001 a CYFLD_SCB_RETRY_ON_NACK__SIZE
00000010 a CYFLD_SCB_RTS_POLARITY__OFFSET
00000010 a CYFLD_SCB_RTS_POLARITY__OFFSET
00000001 a CYFLD_SCB_RTS_POLARITY__SIZE
00000001 a CYFLD_SCB_RTS_POLARITY__SIZE
00000003 a CYFLD_SCB_RX__OFFSET
00000003 a CYFLD_SCB_RX__OFFSET
00000001 a CYFLD_SCB_RX__SIZE
00000001 a CYFLD_SCB_RX__SIZE
00000001 a CYFLD_SCB_S__OFFSET
00000001 a CYFLD_SCB_S__OFFSET
00000001 a CYFLD_SCB_S__SIZE
00000001 a CYFLD_SCB_S__SIZE
00000000 a CYFLD_SCB_S_ACK__OFFSET
00000000 a CYFLD_SCB_S_ACK__OFFSET
00000001 a CYFLD_SCB_S_ACK__SIZE
00000001 a CYFLD_SCB_S_ACK__SIZE
0000000b a CYFLD_SCB_S_GENERAL_IGNORE__OFFSET
0000000b a CYFLD_SCB_S_GENERAL_IGNORE__OFFSET
00000001 a CYFLD_SCB_S_GENERAL_IGNORE__SIZE
00000001 a CYFLD_SCB_S_GENERAL_IGNORE__SIZE
00000001 a CYFLD_SCB_S_NACK__OFFSET
00000001 a CYFLD_SCB_S_NACK__OFFSET
00000001 a CYFLD_SCB_S_NACK__SIZE
00000001 a CYFLD_SCB_S_NACK__SIZE
0000000e a CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET
0000000e a CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET
00000001 a CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE
00000001 a CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE
0000000f a CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET
0000000f a CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET
00000001 a CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE
00000001 a CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE
00000004 a CYFLD_SCB_S_READ__OFFSET
00000004 a CYFLD_SCB_S_READ__OFFSET
00000001 a CYFLD_SCB_S_READ__SIZE
00000001 a CYFLD_SCB_S_READ__SIZE
0000000c a CYFLD_SCB_S_READY_ADDR_ACK__OFFSET
0000000c a CYFLD_SCB_S_READY_ADDR_ACK__OFFSET
00000001 a CYFLD_SCB_S_READY_ADDR_ACK__SIZE
00000001 a CYFLD_SCB_S_READY_ADDR_ACK__SIZE
0000000d a CYFLD_SCB_S_READY_DATA_ACK__OFFSET
0000000d a CYFLD_SCB_S_READY_DATA_ACK__OFFSET
00000001 a CYFLD_SCB_S_READY_DATA_ACK__SIZE
00000001 a CYFLD_SCB_S_READY_DATA_ACK__SIZE
0000000c a CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET
0000000c a CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET
00000001 a CYFLD_SCB_SCL_IN_FILT_SEL__SIZE
00000001 a CYFLD_SCB_SCL_IN_FILT_SEL__SIZE
00000008 a CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET
00000008 a CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET
00000002 a CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE
00000002 a CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE
00000005 a CYFLD_SCB_SCLK_CONTINUOUS__OFFSET
00000005 a CYFLD_SCB_SCLK_CONTINUOUS__OFFSET
00000001 a CYFLD_SCB_SCLK_CONTINUOUS__SIZE
00000001 a CYFLD_SCB_SCLK_CONTINUOUS__SIZE
00000004 a CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET
00000004 a CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET
00000001 a CYFLD_SCB_SDA_IN_FILT_SEL__SIZE
00000001 a CYFLD_SCB_SDA_IN_FILT_SEL__SIZE
00000000 a CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET
00000000 a CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET
00000002 a CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE
00000002 a CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE
0000001c a CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET
0000001c a CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET
00000002 a CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE
00000002 a CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE
00000010 a CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET
00000010 a CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET
00000002 a CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE
00000002 a CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE
00000012 a CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET
00000012 a CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET
00000002 a CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE
00000002 a CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE
00000014 a CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET
00000014 a CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET
00000002 a CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE
00000002 a CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE
00000001 a CYFLD_SCB_SELECT_PRECEDE__OFFSET
00000001 a CYFLD_SCB_SELECT_PRECEDE__OFFSET
00000001 a CYFLD_SCB_SELECT_PRECEDE__SIZE
00000001 a CYFLD_SCB_SELECT_PRECEDE__SIZE
0000000d a CYFLD_SCB_SKIP_START__OFFSET
0000000d a CYFLD_SCB_SKIP_START__OFFSET
00000001 a CYFLD_SCB_SKIP_START__SIZE
00000001 a CYFLD_SCB_SKIP_START__SIZE
0000001e a CYFLD_SCB_SLAVE_MODE__OFFSET
0000001e a CYFLD_SCB_SLAVE_MODE__OFFSET
00000001 a CYFLD_SCB_SLAVE_MODE__SIZE
00000001 a CYFLD_SCB_SLAVE_MODE__SIZE
0000001a a CYFLD_SCB_SLAVE_SELECT__OFFSET
0000001a a CYFLD_SCB_SLAVE_SELECT__OFFSET
00000002 a CYFLD_SCB_SLAVE_SELECT__SIZE
00000002 a CYFLD_SCB_SLAVE_SELECT__SIZE
0000000b a CYFLD_SCB_SPI_BUS_ERROR__OFFSET
0000000b a CYFLD_SCB_SPI_BUS_ERROR__OFFSET
00000001 a CYFLD_SCB_SPI_BUS_ERROR__SIZE
00000001 a CYFLD_SCB_SPI_BUS_ERROR__SIZE
00000009 a CYFLD_SCB_SPI_DONE__OFFSET
00000009 a CYFLD_SCB_SPI_DONE__OFFSET
00000001 a CYFLD_SCB_SPI_DONE__SIZE
00000001 a CYFLD_SCB_SPI_DONE__SIZE
00000005 a CYFLD_SCB_SPI_EC__OFFSET
00000005 a CYFLD_SCB_SPI_EC__OFFSET
00000001 a CYFLD_SCB_SPI_EC__SIZE
00000001 a CYFLD_SCB_SPI_EC__SIZE
00000001 a CYFLD_SCB_SPI_EC_BUSY__OFFSET
00000001 a CYFLD_SCB_SPI_EC_BUSY__OFFSET
00000001 a CYFLD_SCB_SPI_EC_BUSY__SIZE
00000001 a CYFLD_SCB_SPI_EC_BUSY__SIZE
0000000a a CYFLD_SCB_SPI_EZ_STOP__OFFSET
0000000a a CYFLD_SCB_SPI_EZ_STOP__OFFSET
00000001 a CYFLD_SCB_SPI_EZ_STOP__SIZE
00000001 a CYFLD_SCB_SPI_EZ_STOP__SIZE
00000009 a CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET
00000009 a CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET
00000001 a CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE
00000001 a CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE
0000000f a CYFLD_SCB_SR_VALID__OFFSET
0000000f a CYFLD_SCB_SR_VALID__OFFSET
00000001 a CYFLD_SCB_SR_VALID__SIZE
00000001 a CYFLD_SCB_SR_VALID__SIZE
00000008 a CYFLD_SCB_SSEL_POLARITY0__OFFSET
00000008 a CYFLD_SCB_SSEL_POLARITY0__OFFSET
00000001 a CYFLD_SCB_SSEL_POLARITY0__SIZE
00000001 a CYFLD_SCB_SSEL_POLARITY0__SIZE
00000009 a CYFLD_SCB_SSEL_POLARITY1__OFFSET
00000009 a CYFLD_SCB_SSEL_POLARITY1__OFFSET
00000001 a CYFLD_SCB_SSEL_POLARITY1__SIZE
00000001 a CYFLD_SCB_SSEL_POLARITY1__SIZE
0000000a a CYFLD_SCB_SSEL_POLARITY2__OFFSET
0000000a a CYFLD_SCB_SSEL_POLARITY2__OFFSET
00000001 a CYFLD_SCB_SSEL_POLARITY2__SIZE
00000001 a CYFLD_SCB_SSEL_POLARITY2__SIZE
0000000b a CYFLD_SCB_SSEL_POLARITY3__OFFSET
0000000b a CYFLD_SCB_SSEL_POLARITY3__OFFSET
00000001 a CYFLD_SCB_SSEL_POLARITY3__SIZE
00000001 a CYFLD_SCB_SSEL_POLARITY3__SIZE
00000000 a CYFLD_SCB_STOP_BITS__OFFSET
00000000 a CYFLD_SCB_STOP_BITS__OFFSET
00000003 a CYFLD_SCB_STOP_BITS__SIZE
00000003 a CYFLD_SCB_STOP_BITS__SIZE
00000000 a CYFLD_SCB_TRIGGER__OFFSET
00000000 a CYFLD_SCB_TRIGGER__OFFSET
00000001 a CYFLD_SCB_TRIGGER__SIZE
00000001 a CYFLD_SCB_TRIGGER__SIZE
00000000 a CYFLD_SCB_TRIGGER_LEVEL__OFFSET
00000000 a CYFLD_SCB_TRIGGER_LEVEL__OFFSET
00000004 a CYFLD_SCB_TRIGGER_LEVEL__SIZE
00000004 a CYFLD_SCB_TRIGGER_LEVEL__SIZE
00000002 a CYFLD_SCB_TX__OFFSET
00000002 a CYFLD_SCB_TX__OFFSET
00000001 a CYFLD_SCB_TX__SIZE
00000001 a CYFLD_SCB_TX__SIZE
0000000a a CYFLD_SCB_UART_ARB_LOST__OFFSET
0000000a a CYFLD_SCB_UART_ARB_LOST__OFFSET
00000001 a CYFLD_SCB_UART_ARB_LOST__SIZE
00000001 a CYFLD_SCB_UART_ARB_LOST__SIZE
00000009 a CYFLD_SCB_UART_DONE__OFFSET
00000009 a CYFLD_SCB_UART_DONE__OFFSET
00000001 a CYFLD_SCB_UART_DONE__SIZE
00000001 a CYFLD_SCB_UART_DONE__SIZE
00000008 a CYFLD_SCB_UART_NACK__OFFSET
00000008 a CYFLD_SCB_UART_NACK__OFFSET
00000001 a CYFLD_SCB_UART_NACK__SIZE
00000001 a CYFLD_SCB_UART_NACK__SIZE
00000006 a CYFLD_SCB_UNDERFLOW__OFFSET
00000006 a CYFLD_SCB_UNDERFLOW__OFFSET
00000001 a CYFLD_SCB_UNDERFLOW__SIZE
00000001 a CYFLD_SCB_UNDERFLOW__SIZE
00000000 a CYFLD_SCB_USED__OFFSET
00000000 a CYFLD_SCB_USED__OFFSET
00000005 a CYFLD_SCB_USED__SIZE
00000005 a CYFLD_SCB_USED__SIZE
00000000 a CYFLD_SCB_WAKE_UP__OFFSET
00000000 a CYFLD_SCB_WAKE_UP__OFFSET
00000001 a CYFLD_SCB_WAKE_UP__SIZE
00000001 a CYFLD_SCB_WAKE_UP__SIZE
00000018 a CYFLD_SCB_WR_PTR__OFFSET
00000018 a CYFLD_SCB_WR_PTR__OFFSET
00000004 a CYFLD_SCB_WR_PTR__SIZE
00000004 a CYFLD_SCB_WR_PTR__SIZE
00000000 a CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET
00000000 a CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET
00000006 a CYFLD_SFLASH_ABS_TRIM_IMO__SIZE
00000006 a CYFLD_SFLASH_ABS_TRIM_IMO__SIZE
00000000 a CYFLD_SFLASH_ADDRESS__OFFSET
00000000 a CYFLD_SFLASH_ADDRESS__OFFSET
00000020 a CYFLD_SFLASH_ADDRESS__SIZE
00000020 a CYFLD_SFLASH_ADDRESS__SIZE
00000000 a CYFLD_SFLASH_BUMP_BALUM_HF__OFFSET
00000000 a CYFLD_SFLASH_BUMP_BALUM_HF__OFFSET
00000003 a CYFLD_SFLASH_BUMP_BALUM_HF__SIZE
00000003 a CYFLD_SFLASH_BUMP_BALUM_HF__SIZE
00000009 a CYFLD_SFLASH_BUMP_SY_FFFB__OFFSET
00000009 a CYFLD_SFLASH_BUMP_SY_FFFB__OFFSET
00000003 a CYFLD_SFLASH_BUMP_SY_FFFB__SIZE
00000003 a CYFLD_SFLASH_BUMP_SY_FFFB__SIZE
00000007 a CYFLD_SFLASH_BUMP_SY_LHV__OFFSET
00000007 a CYFLD_SFLASH_BUMP_SY_LHV__OFFSET
00000002 a CYFLD_SFLASH_BUMP_SY_LHV__SIZE
00000002 a CYFLD_SFLASH_BUMP_SY_LHV__SIZE
00000005 a CYFLD_SFLASH_BUMP_SY_LOPATH__OFFSET
00000005 a CYFLD_SFLASH_BUMP_SY_LOPATH__OFFSET
00000002 a CYFLD_SFLASH_BUMP_SY_LOPATH__SIZE
00000002 a CYFLD_SFLASH_BUMP_SY_LOPATH__SIZE
00000003 a CYFLD_SFLASH_BUMP_SY_VCO__OFFSET
00000003 a CYFLD_SFLASH_BUMP_SY_VCO__OFFSET
00000002 a CYFLD_SFLASH_BUMP_SY_VCO__SIZE
00000002 a CYFLD_SFLASH_BUMP_SY_VCO__SIZE
00000000 a CYFLD_SFLASH_BYTE_MEM__OFFSET
00000000 a CYFLD_SFLASH_BYTE_MEM__OFFSET
00000008 a CYFLD_SFLASH_BYTE_MEM__SIZE
00000008 a CYFLD_SFLASH_BYTE_MEM__SIZE
00000004 a CYFLD_SFLASH_CHI_PASS__OFFSET
00000004 a CYFLD_SFLASH_CHI_PASS__OFFSET
00000001 a CYFLD_SFLASH_CHI_PASS__SIZE
00000001 a CYFLD_SFLASH_CHI_PASS__SIZE
00000003 a CYFLD_SFLASH_CRI_PASS__OFFSET
00000003 a CYFLD_SFLASH_CRI_PASS__OFFSET
00000001 a CYFLD_SFLASH_CRI_PASS__SIZE
00000001 a CYFLD_SFLASH_CRI_PASS__SIZE
00000005 a CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__OFFSET
00000005 a CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__OFFSET
00000002 a CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__SIZE
00000002 a CYFLD_SFLASH_CTRL_RC_FASTSTART_RES__SIZE
0000000d a CYFLD_SFLASH_CTRL_RPREF__OFFSET
0000000d a CYFLD_SFLASH_CTRL_RPREF__OFFSET
00000002 a CYFLD_SFLASH_CTRL_RPREF__SIZE
00000002 a CYFLD_SFLASH_CTRL_RPREF__SIZE
0000000a a CYFLD_SFLASH_CTRL_VDDL_XB__OFFSET
0000000a a CYFLD_SFLASH_CTRL_VDDL_XB__OFFSET
00000003 a CYFLD_SFLASH_CTRL_VDDL_XB__SIZE
00000003 a CYFLD_SFLASH_CTRL_VDDL_XB__SIZE
00000007 a CYFLD_SFLASH_CTRL_VDDL_XO__OFFSET
00000007 a CYFLD_SFLASH_CTRL_VDDL_XO__OFFSET
00000003 a CYFLD_SFLASH_CTRL_VDDL_XO__SIZE
00000003 a CYFLD_SFLASH_CTRL_VDDL_XO__SIZE
00000000 a CYFLD_SFLASH_CYCLES__OFFSET
00000000 a CYFLD_SFLASH_CYCLES__OFFSET
00000020 a CYFLD_SFLASH_CYCLES__SIZE
00000020 a CYFLD_SFLASH_CYCLES__SIZE
00000000 a CYFLD_SFLASH_DIS_XOCORE_SUPFILT__OFFSET
00000000 a CYFLD_SFLASH_DIS_XOCORE_SUPFILT__OFFSET
00000001 a CYFLD_SFLASH_DIS_XOCORE_SUPFILT__SIZE
00000001 a CYFLD_SFLASH_DIS_XOCORE_SUPFILT__SIZE
00000003 a CYFLD_SFLASH_EN_AMPDET_CURMEAS__OFFSET
00000003 a CYFLD_SFLASH_EN_AMPDET_CURMEAS__OFFSET
00000001 a CYFLD_SFLASH_EN_AMPDET_CURMEAS__SIZE
00000001 a CYFLD_SFLASH_EN_AMPDET_CURMEAS__SIZE
00000004 a CYFLD_SFLASH_EN_AMPDET_FASTSTART__OFFSET
00000004 a CYFLD_SFLASH_EN_AMPDET_FASTSTART__OFFSET
00000001 a CYFLD_SFLASH_EN_AMPDET_FASTSTART__SIZE
00000001 a CYFLD_SFLASH_EN_AMPDET_FASTSTART__SIZE
00000002 a CYFLD_SFLASH_EN_CURMEAS__OFFSET
00000002 a CYFLD_SFLASH_EN_CURMEAS__OFFSET
00000001 a CYFLD_SFLASH_EN_CURMEAS__SIZE
00000001 a CYFLD_SFLASH_EN_CURMEAS__SIZE
00000001 a CYFLD_SFLASH_EN_RE_FASTSTART__OFFSET
00000001 a CYFLD_SFLASH_EN_RE_FASTSTART__OFFSET
00000001 a CYFLD_SFLASH_EN_RE_FASTSTART__SIZE
00000001 a CYFLD_SFLASH_EN_RE_FASTSTART__SIZE
00000005 a CYFLD_SFLASH_ENG_PASS__OFFSET
00000005 a CYFLD_SFLASH_ENG_PASS__OFFSET
00000001 a CYFLD_SFLASH_ENG_PASS__SIZE
00000001 a CYFLD_SFLASH_ENG_PASS__SIZE
00000005 a CYFLD_SFLASH_IBIAS_LOPATH__OFFSET
00000005 a CYFLD_SFLASH_IBIAS_LOPATH__OFFSET
00000002 a CYFLD_SFLASH_IBIAS_LOPATH__SIZE
00000002 a CYFLD_SFLASH_IBIAS_LOPATH__SIZE
00000000 a CYFLD_SFLASH_ID__OFFSET
00000000 a CYFLD_SFLASH_ID__OFFSET
00000010 a CYFLD_SFLASH_ID__SIZE
00000010 a CYFLD_SFLASH_ID__SIZE
00000000 a CYFLD_SFLASH_IDAC__OFFSET
00000000 a CYFLD_SFLASH_IDAC__OFFSET
00000005 a CYFLD_SFLASH_IDAC__SIZE
00000005 a CYFLD_SFLASH_IDAC__SIZE
00000007 a CYFLD_SFLASH_LDOLO_FORCE_STARTUP__OFFSET
00000007 a CYFLD_SFLASH_LDOLO_FORCE_STARTUP__OFFSET
00000001 a CYFLD_SFLASH_LDOLO_FORCE_STARTUP__SIZE
00000001 a CYFLD_SFLASH_LDOLO_FORCE_STARTUP__SIZE
00000004 a CYFLD_SFLASH_LOFB_POWERSAVE__OFFSET
00000004 a CYFLD_SFLASH_LOFB_POWERSAVE__OFFSET
00000001 a CYFLD_SFLASH_LOFB_POWERSAVE__SIZE
00000001 a CYFLD_SFLASH_LOFB_POWERSAVE__SIZE
00000008 a CYFLD_SFLASH_LOPATH__OFFSET
00000008 a CYFLD_SFLASH_LOPATH__OFFSET
00000004 a CYFLD_SFLASH_LOPATH__SIZE
00000004 a CYFLD_SFLASH_LOPATH__SIZE
00000000 a CYFLD_SFLASH_LOT__OFFSET
00000000 a CYFLD_SFLASH_LOT__OFFSET
00000008 a CYFLD_SFLASH_LOT__SIZE
00000008 a CYFLD_SFLASH_LOT__SIZE
00000000 a CYFLD_SFLASH_MAXFREQ__OFFSET
00000000 a CYFLD_SFLASH_MAXFREQ__OFFSET
00000006 a CYFLD_SFLASH_MAXFREQ__SIZE
00000006 a CYFLD_SFLASH_MAXFREQ__SIZE
00000000 a CYFLD_SFLASH_MINOR__OFFSET
00000000 a CYFLD_SFLASH_MINOR__OFFSET
00000008 a CYFLD_SFLASH_MINOR__SIZE
00000008 a CYFLD_SFLASH_MINOR__SIZE
00000000 a CYFLD_SFLASH_OFFSET__OFFSET
00000000 a CYFLD_SFLASH_OFFSET__OFFSET
00000008 a CYFLD_SFLASH_OFFSET__SIZE
00000008 a CYFLD_SFLASH_OFFSET__SIZE
0000000c a CYFLD_SFLASH_PDCPLPF__OFFSET
0000000c a CYFLD_SFLASH_PDCPLPF__OFFSET
00000004 a CYFLD_SFLASH_PDCPLPF__SIZE
00000004 a CYFLD_SFLASH_PDCPLPF__SIZE
0000000f a CYFLD_SFLASH_rev_bb_xo__OFFSET
0000000f a CYFLD_SFLASH_rev_bb_xo__OFFSET
00000001 a CYFLD_SFLASH_rev_bb_xo__SIZE
00000001 a CYFLD_SFLASH_rev_bb_xo__SIZE
0000000c a CYFLD_SFLASH_REV_LDO__OFFSET
0000000c a CYFLD_SFLASH_REV_LDO__OFFSET
00000004 a CYFLD_SFLASH_REV_LDO__SIZE
00000004 a CYFLD_SFLASH_REV_LDO__SIZE
00000000 a CYFLD_SFLASH_S1_PASS__OFFSET
00000000 a CYFLD_SFLASH_S1_PASS__OFFSET
00000001 a CYFLD_SFLASH_S1_PASS__SIZE
00000001 a CYFLD_SFLASH_S1_PASS__SIZE
00000001 a CYFLD_SFLASH_S2_PASS__OFFSET
00000001 a CYFLD_SFLASH_S2_PASS__OFFSET
00000001 a CYFLD_SFLASH_S2_PASS__SIZE
00000001 a CYFLD_SFLASH_S2_PASS__SIZE
00000002 a CYFLD_SFLASH_S3_PASS__OFFSET
00000002 a CYFLD_SFLASH_S3_PASS__OFFSET
00000001 a CYFLD_SFLASH_S3_PASS__SIZE
00000001 a CYFLD_SFLASH_S3_PASS__SIZE
00000005 a CYFLD_SFLASH_SLOPE__OFFSET
00000005 a CYFLD_SFLASH_SLOPE__OFFSET
00000003 a CYFLD_SFLASH_SLOPE__SIZE
00000003 a CYFLD_SFLASH_SLOPE__SIZE
00000000 a CYFLD_SFLASH_SWD_SELECT__OFFSET
00000000 a CYFLD_SFLASH_SWD_SELECT__OFFSET
00000001 a CYFLD_SFLASH_SWD_SELECT__SIZE
00000001 a CYFLD_SFLASH_SWD_SELECT__SIZE
0000000d a CYFLD_SFLASH_SY_IBIAS__OFFSET
0000000d a CYFLD_SFLASH_SY_IBIAS__OFFSET
00000003 a CYFLD_SFLASH_SY_IBIAS__SIZE
00000003 a CYFLD_SFLASH_SY_IBIAS__SIZE
00000000 a CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET
00000000 a CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET
00000010 a CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE
00000010 a CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE
00000000 a CYFLD_SFLASH_TEMP_OFFSET__OFFSET
00000000 a CYFLD_SFLASH_TEMP_OFFSET__OFFSET
00000010 a CYFLD_SFLASH_TEMP_OFFSET__SIZE
00000010 a CYFLD_SFLASH_TEMP_OFFSET__SIZE
00000000 a CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET
00000000 a CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET
00000006 a CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE
00000006 a CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE
00000000 a CYFLD_SFLASH_TRIM_24__OFFSET
00000000 a CYFLD_SFLASH_TRIM_24__OFFSET
00000008 a CYFLD_SFLASH_TRIM_24__SIZE
00000008 a CYFLD_SFLASH_TRIM_24__SIZE
00000000 a CYFLD_SFLASH_TRIM8__OFFSET
00000000 a CYFLD_SFLASH_TRIM8__OFFSET
00000008 a CYFLD_SFLASH_TRIM8__SIZE
00000008 a CYFLD_SFLASH_TRIM8__SIZE
00000005 a CYFLD_SFLASH_V2I__OFFSET
00000005 a CYFLD_SFLASH_V2I__OFFSET
00000005 a CYFLD_SFLASH_V2I__SIZE
00000005 a CYFLD_SFLASH_V2I__SIZE
00000000 a CYFLD_SFLASH_V2I_RCAL__OFFSET
00000000 a CYFLD_SFLASH_V2I_RCAL__OFFSET
00000005 a CYFLD_SFLASH_V2I_RCAL__SIZE
00000005 a CYFLD_SFLASH_V2I_RCAL__SIZE
0000000a a CYFLD_SFLASH_VBG_TRIM__OFFSET
0000000a a CYFLD_SFLASH_VBG_TRIM__OFFSET
00000003 a CYFLD_SFLASH_VBG_TRIM__SIZE
00000003 a CYFLD_SFLASH_VBG_TRIM__SIZE
00000000 a CYFLD_SFLASH_VCO__OFFSET
00000000 a CYFLD_SFLASH_VCO__OFFSET
00000004 a CYFLD_SFLASH_VCO__SIZE
00000004 a CYFLD_SFLASH_VCO__SIZE
00000000 a CYFLD_SFLASH_WAFER__OFFSET
00000000 a CYFLD_SFLASH_WAFER__OFFSET
00000008 a CYFLD_SFLASH_WAFER__SIZE
00000008 a CYFLD_SFLASH_WAFER__SIZE
00000000 a CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET
00000000 a CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET
0000000a a CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE
0000000a a CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE
00000000 a CYFLD_SFLASH_X__OFFSET
00000000 a CYFLD_SFLASH_X__OFFSET
00000008 a CYFLD_SFLASH_X__SIZE
00000008 a CYFLD_SFLASH_X__SIZE
00000000 a CYFLD_SFLASH_Y__OFFSET
00000000 a CYFLD_SFLASH_Y__OFFSET
00000008 a CYFLD_SFLASH_Y__SIZE
00000008 a CYFLD_SFLASH_Y__SIZE
00000000 a CYFLD_SPCIF_DATA__OFFSET
00000000 a CYFLD_SPCIF_DATA__OFFSET
00000008 a CYFLD_SPCIF_DATA__SIZE
00000008 a CYFLD_SPCIF_DATA__SIZE
0000001f a CYFLD_SPCIF_DE_CPD_LP__OFFSET
0000001f a CYFLD_SPCIF_DE_CPD_LP__OFFSET
00000001 a CYFLD_SPCIF_DE_CPD_LP__SIZE
00000001 a CYFLD_SPCIF_DE_CPD_LP__SIZE
00000000 a CYFLD_SPCIF_FLASH__OFFSET
00000000 a CYFLD_SPCIF_FLASH__OFFSET
00000010 a CYFLD_SPCIF_FLASH__SIZE
00000010 a CYFLD_SPCIF_FLASH__SIZE
00000016 a CYFLD_SPCIF_FLASH_ROW__OFFSET
00000016 a CYFLD_SPCIF_FLASH_ROW__OFFSET
00000002 a CYFLD_SPCIF_FLASH_ROW__SIZE
00000002 a CYFLD_SPCIF_FLASH_ROW__SIZE
00000014 a CYFLD_SPCIF_NUM_FLASH__OFFSET
00000014 a CYFLD_SPCIF_NUM_FLASH__OFFSET
00000002 a CYFLD_SPCIF_NUM_FLASH__SIZE
00000002 a CYFLD_SPCIF_NUM_FLASH__SIZE
00000018 a CYFLD_SPCIF_NVL__OFFSET
00000018 a CYFLD_SPCIF_NVL__OFFSET
00000007 a CYFLD_SPCIF_NVL__SIZE
00000007 a CYFLD_SPCIF_NVL__SIZE
00000010 a CYFLD_SPCIF_SFLASH__OFFSET
00000010 a CYFLD_SPCIF_SFLASH__OFFSET
00000004 a CYFLD_SPCIF_SFLASH__SIZE
00000004 a CYFLD_SPCIF_SFLASH__SIZE
00000000 a CYFLD_SPCIF_TIMER__OFFSET
00000000 a CYFLD_SPCIF_TIMER__OFFSET
00000001 a CYFLD_SPCIF_TIMER__SIZE
00000001 a CYFLD_SPCIF_TIMER__SIZE
00000000 a CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET
00000000 a CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET
00000001 a CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE
00000001 a CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE
00000001 a CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET
00000001 a CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET
00000001 a CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE
00000001 a CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE
00000000 a CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET
00000000 a CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET
00000002 a CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE
00000002 a CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE
00000000 a CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET
00000000 a CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET
00000004 a CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE
00000004 a CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE
00000000 a CYFLD_TCPWM_CNT_CC__OFFSET
00000000 a CYFLD_TCPWM_CNT_CC__OFFSET
00000010 a CYFLD_TCPWM_CNT_CC__SIZE
00000010 a CYFLD_TCPWM_CNT_CC__SIZE
00000001 a CYFLD_TCPWM_CNT_CC_MATCH__OFFSET
00000001 a CYFLD_TCPWM_CNT_CC_MATCH__OFFSET
00000001 a CYFLD_TCPWM_CNT_CC_MATCH__SIZE
00000001 a CYFLD_TCPWM_CNT_CC_MATCH__SIZE
00000000 a CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET
00000000 a CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET
00000002 a CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE
00000002 a CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE
00000002 a CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET
00000002 a CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET
00000002 a CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE
00000002 a CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE
00000004 a CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET
00000004 a CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET
00000004 a CYFLD_TCPWM_CNT_COUNT_SEL__SIZE
00000004 a CYFLD_TCPWM_CNT_COUNT_SEL__SIZE
00000000 a CYFLD_TCPWM_CNT_COUNTER__OFFSET
00000000 a CYFLD_TCPWM_CNT_COUNTER__OFFSET
00000010 a CYFLD_TCPWM_CNT_COUNTER__SIZE
00000010 a CYFLD_TCPWM_CNT_COUNTER__SIZE
00000000 a CYFLD_TCPWM_CNT_DOWN__OFFSET
00000000 a CYFLD_TCPWM_CNT_DOWN__OFFSET
00000001 a CYFLD_TCPWM_CNT_DOWN__SIZE
00000001 a CYFLD_TCPWM_CNT_DOWN__SIZE
00000008 a CYFLD_TCPWM_CNT_GENERIC__OFFSET
00000008 a CYFLD_TCPWM_CNT_GENERIC__OFFSET
00000008 a CYFLD_TCPWM_CNT_GENERIC__SIZE
00000008 a CYFLD_TCPWM_CNT_GENERIC__SIZE
00000018 a CYFLD_TCPWM_CNT_MODE__OFFSET
00000018 a CYFLD_TCPWM_CNT_MODE__OFFSET
00000003 a CYFLD_TCPWM_CNT_MODE__SIZE
00000003 a CYFLD_TCPWM_CNT_MODE__SIZE
00000012 a CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET
00000012 a CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET
00000001 a CYFLD_TCPWM_CNT_ONE_SHOT__SIZE
00000001 a CYFLD_TCPWM_CNT_ONE_SHOT__SIZE
00000002 a CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET
00000002 a CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET
00000002 a CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE
00000002 a CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE
00000000 a CYFLD_TCPWM_CNT_PERIOD__OFFSET
00000000 a CYFLD_TCPWM_CNT_PERIOD__OFFSET
00000010 a CYFLD_TCPWM_CNT_PERIOD__SIZE
00000010 a CYFLD_TCPWM_CNT_PERIOD__SIZE
00000003 a CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET
00000003 a CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET
00000001 a CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE
00000001 a CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE
00000002 a CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET
00000002 a CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET
00000001 a CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE
00000001 a CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE
00000014 a CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET
00000014 a CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET
00000002 a CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE
00000002 a CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE
00000004 a CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET
00000004 a CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET
00000002 a CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE
00000002 a CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE
00000008 a CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET
00000008 a CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET
00000004 a CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE
00000004 a CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE
0000001f a CYFLD_TCPWM_CNT_RUNNING__OFFSET
0000001f a CYFLD_TCPWM_CNT_RUNNING__OFFSET
00000001 a CYFLD_TCPWM_CNT_RUNNING__SIZE
00000001 a CYFLD_TCPWM_CNT_RUNNING__SIZE
00000008 a CYFLD_TCPWM_CNT_START_EDGE__OFFSET
00000008 a CYFLD_TCPWM_CNT_START_EDGE__OFFSET
00000002 a CYFLD_TCPWM_CNT_START_EDGE__SIZE
00000002 a CYFLD_TCPWM_CNT_START_EDGE__SIZE
00000010 a CYFLD_TCPWM_CNT_START_SEL__OFFSET
00000010 a CYFLD_TCPWM_CNT_START_SEL__OFFSET
00000004 a CYFLD_TCPWM_CNT_START_SEL__SIZE
00000004 a CYFLD_TCPWM_CNT_START_SEL__SIZE
00000006 a CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET
00000006 a CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET
00000002 a CYFLD_TCPWM_CNT_STOP_EDGE__SIZE
00000002 a CYFLD_TCPWM_CNT_STOP_EDGE__SIZE
0000000c a CYFLD_TCPWM_CNT_STOP_SEL__OFFSET
0000000c a CYFLD_TCPWM_CNT_STOP_SEL__OFFSET
00000004 a CYFLD_TCPWM_CNT_STOP_SEL__SIZE
00000004 a CYFLD_TCPWM_CNT_STOP_SEL__SIZE
00000000 a CYFLD_TCPWM_CNT_TC__OFFSET
00000000 a CYFLD_TCPWM_CNT_TC__OFFSET
00000001 a CYFLD_TCPWM_CNT_TC__SIZE
00000001 a CYFLD_TCPWM_CNT_TC__SIZE
00000004 a CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET
00000004 a CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET
00000002 a CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE
00000002 a CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE
00000010 a CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET
00000010 a CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET
00000002 a CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE
00000002 a CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE
00000000 a CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET
00000000 a CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET
00000004 a CYFLD_TCPWM_COUNTER_CAPTURE__SIZE
00000004 a CYFLD_TCPWM_COUNTER_CAPTURE__SIZE
00000000 a CYFLD_TCPWM_COUNTER_ENABLED__OFFSET
00000000 a CYFLD_TCPWM_COUNTER_ENABLED__OFFSET
00000004 a CYFLD_TCPWM_COUNTER_ENABLED__SIZE
00000004 a CYFLD_TCPWM_COUNTER_ENABLED__SIZE
00000000 a CYFLD_TCPWM_COUNTER_INT__OFFSET
00000000 a CYFLD_TCPWM_COUNTER_INT__OFFSET
00000004 a CYFLD_TCPWM_COUNTER_INT__SIZE
00000004 a CYFLD_TCPWM_COUNTER_INT__SIZE
00000008 a CYFLD_TCPWM_COUNTER_RELOAD__OFFSET
00000008 a CYFLD_TCPWM_COUNTER_RELOAD__OFFSET
00000004 a CYFLD_TCPWM_COUNTER_RELOAD__SIZE
00000004 a CYFLD_TCPWM_COUNTER_RELOAD__SIZE
00000018 a CYFLD_TCPWM_COUNTER_START__OFFSET
00000018 a CYFLD_TCPWM_COUNTER_START__OFFSET
00000004 a CYFLD_TCPWM_COUNTER_START__SIZE
00000004 a CYFLD_TCPWM_COUNTER_START__SIZE
00000010 a CYFLD_TCPWM_COUNTER_STOP__OFFSET
00000010 a CYFLD_TCPWM_COUNTER_STOP__OFFSET
00000004 a CYFLD_TCPWM_COUNTER_STOP__SIZE
00000004 a CYFLD_TCPWM_COUNTER_STOP__SIZE
00000000 a CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET
00000000 a CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET
00000003 a CYFLD_TST_ADFT_MUX_SEL_0A__SIZE
00000003 a CYFLD_TST_ADFT_MUX_SEL_0A__SIZE
00000006 a CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET
00000006 a CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET
00000003 a CYFLD_TST_ADFT_MUX_SEL_0B__SIZE
00000003 a CYFLD_TST_ADFT_MUX_SEL_0B__SIZE
00000003 a CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET
00000003 a CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET
00000003 a CYFLD_TST_ADFT_MUX_SEL_1A__SIZE
00000003 a CYFLD_TST_ADFT_MUX_SEL_1A__SIZE
00000009 a CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET
00000009 a CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET
00000003 a CYFLD_TST_ADFT_MUX_SEL_1B__SIZE
00000003 a CYFLD_TST_ADFT_MUX_SEL_1B__SIZE
00000000 a CYFLD_TST_COUNTER__OFFSET
00000000 a CYFLD_TST_COUNTER__OFFSET
00000010 a CYFLD_TST_COUNTER__SIZE
00000010 a CYFLD_TST_COUNTER__SIZE
0000001f a CYFLD_TST_COUNTER_DONE__OFFSET
0000001f a CYFLD_TST_COUNTER_DONE__OFFSET
00000001 a CYFLD_TST_COUNTER_DONE__SIZE
00000001 a CYFLD_TST_COUNTER_DONE__SIZE
00000000 a CYFLD_TST_DFT_SEL0__OFFSET
00000000 a CYFLD_TST_DFT_SEL0__OFFSET
00000006 a CYFLD_TST_DFT_SEL0__SIZE
00000006 a CYFLD_TST_DFT_SEL0__SIZE
00000008 a CYFLD_TST_DFT_SEL1__OFFSET
00000008 a CYFLD_TST_DFT_SEL1__OFFSET
00000006 a CYFLD_TST_DFT_SEL1__SIZE
00000006 a CYFLD_TST_DFT_SEL1__SIZE
0000001f a CYFLD_TST_ENABLE__OFFSET
0000001f a CYFLD_TST_ENABLE__OFFSET
00000001 a CYFLD_TST_ENABLE__SIZE
00000001 a CYFLD_TST_ENABLE__SIZE
0000001e a CYFLD_TST_POR_BYPASS__OFFSET
0000001e a CYFLD_TST_POR_BYPASS__OFFSET
00000001 a CYFLD_TST_POR_BYPASS__SIZE
00000001 a CYFLD_TST_POR_BYPASS__SIZE
0000001d a CYFLD_TST_SCAN_MODE__OFFSET
0000001d a CYFLD_TST_SCAN_MODE__OFFSET
00000001 a CYFLD_TST_SCAN_MODE__SIZE
00000001 a CYFLD_TST_SCAN_MODE__SIZE
00000002 a CYFLD_TST_SWD_CONNECTED__OFFSET
00000002 a CYFLD_TST_SWD_CONNECTED__OFFSET
00000001 a CYFLD_TST_SWD_CONNECTED__SIZE
00000001 a CYFLD_TST_SWD_CONNECTED__SIZE
0000001f a CYFLD_TST_TEST_MODE__OFFSET
0000001f a CYFLD_TST_TEST_MODE__OFFSET
00000001 a CYFLD_TST_TEST_MODE__SIZE
00000001 a CYFLD_TST_TEST_MODE__SIZE
00000000 a CYFLD_UDB_BCTL0_BCEN__OFFSET
00000000 a CYFLD_UDB_BCTL0_BCEN__OFFSET
00000001 a CYFLD_UDB_BCTL0_BCEN__SIZE
00000001 a CYFLD_UDB_BCTL0_BCEN__SIZE
00000008 a CYFLD_UDB_BCTL0_BCEN_Q__OFFSET
00000008 a CYFLD_UDB_BCTL0_BCEN_Q__OFFSET
00000001 a CYFLD_UDB_BCTL0_BCEN_Q__SIZE
00000001 a CYFLD_UDB_BCTL0_BCEN_Q__SIZE
00000000 a CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET
00000000 a CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL0__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL0__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL1__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL1__SIZE
00000004 a CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET
00000004 a CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL2__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL2__SIZE
00000006 a CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET
00000006 a CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL3__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL3__SIZE
00000000 a CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET
00000000 a CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL4__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL4__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL5__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL5__SIZE
00000004 a CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET
00000004 a CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL6__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL6__SIZE
00000006 a CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET
00000006 a CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET
00000002 a CYFLD_UDB_BCTL0_CLK_SEL7__SIZE
00000002 a CYFLD_UDB_BCTL0_CLK_SEL7__SIZE
00000000 a CYFLD_UDB_BCTL0_DCEN__OFFSET
00000000 a CYFLD_UDB_BCTL0_DCEN__OFFSET
00000008 a CYFLD_UDB_BCTL0_DCEN__SIZE
00000008 a CYFLD_UDB_BCTL0_DCEN__SIZE
00000000 a CYFLD_UDB_BCTL0_DCEN_Q__OFFSET
00000000 a CYFLD_UDB_BCTL0_DCEN_Q__OFFSET
00000008 a CYFLD_UDB_BCTL0_DCEN_Q__SIZE
00000008 a CYFLD_UDB_BCTL0_DCEN_Q__SIZE
0000000b a CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET
0000000b a CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET
00000001 a CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE
00000001 a CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE
00000000 a CYFLD_UDB_BCTL0_DRV__OFFSET
00000000 a CYFLD_UDB_BCTL0_DRV__OFFSET
00000008 a CYFLD_UDB_BCTL0_DRV__SIZE
00000008 a CYFLD_UDB_BCTL0_DRV__SIZE
0000000a a CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET
0000000a a CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET
00000001 a CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE
00000001 a CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE
00000009 a CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET
00000009 a CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET
00000001 a CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE
00000001 a CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE
0000000c a CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET
0000000c a CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET
00000001 a CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE
00000001 a CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE
0000000e a CYFLD_UDB_BCTL0_NC0__OFFSET
0000000e a CYFLD_UDB_BCTL0_NC0__OFFSET
00000001 a CYFLD_UDB_BCTL0_NC0__SIZE
00000001 a CYFLD_UDB_BCTL0_NC0__SIZE
0000000f a CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET
0000000f a CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET
00000001 a CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE
00000001 a CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE
0000000d a CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET
0000000d a CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET
00000001 a CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE
00000001 a CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE
00000000 a CYFLD_UDB_CAT16_A0__OFFSET
00000000 a CYFLD_UDB_CAT16_A0__OFFSET
00000008 a CYFLD_UDB_CAT16_A0__SIZE
00000008 a CYFLD_UDB_CAT16_A0__SIZE
00000008 a CYFLD_UDB_CAT16_A1__OFFSET
00000008 a CYFLD_UDB_CAT16_A1__OFFSET
00000008 a CYFLD_UDB_CAT16_A1__SIZE
00000008 a CYFLD_UDB_CAT16_A1__SIZE
0000000d a CYFLD_UDB_CAT16_CNT_START__OFFSET
0000000d a CYFLD_UDB_CAT16_CNT_START__OFFSET
00000001 a CYFLD_UDB_CAT16_CNT_START__SIZE
00000001 a CYFLD_UDB_CAT16_CNT_START__SIZE
00000008 a CYFLD_UDB_CAT16_CTL__OFFSET
00000008 a CYFLD_UDB_CAT16_CTL__OFFSET
00000008 a CYFLD_UDB_CAT16_CTL__SIZE
00000008 a CYFLD_UDB_CAT16_CTL__SIZE
00000000 a CYFLD_UDB_CAT16_D0__OFFSET
00000000 a CYFLD_UDB_CAT16_D0__OFFSET
00000008 a CYFLD_UDB_CAT16_D0__SIZE
00000008 a CYFLD_UDB_CAT16_D0__SIZE
00000008 a CYFLD_UDB_CAT16_D1__OFFSET
00000008 a CYFLD_UDB_CAT16_D1__OFFSET
00000008 a CYFLD_UDB_CAT16_D1__SIZE
00000008 a CYFLD_UDB_CAT16_D1__SIZE
00000000 a CYFLD_UDB_CAT16_F0__OFFSET
00000000 a CYFLD_UDB_CAT16_F0__OFFSET
00000008 a CYFLD_UDB_CAT16_F0__SIZE
00000008 a CYFLD_UDB_CAT16_F0__SIZE
00000008 a CYFLD_UDB_CAT16_F1__OFFSET
00000008 a CYFLD_UDB_CAT16_F1__OFFSET
00000008 a CYFLD_UDB_CAT16_F1__SIZE
00000008 a CYFLD_UDB_CAT16_F1__SIZE
00000008 a CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET
00000008 a CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET
00000001 a CYFLD_UDB_CAT16_FIFO0_CLR__SIZE
00000001 a CYFLD_UDB_CAT16_FIFO0_CLR__SIZE
0000000a a CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET
0000000a a CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET
00000001 a CYFLD_UDB_CAT16_FIFO0_LVL__SIZE
00000001 a CYFLD_UDB_CAT16_FIFO0_LVL__SIZE
00000009 a CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET
00000009 a CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET
00000001 a CYFLD_UDB_CAT16_FIFO1_CLR__SIZE
00000001 a CYFLD_UDB_CAT16_FIFO1_CLR__SIZE
0000000b a CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET
0000000b a CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET
00000001 a CYFLD_UDB_CAT16_FIFO1_LVL__SIZE
00000001 a CYFLD_UDB_CAT16_FIFO1_LVL__SIZE
0000000c a CYFLD_UDB_CAT16_INT_EN__OFFSET
0000000c a CYFLD_UDB_CAT16_INT_EN__OFFSET
00000001 a CYFLD_UDB_CAT16_INT_EN__SIZE
00000001 a CYFLD_UDB_CAT16_INT_EN__SIZE
00000000 a CYFLD_UDB_CAT16_MSK__OFFSET
00000000 a CYFLD_UDB_CAT16_MSK__OFFSET
00000008 a CYFLD_UDB_CAT16_MSK__SIZE
00000008 a CYFLD_UDB_CAT16_MSK__SIZE
00000000 a CYFLD_UDB_CAT16_PLD0_MC__OFFSET
00000000 a CYFLD_UDB_CAT16_PLD0_MC__OFFSET
00000004 a CYFLD_UDB_CAT16_PLD0_MC__SIZE
00000004 a CYFLD_UDB_CAT16_PLD0_MC__SIZE
00000004 a CYFLD_UDB_CAT16_PLD1_MC__OFFSET
00000004 a CYFLD_UDB_CAT16_PLD1_MC__OFFSET
00000004 a CYFLD_UDB_CAT16_PLD1_MC__SIZE
00000004 a CYFLD_UDB_CAT16_PLD1_MC__SIZE
00000000 a CYFLD_UDB_CAT16_ST__OFFSET
00000000 a CYFLD_UDB_CAT16_ST__OFFSET
00000008 a CYFLD_UDB_CAT16_ST__SIZE
00000008 a CYFLD_UDB_CAT16_ST__SIZE
00000000 a CYFLD_UDB_DSI_HC_BYTE__OFFSET
00000000 a CYFLD_UDB_DSI_HC_BYTE__OFFSET
00000008 a CYFLD_UDB_DSI_HC_BYTE__SIZE
00000008 a CYFLD_UDB_DSI_HC_BYTE__SIZE
00000000 a CYFLD_UDB_DSI_HS_BYTE__OFFSET
00000000 a CYFLD_UDB_DSI_HS_BYTE__OFFSET
00000008 a CYFLD_UDB_DSI_HS_BYTE__SIZE
00000008 a CYFLD_UDB_DSI_HS_BYTE__SIZE
00000000 a CYFLD_UDB_DSI_HV_BYTE__OFFSET
00000000 a CYFLD_UDB_DSI_HV_BYTE__OFFSET
00000008 a CYFLD_UDB_DSI_HV_BYTE__SIZE
00000008 a CYFLD_UDB_DSI_HV_BYTE__SIZE
00000004 a CYFLD_UDB_DSI_PI_BOT__OFFSET
00000004 a CYFLD_UDB_DSI_PI_BOT__OFFSET
00000004 a CYFLD_UDB_DSI_PI_BOT__SIZE
00000004 a CYFLD_UDB_DSI_PI_BOT__SIZE
00000000 a CYFLD_UDB_DSI_PI_TOP__OFFSET
00000000 a CYFLD_UDB_DSI_PI_TOP__OFFSET
00000004 a CYFLD_UDB_DSI_PI_TOP__SIZE
00000004 a CYFLD_UDB_DSI_PI_TOP__SIZE
00000004 a CYFLD_UDB_DSI_VS_BOT__OFFSET
00000004 a CYFLD_UDB_DSI_VS_BOT__OFFSET
00000004 a CYFLD_UDB_DSI_VS_BOT__SIZE
00000004 a CYFLD_UDB_DSI_VS_BOT__SIZE
00000000 a CYFLD_UDB_DSI_VS_TOP__OFFSET
00000000 a CYFLD_UDB_DSI_VS_TOP__OFFSET
00000004 a CYFLD_UDB_DSI_VS_TOP__SIZE
00000004 a CYFLD_UDB_DSI_VS_TOP__SIZE
00000000 a CYFLD_UDB_INT_MODE_CFG__OFFSET
00000000 a CYFLD_UDB_INT_MODE_CFG__OFFSET
00000008 a CYFLD_UDB_INT_MODE_CFG__SIZE
00000008 a CYFLD_UDB_INT_MODE_CFG__SIZE
00000000 a CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET
00000000 a CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET
00000008 a CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE
00000008 a CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE
00000000 a CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET
00000000 a CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET
00000008 a CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE
00000008 a CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE
00000000 a CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET
00000000 a CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET
00000008 a CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE
00000008 a CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE
00000004 a CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET
00000004 a CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET
00000004 a CYFLD_UDB_P_ROUTE_PI_BOT__SIZE
00000004 a CYFLD_UDB_P_ROUTE_PI_BOT__SIZE
00000004 a CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET
00000004 a CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET
00000002 a CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE
00000002 a CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE
00000000 a CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET
00000000 a CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET
00000004 a CYFLD_UDB_P_ROUTE_PI_TOP__SIZE
00000004 a CYFLD_UDB_P_ROUTE_PI_TOP__SIZE
00000002 a CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET
00000002 a CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET
00000002 a CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE
00000002 a CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE
00000004 a CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET
00000004 a CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET
00000004 a CYFLD_UDB_P_ROUTE_VS_BOT__SIZE
00000004 a CYFLD_UDB_P_ROUTE_VS_BOT__SIZE
00000000 a CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET
00000000 a CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET
00000004 a CYFLD_UDB_P_ROUTE_VS_TOP__SIZE
00000004 a CYFLD_UDB_P_ROUTE_VS_TOP__SIZE
00000006 a CYFLD_UDB_P_U_A0_WR_SRC__OFFSET
00000006 a CYFLD_UDB_P_U_A0_WR_SRC__OFFSET
00000002 a CYFLD_UDB_P_U_A0_WR_SRC__SIZE
00000002 a CYFLD_UDB_P_U_A0_WR_SRC__SIZE
00000004 a CYFLD_UDB_P_U_A1_WR_SRC__OFFSET
00000004 a CYFLD_UDB_P_U_A1_WR_SRC__OFFSET
00000002 a CYFLD_UDB_P_U_A1_WR_SRC__SIZE
00000002 a CYFLD_UDB_P_U_A1_WR_SRC__SIZE
00000006 a CYFLD_UDB_P_U_ALT_CNT__OFFSET
00000006 a CYFLD_UDB_P_U_ALT_CNT__OFFSET
00000001 a CYFLD_UDB_P_U_ALT_CNT__SIZE
00000001 a CYFLD_UDB_P_U_ALT_CNT__SIZE
00000000 a CYFLD_UDB_P_U_ALT_RES__OFFSET
00000000 a CYFLD_UDB_P_U_ALT_RES__OFFSET
00000001 a CYFLD_UDB_P_U_ALT_RES__SIZE
00000001 a CYFLD_UDB_P_U_ALT_RES__SIZE
00000000 a CYFLD_UDB_P_U_AMASK__OFFSET
00000000 a CYFLD_UDB_P_U_AMASK__OFFSET
00000008 a CYFLD_UDB_P_U_AMASK__SIZE
00000008 a CYFLD_UDB_P_U_AMASK__SIZE
00000005 a CYFLD_UDB_P_U_AMASK_EN__OFFSET
00000005 a CYFLD_UDB_P_U_AMASK_EN__OFFSET
00000001 a CYFLD_UDB_P_U_AMASK_EN__SIZE
00000001 a CYFLD_UDB_P_U_AMASK_EN__SIZE
00000003 a CYFLD_UDB_P_U_CFB_EN__OFFSET
00000003 a CYFLD_UDB_P_U_CFB_EN__OFFSET
00000001 a CYFLD_UDB_P_U_CFB_EN__SIZE
00000001 a CYFLD_UDB_P_U_CFB_EN__SIZE
00000003 a CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET
00000003 a CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET
00000001 a CYFLD_UDB_P_U_CHAIN_CMSB__SIZE
00000001 a CYFLD_UDB_P_U_CHAIN_CMSB__SIZE
00000002 a CYFLD_UDB_P_U_CHAIN_FB__OFFSET
00000002 a CYFLD_UDB_P_U_CHAIN_FB__OFFSET
00000001 a CYFLD_UDB_P_U_CHAIN_FB__SIZE
00000001 a CYFLD_UDB_P_U_CHAIN_FB__SIZE
00000000 a CYFLD_UDB_P_U_CHAIN0__OFFSET
00000000 a CYFLD_UDB_P_U_CHAIN0__OFFSET
00000001 a CYFLD_UDB_P_U_CHAIN0__SIZE
00000001 a CYFLD_UDB_P_U_CHAIN0__SIZE
00000001 a CYFLD_UDB_P_U_CHAIN1__OFFSET
00000001 a CYFLD_UDB_P_U_CHAIN1__OFFSET
00000001 a CYFLD_UDB_P_U_CHAIN1__SIZE
00000001 a CYFLD_UDB_P_U_CHAIN1__SIZE
00000004 a CYFLD_UDB_P_U_CI_MUX__OFFSET
00000004 a CYFLD_UDB_P_U_CI_MUX__OFFSET
00000003 a CYFLD_UDB_P_U_CI_MUX__SIZE
00000003 a CYFLD_UDB_P_U_CI_MUX__SIZE
00000002 a CYFLD_UDB_P_U_CI_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_CI_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_CI_SEL__SIZE
00000001 a CYFLD_UDB_P_U_CI_SEL__SIZE
00000000 a CYFLD_UDB_P_U_CI_SELA__OFFSET
00000000 a CYFLD_UDB_P_U_CI_SELA__OFFSET
00000002 a CYFLD_UDB_P_U_CI_SELA__SIZE
00000002 a CYFLD_UDB_P_U_CI_SELA__SIZE
00000002 a CYFLD_UDB_P_U_CI_SELB__OFFSET
00000002 a CYFLD_UDB_P_U_CI_SELB__OFFSET
00000002 a CYFLD_UDB_P_U_CI_SELB__SIZE
00000002 a CYFLD_UDB_P_U_CI_SELB__SIZE
00000000 a CYFLD_UDB_P_U_CMASK0__OFFSET
00000000 a CYFLD_UDB_P_U_CMASK0__OFFSET
00000008 a CYFLD_UDB_P_U_CMASK0__SIZE
00000008 a CYFLD_UDB_P_U_CMASK0__SIZE
00000006 a CYFLD_UDB_P_U_CMASK0_EN__OFFSET
00000006 a CYFLD_UDB_P_U_CMASK0_EN__OFFSET
00000001 a CYFLD_UDB_P_U_CMASK0_EN__SIZE
00000001 a CYFLD_UDB_P_U_CMASK0_EN__SIZE
00000007 a CYFLD_UDB_P_U_CMASK1_EN__OFFSET
00000007 a CYFLD_UDB_P_U_CMASK1_EN__OFFSET
00000001 a CYFLD_UDB_P_U_CMASK1_EN__SIZE
00000001 a CYFLD_UDB_P_U_CMASK1_EN__SIZE
00000000 a CYFLD_UDB_P_U_CMP_SEL__OFFSET
00000000 a CYFLD_UDB_P_U_CMP_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_CMP_SEL__SIZE
00000001 a CYFLD_UDB_P_U_CMP_SEL__SIZE
00000004 a CYFLD_UDB_P_U_CMP_SELA__OFFSET
00000004 a CYFLD_UDB_P_U_CMP_SELA__OFFSET
00000002 a CYFLD_UDB_P_U_CMP_SELA__SIZE
00000002 a CYFLD_UDB_P_U_CMP_SELA__SIZE
00000006 a CYFLD_UDB_P_U_CMP_SELB__OFFSET
00000006 a CYFLD_UDB_P_U_CMP_SELB__OFFSET
00000002 a CYFLD_UDB_P_U_CMP_SELB__SIZE
00000002 a CYFLD_UDB_P_U_CMP_SELB__SIZE
00000002 a CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_CNT_EN_SEL__SIZE
00000002 a CYFLD_UDB_P_U_CNT_EN_SEL__SIZE
00000000 a CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET
00000000 a CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_CNT_LD_SEL__SIZE
00000002 a CYFLD_UDB_P_U_CNT_LD_SEL__SIZE
00000000 a CYFLD_UDB_P_U_CTL_MD0__OFFSET
00000000 a CYFLD_UDB_P_U_CTL_MD0__OFFSET
00000008 a CYFLD_UDB_P_U_CTL_MD0__SIZE
00000008 a CYFLD_UDB_P_U_CTL_MD0__SIZE
00000000 a CYFLD_UDB_P_U_CTL_MD1__OFFSET
00000000 a CYFLD_UDB_P_U_CTL_MD1__OFFSET
00000008 a CYFLD_UDB_P_U_CTL_MD1__SIZE
00000008 a CYFLD_UDB_P_U_CTL_MD1__SIZE
00000000 a CYFLD_UDB_P_U_D0_LD__OFFSET
00000000 a CYFLD_UDB_P_U_D0_LD__OFFSET
00000003 a CYFLD_UDB_P_U_D0_LD__SIZE
00000003 a CYFLD_UDB_P_U_D0_LD__SIZE
00000004 a CYFLD_UDB_P_U_D1_LD__OFFSET
00000004 a CYFLD_UDB_P_U_D1_LD__OFFSET
00000003 a CYFLD_UDB_P_U_D1_LD__SIZE
00000003 a CYFLD_UDB_P_U_D1_LD__SIZE
00000004 a CYFLD_UDB_P_U_DEF_SI__OFFSET
00000004 a CYFLD_UDB_P_U_DEF_SI__OFFSET
00000001 a CYFLD_UDB_P_U_DEF_SI__SIZE
00000001 a CYFLD_UDB_P_U_DEF_SI__SIZE
00000000 a CYFLD_UDB_P_U_DP_CK_SEL__OFFSET
00000000 a CYFLD_UDB_P_U_DP_CK_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_DP_CK_SEL__SIZE
00000004 a CYFLD_UDB_P_U_DP_CK_SEL__SIZE
00000006 a CYFLD_UDB_P_U_DP_RES_POL__OFFSET
00000006 a CYFLD_UDB_P_U_DP_RES_POL__OFFSET
00000001 a CYFLD_UDB_P_U_DP_RES_POL__SIZE
00000001 a CYFLD_UDB_P_U_DP_RES_POL__SIZE
00000003 a CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET
00000003 a CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE
00000004 a CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET
00000004 a CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE
00000005 a CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET
00000005 a CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE
00000006 a CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET
00000006 a CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE
00000007 a CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET
00000007 a CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE
00000003 a CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET
00000003 a CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE
00000001 a CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE
00000003 a CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET
00000003 a CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET
00000001 a CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE
00000001 a CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE
00000003 a CYFLD_UDB_P_U_EN_RES_DP__OFFSET
00000003 a CYFLD_UDB_P_U_EN_RES_DP__OFFSET
00000001 a CYFLD_UDB_P_U_EN_RES_DP__SIZE
00000001 a CYFLD_UDB_P_U_EN_RES_DP__SIZE
00000002 a CYFLD_UDB_P_U_EN_RES_STAT__OFFSET
00000002 a CYFLD_UDB_P_U_EN_RES_STAT__OFFSET
00000001 a CYFLD_UDB_P_U_EN_RES_STAT__SIZE
00000001 a CYFLD_UDB_P_U_EN_RES_STAT__SIZE
00000004 a CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_EXT_CK_SEL__SIZE
00000002 a CYFLD_UDB_P_U_EXT_CK_SEL__SIZE
00000001 a CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET
00000001 a CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET
00000001 a CYFLD_UDB_P_U_EXT_CRCPRS__SIZE
00000001 a CYFLD_UDB_P_U_EXT_CRCPRS__SIZE
00000001 a CYFLD_UDB_P_U_EXT_SYNC__OFFSET
00000001 a CYFLD_UDB_P_U_EXT_SYNC__OFFSET
00000001 a CYFLD_UDB_P_U_EXT_SYNC__SIZE
00000001 a CYFLD_UDB_P_U_EXT_SYNC__SIZE
00000006 a CYFLD_UDB_P_U_F0_CK_INV__OFFSET
00000006 a CYFLD_UDB_P_U_F0_CK_INV__OFFSET
00000001 a CYFLD_UDB_P_U_F0_CK_INV__SIZE
00000001 a CYFLD_UDB_P_U_F0_CK_INV__SIZE
00000000 a CYFLD_UDB_P_U_F0_DYN__OFFSET
00000000 a CYFLD_UDB_P_U_F0_DYN__OFFSET
00000001 a CYFLD_UDB_P_U_F0_DYN__SIZE
00000001 a CYFLD_UDB_P_U_F0_DYN__SIZE
00000000 a CYFLD_UDB_P_U_F0_INSEL__OFFSET
00000000 a CYFLD_UDB_P_U_F0_INSEL__OFFSET
00000002 a CYFLD_UDB_P_U_F0_INSEL__SIZE
00000002 a CYFLD_UDB_P_U_F0_INSEL__SIZE
00000000 a CYFLD_UDB_P_U_F0_LD__OFFSET
00000000 a CYFLD_UDB_P_U_F0_LD__OFFSET
00000003 a CYFLD_UDB_P_U_F0_LD__SIZE
00000003 a CYFLD_UDB_P_U_F0_LD__SIZE
00000007 a CYFLD_UDB_P_U_F1_CK_INV__OFFSET
00000007 a CYFLD_UDB_P_U_F1_CK_INV__OFFSET
00000001 a CYFLD_UDB_P_U_F1_CK_INV__SIZE
00000001 a CYFLD_UDB_P_U_F1_CK_INV__SIZE
00000001 a CYFLD_UDB_P_U_F1_DYN__OFFSET
00000001 a CYFLD_UDB_P_U_F1_DYN__OFFSET
00000001 a CYFLD_UDB_P_U_F1_DYN__SIZE
00000001 a CYFLD_UDB_P_U_F1_DYN__SIZE
00000002 a CYFLD_UDB_P_U_F1_INSEL__OFFSET
00000002 a CYFLD_UDB_P_U_F1_INSEL__OFFSET
00000002 a CYFLD_UDB_P_U_F1_INSEL__SIZE
00000002 a CYFLD_UDB_P_U_F1_INSEL__SIZE
00000004 a CYFLD_UDB_P_U_F1_LD__OFFSET
00000004 a CYFLD_UDB_P_U_F1_LD__OFFSET
00000003 a CYFLD_UDB_P_U_F1_LD__SIZE
00000003 a CYFLD_UDB_P_U_F1_LD__SIZE
00000004 a CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET
00000004 a CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET
00000001 a CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE
00000001 a CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE
00000002 a CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET
00000002 a CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET
00000001 a CYFLD_UDB_P_U_FIFO_ASYNC__SIZE
00000001 a CYFLD_UDB_P_U_FIFO_ASYNC__SIZE
00000004 a CYFLD_UDB_P_U_FIFO_CAP__OFFSET
00000004 a CYFLD_UDB_P_U_FIFO_CAP__OFFSET
00000001 a CYFLD_UDB_P_U_FIFO_CAP__SIZE
00000001 a CYFLD_UDB_P_U_FIFO_CAP__SIZE
00000003 a CYFLD_UDB_P_U_FIFO_EDGE__OFFSET
00000003 a CYFLD_UDB_P_U_FIFO_EDGE__OFFSET
00000001 a CYFLD_UDB_P_U_FIFO_EDGE__SIZE
00000001 a CYFLD_UDB_P_U_FIFO_EDGE__SIZE
00000005 a CYFLD_UDB_P_U_FIFO_FAST__OFFSET
00000005 a CYFLD_UDB_P_U_FIFO_FAST__OFFSET
00000001 a CYFLD_UDB_P_U_FIFO_FAST__SIZE
00000001 a CYFLD_UDB_P_U_FIFO_FAST__SIZE
0000000d a CYFLD_UDB_P_U_FUNC__OFFSET
0000000d a CYFLD_UDB_P_U_FUNC__OFFSET
00000003 a CYFLD_UDB_P_U_FUNC__SIZE
00000003 a CYFLD_UDB_P_U_FUNC__SIZE
00000004 a CYFLD_UDB_P_U_GUDB_WR__OFFSET
00000004 a CYFLD_UDB_P_U_GUDB_WR__OFFSET
00000001 a CYFLD_UDB_P_U_GUDB_WR__SIZE
00000001 a CYFLD_UDB_P_U_GUDB_WR__SIZE
00000007 a CYFLD_UDB_P_U_MSB_EN__OFFSET
00000007 a CYFLD_UDB_P_U_MSB_EN__OFFSET
00000001 a CYFLD_UDB_P_U_MSB_EN__SIZE
00000001 a CYFLD_UDB_P_U_MSB_EN__SIZE
00000004 a CYFLD_UDB_P_U_MSB_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_MSB_SEL__OFFSET
00000003 a CYFLD_UDB_P_U_MSB_SEL__SIZE
00000003 a CYFLD_UDB_P_U_MSB_SEL__SIZE
00000004 a CYFLD_UDB_P_U_MSB_SI__OFFSET
00000004 a CYFLD_UDB_P_U_MSB_SI__OFFSET
00000001 a CYFLD_UDB_P_U_MSB_SI__SIZE
00000001 a CYFLD_UDB_P_U_MSB_SI__SIZE
00000000 a CYFLD_UDB_P_U_NC0__OFFSET
00000000 a CYFLD_UDB_P_U_NC0__OFFSET
00000001 a CYFLD_UDB_P_U_NC0__SIZE
00000001 a CYFLD_UDB_P_U_NC0__SIZE
00000001 a CYFLD_UDB_P_U_NC1__OFFSET
00000001 a CYFLD_UDB_P_U_NC1__OFFSET
00000001 a CYFLD_UDB_P_U_NC1__SIZE
00000001 a CYFLD_UDB_P_U_NC1__SIZE
0000000b a CYFLD_UDB_P_U_NC11__OFFSET
0000000b a CYFLD_UDB_P_U_NC11__OFFSET
00000001 a CYFLD_UDB_P_U_NC11__SIZE
00000001 a CYFLD_UDB_P_U_NC11__SIZE
0000000d a CYFLD_UDB_P_U_NC13__OFFSET
0000000d a CYFLD_UDB_P_U_NC13__OFFSET
00000001 a CYFLD_UDB_P_U_NC13__SIZE
00000001 a CYFLD_UDB_P_U_NC13__SIZE
0000000f a CYFLD_UDB_P_U_NC15__OFFSET
0000000f a CYFLD_UDB_P_U_NC15__OFFSET
00000001 a CYFLD_UDB_P_U_NC15__SIZE
00000001 a CYFLD_UDB_P_U_NC15__SIZE
00000002 a CYFLD_UDB_P_U_NC2__OFFSET
00000002 a CYFLD_UDB_P_U_NC2__OFFSET
00000001 a CYFLD_UDB_P_U_NC2__SIZE
00000001 a CYFLD_UDB_P_U_NC2__SIZE
00000003 a CYFLD_UDB_P_U_NC3__OFFSET
00000003 a CYFLD_UDB_P_U_NC3__OFFSET
00000001 a CYFLD_UDB_P_U_NC3__SIZE
00000001 a CYFLD_UDB_P_U_NC3__SIZE
00000005 a CYFLD_UDB_P_U_NC5__OFFSET
00000005 a CYFLD_UDB_P_U_NC5__OFFSET
00000001 a CYFLD_UDB_P_U_NC5__SIZE
00000001 a CYFLD_UDB_P_U_NC5__SIZE
00000006 a CYFLD_UDB_P_U_NC6__OFFSET
00000006 a CYFLD_UDB_P_U_NC6__OFFSET
00000001 a CYFLD_UDB_P_U_NC6__SIZE
00000001 a CYFLD_UDB_P_U_NC6__SIZE
00000007 a CYFLD_UDB_P_U_NC7__OFFSET
00000007 a CYFLD_UDB_P_U_NC7__OFFSET
00000001 a CYFLD_UDB_P_U_NC7__SIZE
00000001 a CYFLD_UDB_P_U_NC7__SIZE
00000009 a CYFLD_UDB_P_U_NC9__OFFSET
00000009 a CYFLD_UDB_P_U_NC9__OFFSET
00000001 a CYFLD_UDB_P_U_NC9__SIZE
00000001 a CYFLD_UDB_P_U_NC9__SIZE
00000000 a CYFLD_UDB_P_U_OUT_SYNC__OFFSET
00000000 a CYFLD_UDB_P_U_OUT_SYNC__OFFSET
00000006 a CYFLD_UDB_P_U_OUT_SYNC__SIZE
00000006 a CYFLD_UDB_P_U_OUT_SYNC__SIZE
00000000 a CYFLD_UDB_P_U_OUT0__OFFSET
00000000 a CYFLD_UDB_P_U_OUT0__OFFSET
00000004 a CYFLD_UDB_P_U_OUT0__SIZE
00000004 a CYFLD_UDB_P_U_OUT0__SIZE
00000004 a CYFLD_UDB_P_U_OUT1__OFFSET
00000004 a CYFLD_UDB_P_U_OUT1__OFFSET
00000004 a CYFLD_UDB_P_U_OUT1__SIZE
00000004 a CYFLD_UDB_P_U_OUT1__SIZE
00000000 a CYFLD_UDB_P_U_OUT2__OFFSET
00000000 a CYFLD_UDB_P_U_OUT2__OFFSET
00000004 a CYFLD_UDB_P_U_OUT2__SIZE
00000004 a CYFLD_UDB_P_U_OUT2__SIZE
00000004 a CYFLD_UDB_P_U_OUT3__OFFSET
00000004 a CYFLD_UDB_P_U_OUT3__OFFSET
00000004 a CYFLD_UDB_P_U_OUT3__SIZE
00000004 a CYFLD_UDB_P_U_OUT3__SIZE
00000000 a CYFLD_UDB_P_U_OUT4__OFFSET
00000000 a CYFLD_UDB_P_U_OUT4__OFFSET
00000004 a CYFLD_UDB_P_U_OUT4__SIZE
00000004 a CYFLD_UDB_P_U_OUT4__SIZE
00000004 a CYFLD_UDB_P_U_OUT5__OFFSET
00000004 a CYFLD_UDB_P_U_OUT5__OFFSET
00000004 a CYFLD_UDB_P_U_OUT5__SIZE
00000004 a CYFLD_UDB_P_U_OUT5__SIZE
00000005 a CYFLD_UDB_P_U_PI_DYN__OFFSET
00000005 a CYFLD_UDB_P_U_PI_DYN__OFFSET
00000001 a CYFLD_UDB_P_U_PI_DYN__SIZE
00000001 a CYFLD_UDB_P_U_PI_DYN__SIZE
00000007 a CYFLD_UDB_P_U_PI_SEL__OFFSET
00000007 a CYFLD_UDB_P_U_PI_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PI_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PI_SEL__SIZE
00000000 a CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET
00000000 a CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE
00000004 a CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE
00000000 a CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET
00000000 a CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE
00000003 a CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET
00000003 a CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE
00000004 a CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET
00000004 a CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE
00000005 a CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET
00000005 a CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE
00000006 a CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET
00000006 a CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE
00000007 a CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET
00000007 a CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE
00000010 a CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET
00000010 a CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE
00000011 a CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET
00000011 a CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE
00000012 a CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET
00000012 a CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE
00000013 a CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET
00000013 a CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE
00000014 a CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET
00000014 a CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE
00000015 a CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET
00000015 a CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE
00000016 a CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET
00000016 a CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE
00000017 a CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET
00000017 a CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE
00000000 a CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET
00000000 a CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE
00000000 a CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET
00000000 a CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE
00000000 a CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET
00000000 a CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE
00000000 a CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET
00000000 a CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE
00000003 a CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET
00000003 a CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE
00000003 a CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET
00000003 a CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE
00000004 a CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET
00000004 a CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE
00000004 a CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET
00000004 a CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE
00000005 a CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET
00000005 a CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE
00000005 a CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET
00000005 a CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE
00000004 a CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE
00000004 a CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET
00000004 a CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE
00000006 a CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET
00000006 a CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE
00000006 a CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET
00000006 a CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE
00000007 a CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET
00000007 a CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE
00000007 a CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET
00000007 a CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE
00000006 a CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET
00000006 a CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE
00000006 a CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET
00000006 a CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE
00000000 a CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET
00000000 a CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE
00000002 a CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET
00000002 a CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE
00000003 a CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET
00000003 a CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE
00000004 a CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET
00000004 a CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE
00000005 a CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET
00000005 a CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE
00000006 a CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET
00000006 a CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE
00000007 a CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET
00000007 a CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE
00000006 a CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET
00000006 a CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD0_RES_POL__SIZE
00000001 a CYFLD_UDB_P_U_PLD0_RES_POL__SIZE
00000004 a CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE
00000004 a CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE
00000008 a CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET
00000008 a CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE
00000009 a CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET
00000009 a CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE
0000000a a CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET
0000000a a CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE
0000000b a CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET
0000000b a CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE
0000000c a CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET
0000000c a CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE
0000000d a CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET
0000000d a CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE
0000000e a CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET
0000000e a CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE
0000000f a CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET
0000000f a CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE
00000018 a CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET
00000018 a CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE
00000019 a CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET
00000019 a CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE
0000001a a CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET
0000001a a CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE
0000001b a CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET
0000001b a CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE
0000001c a CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET
0000001c a CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE
0000001d a CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET
0000001d a CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE
0000001e a CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET
0000001e a CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE
0000001f a CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET
0000001f a CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE
00000008 a CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET
00000008 a CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE
00000008 a CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET
00000008 a CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE
00000009 a CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET
00000009 a CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE
00000009 a CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET
00000009 a CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE
00000008 a CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET
00000008 a CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE
00000008 a CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET
00000008 a CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE
0000000a a CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET
0000000a a CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE
0000000a a CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET
0000000a a CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE
0000000b a CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET
0000000b a CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE
0000000b a CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET
0000000b a CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE
0000000a a CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET
0000000a a CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE
0000000a a CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET
0000000a a CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE
0000000c a CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET
0000000c a CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE
0000000c a CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET
0000000c a CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE
0000000d a CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET
0000000d a CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE
0000000d a CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET
0000000d a CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE
0000000c a CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET
0000000c a CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE
0000000c a CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET
0000000c a CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE
0000000e a CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET
0000000e a CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE
0000000e a CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET
0000000e a CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE
0000000f a CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET
0000000f a CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE
0000000f a CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET
0000000f a CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE
0000000e a CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET
0000000e a CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE
0000000e a CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET
0000000e a CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET
00000002 a CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE
00000002 a CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE
00000008 a CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET
00000008 a CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE
00000009 a CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET
00000009 a CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE
0000000a a CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET
0000000a a CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE
0000000b a CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET
0000000b a CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE
0000000c a CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET
0000000c a CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE
0000000d a CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET
0000000d a CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE
0000000e a CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET
0000000e a CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE
0000000f a CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET
0000000f a CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE
00000007 a CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET
00000007 a CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET
00000001 a CYFLD_UDB_P_U_PLD1_RES_POL__SIZE
00000001 a CYFLD_UDB_P_U_PLD1_RES_POL__SIZE
00000000 a CYFLD_UDB_P_U_RAD0__OFFSET
00000000 a CYFLD_UDB_P_U_RAD0__OFFSET
00000003 a CYFLD_UDB_P_U_RAD0__SIZE
00000003 a CYFLD_UDB_P_U_RAD0__SIZE
00000004 a CYFLD_UDB_P_U_RAD1__OFFSET
00000004 a CYFLD_UDB_P_U_RAD1__OFFSET
00000003 a CYFLD_UDB_P_U_RAD1__SIZE
00000003 a CYFLD_UDB_P_U_RAD1__SIZE
00000000 a CYFLD_UDB_P_U_RAD2__OFFSET
00000000 a CYFLD_UDB_P_U_RAD2__OFFSET
00000003 a CYFLD_UDB_P_U_RAD2__SIZE
00000003 a CYFLD_UDB_P_U_RAD2__SIZE
00000004 a CYFLD_UDB_P_U_RC_EN_INV__OFFSET
00000004 a CYFLD_UDB_P_U_RC_EN_INV__OFFSET
00000001 a CYFLD_UDB_P_U_RC_EN_INV__SIZE
00000001 a CYFLD_UDB_P_U_RC_EN_INV__SIZE
00000002 a CYFLD_UDB_P_U_RC_EN_MODE__OFFSET
00000002 a CYFLD_UDB_P_U_RC_EN_MODE__OFFSET
00000002 a CYFLD_UDB_P_U_RC_EN_MODE__SIZE
00000002 a CYFLD_UDB_P_U_RC_EN_MODE__SIZE
00000000 a CYFLD_UDB_P_U_RC_EN_SEL__OFFSET
00000000 a CYFLD_UDB_P_U_RC_EN_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_RC_EN_SEL__SIZE
00000002 a CYFLD_UDB_P_U_RC_EN_SEL__SIZE
00000005 a CYFLD_UDB_P_U_RC_INV__OFFSET
00000005 a CYFLD_UDB_P_U_RC_INV__OFFSET
00000001 a CYFLD_UDB_P_U_RC_INV__SIZE
00000001 a CYFLD_UDB_P_U_RC_INV__SIZE
00000006 a CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET
00000006 a CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET
00000001 a CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE
00000001 a CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE
00000007 a CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET
00000007 a CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET
00000001 a CYFLD_UDB_P_U_RC_RES_SEL1__SIZE
00000001 a CYFLD_UDB_P_U_RC_RES_SEL1__SIZE
00000002 a CYFLD_UDB_P_U_RES_POL__OFFSET
00000002 a CYFLD_UDB_P_U_RES_POL__OFFSET
00000001 a CYFLD_UDB_P_U_RES_POL__SIZE
00000001 a CYFLD_UDB_P_U_RES_POL__SIZE
00000000 a CYFLD_UDB_P_U_RES_SEL__OFFSET
00000000 a CYFLD_UDB_P_U_RES_SEL__OFFSET
00000002 a CYFLD_UDB_P_U_RES_SEL__SIZE
00000002 a CYFLD_UDB_P_U_RES_SEL__SIZE
00000005 a CYFLD_UDB_P_U_ROUTE_EN__OFFSET
00000005 a CYFLD_UDB_P_U_ROUTE_EN__OFFSET
00000001 a CYFLD_UDB_P_U_ROUTE_EN__SIZE
00000001 a CYFLD_UDB_P_U_ROUTE_EN__SIZE
00000004 a CYFLD_UDB_P_U_ROUTE_LD__OFFSET
00000004 a CYFLD_UDB_P_U_ROUTE_LD__OFFSET
00000001 a CYFLD_UDB_P_U_ROUTE_LD__SIZE
00000001 a CYFLD_UDB_P_U_ROUTE_LD__SIZE
00000004 a CYFLD_UDB_P_U_SC_CK_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_SC_CK_SEL__OFFSET
00000004 a CYFLD_UDB_P_U_SC_CK_SEL__SIZE
00000004 a CYFLD_UDB_P_U_SC_CK_SEL__SIZE
00000004 a CYFLD_UDB_P_U_SC_EXT_RES__OFFSET
00000004 a CYFLD_UDB_P_U_SC_EXT_RES__OFFSET
00000001 a CYFLD_UDB_P_U_SC_EXT_RES__SIZE
00000001 a CYFLD_UDB_P_U_SC_EXT_RES__SIZE
00000002 a CYFLD_UDB_P_U_SC_INT_MD__OFFSET
00000002 a CYFLD_UDB_P_U_SC_INT_MD__OFFSET
00000001 a CYFLD_UDB_P_U_SC_INT_MD__SIZE
00000001 a CYFLD_UDB_P_U_SC_INT_MD__SIZE
00000000 a CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET
00000000 a CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET
00000002 a CYFLD_UDB_P_U_SC_OUT_CTL__SIZE
00000002 a CYFLD_UDB_P_U_SC_OUT_CTL__SIZE
00000007 a CYFLD_UDB_P_U_SC_RES_POL__OFFSET
00000007 a CYFLD_UDB_P_U_SC_RES_POL__OFFSET
00000001 a CYFLD_UDB_P_U_SC_RES_POL__SIZE
00000001 a CYFLD_UDB_P_U_SC_RES_POL__SIZE
00000003 a CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET
00000003 a CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET
00000001 a CYFLD_UDB_P_U_SC_SYNC_MD__SIZE
00000001 a CYFLD_UDB_P_U_SC_SYNC_MD__SIZE
00000008 a CYFLD_UDB_P_U_SHIFT__OFFSET
00000008 a CYFLD_UDB_P_U_SHIFT__OFFSET
00000002 a CYFLD_UDB_P_U_SHIFT__SIZE
00000002 a CYFLD_UDB_P_U_SHIFT__SIZE
00000006 a CYFLD_UDB_P_U_SHIFT_SEL__OFFSET
00000006 a CYFLD_UDB_P_U_SHIFT_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_SHIFT_SEL__SIZE
00000001 a CYFLD_UDB_P_U_SHIFT_SEL__SIZE
00000000 a CYFLD_UDB_P_U_SI_MUX__OFFSET
00000000 a CYFLD_UDB_P_U_SI_MUX__OFFSET
00000003 a CYFLD_UDB_P_U_SI_MUX__SIZE
00000003 a CYFLD_UDB_P_U_SI_MUX__SIZE
00000001 a CYFLD_UDB_P_U_SI_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_SI_SEL__OFFSET
00000001 a CYFLD_UDB_P_U_SI_SEL__SIZE
00000001 a CYFLD_UDB_P_U_SI_SEL__SIZE
00000000 a CYFLD_UDB_P_U_SI_SELA__OFFSET
00000000 a CYFLD_UDB_P_U_SI_SELA__OFFSET
00000002 a CYFLD_UDB_P_U_SI_SELA__SIZE
00000002 a CYFLD_UDB_P_U_SI_SELA__SIZE
00000002 a CYFLD_UDB_P_U_SI_SELB__OFFSET
00000002 a CYFLD_UDB_P_U_SI_SELB__OFFSET
00000002 a CYFLD_UDB_P_U_SI_SELB__SIZE
00000002 a CYFLD_UDB_P_U_SI_SELB__SIZE
0000000c a CYFLD_UDB_P_U_SRC_A__OFFSET
0000000c a CYFLD_UDB_P_U_SRC_A__OFFSET
00000001 a CYFLD_UDB_P_U_SRC_A__SIZE
00000001 a CYFLD_UDB_P_U_SRC_A__SIZE
0000000a a CYFLD_UDB_P_U_SRC_B__OFFSET
0000000a a CYFLD_UDB_P_U_SRC_B__OFFSET
00000002 a CYFLD_UDB_P_U_SRC_B__SIZE
00000002 a CYFLD_UDB_P_U_SRC_B__SIZE
00000000 a CYFLD_UDB_P_U_STAT_MD__OFFSET
00000000 a CYFLD_UDB_P_U_STAT_MD__OFFSET
00000008 a CYFLD_UDB_P_U_STAT_MD__SIZE
00000008 a CYFLD_UDB_P_U_STAT_MD__SIZE
00000000 a CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET
00000000 a CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET
00000001 a CYFLD_UDB_P_U_WRK16_CONCAT__SIZE
00000001 a CYFLD_UDB_P_U_WRK16_CONCAT__SIZE
00000004 a CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET
00000004 a CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET
00000001 a CYFLD_UDB_PA_CLKIN_EN_INV__SIZE
00000001 a CYFLD_UDB_PA_CLKIN_EN_INV__SIZE
00000002 a CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET
00000002 a CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET
00000002 a CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE
00000002 a CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE
00000000 a CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET
00000000 a CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET
00000002 a CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE
00000002 a CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE
00000005 a CYFLD_UDB_PA_CLKIN_INV__OFFSET
00000005 a CYFLD_UDB_PA_CLKIN_INV__OFFSET
00000001 a CYFLD_UDB_PA_CLKIN_INV__SIZE
00000001 a CYFLD_UDB_PA_CLKIN_INV__SIZE
00000000 a CYFLD_UDB_PA_CLKIN_SEL__OFFSET
00000000 a CYFLD_UDB_PA_CLKIN_SEL__OFFSET
00000004 a CYFLD_UDB_PA_CLKIN_SEL__SIZE
00000004 a CYFLD_UDB_PA_CLKIN_SEL__SIZE
00000004 a CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET
00000004 a CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET
00000001 a CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE
00000001 a CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE
00000002 a CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET
00000002 a CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET
00000002 a CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE
00000002 a CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE
00000000 a CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET
00000000 a CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET
00000002 a CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE
00000002 a CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE
00000005 a CYFLD_UDB_PA_CLKOUT_INV__OFFSET
00000005 a CYFLD_UDB_PA_CLKOUT_INV__OFFSET
00000001 a CYFLD_UDB_PA_CLKOUT_INV__SIZE
00000001 a CYFLD_UDB_PA_CLKOUT_INV__SIZE
00000004 a CYFLD_UDB_PA_CLKOUT_SEL__OFFSET
00000004 a CYFLD_UDB_PA_CLKOUT_SEL__OFFSET
00000004 a CYFLD_UDB_PA_CLKOUT_SEL__SIZE
00000004 a CYFLD_UDB_PA_CLKOUT_SEL__SIZE
00000000 a CYFLD_UDB_PA_DATA_SEL0__OFFSET
00000000 a CYFLD_UDB_PA_DATA_SEL0__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL0__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL0__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL1__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL1__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL1__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL1__SIZE
00000004 a CYFLD_UDB_PA_DATA_SEL2__OFFSET
00000004 a CYFLD_UDB_PA_DATA_SEL2__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL2__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL2__SIZE
00000006 a CYFLD_UDB_PA_DATA_SEL3__OFFSET
00000006 a CYFLD_UDB_PA_DATA_SEL3__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL3__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL3__SIZE
00000000 a CYFLD_UDB_PA_DATA_SEL4__OFFSET
00000000 a CYFLD_UDB_PA_DATA_SEL4__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL4__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL4__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL5__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL5__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL5__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL5__SIZE
00000004 a CYFLD_UDB_PA_DATA_SEL6__OFFSET
00000004 a CYFLD_UDB_PA_DATA_SEL6__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL6__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL6__SIZE
00000006 a CYFLD_UDB_PA_DATA_SEL7__OFFSET
00000006 a CYFLD_UDB_PA_DATA_SEL7__OFFSET
00000002 a CYFLD_UDB_PA_DATA_SEL7__SIZE
00000002 a CYFLD_UDB_PA_DATA_SEL7__SIZE
00000000 a CYFLD_UDB_PA_IN_SYNC0__OFFSET
00000000 a CYFLD_UDB_PA_IN_SYNC0__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC0__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC0__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC1__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC1__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC1__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC1__SIZE
00000004 a CYFLD_UDB_PA_IN_SYNC2__OFFSET
00000004 a CYFLD_UDB_PA_IN_SYNC2__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC2__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC2__SIZE
00000006 a CYFLD_UDB_PA_IN_SYNC3__OFFSET
00000006 a CYFLD_UDB_PA_IN_SYNC3__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC3__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC3__SIZE
00000000 a CYFLD_UDB_PA_IN_SYNC4__OFFSET
00000000 a CYFLD_UDB_PA_IN_SYNC4__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC4__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC4__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC5__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC5__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC5__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC5__SIZE
00000004 a CYFLD_UDB_PA_IN_SYNC6__OFFSET
00000004 a CYFLD_UDB_PA_IN_SYNC6__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC6__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC6__SIZE
00000006 a CYFLD_UDB_PA_IN_SYNC7__OFFSET
00000006 a CYFLD_UDB_PA_IN_SYNC7__OFFSET
00000002 a CYFLD_UDB_PA_IN_SYNC7__SIZE
00000002 a CYFLD_UDB_PA_IN_SYNC7__SIZE
00000006 a CYFLD_UDB_PA_NC__OFFSET
00000006 a CYFLD_UDB_PA_NC__OFFSET
00000002 a CYFLD_UDB_PA_NC__SIZE
00000002 a CYFLD_UDB_PA_NC__SIZE
00000003 a CYFLD_UDB_PA_NC0__OFFSET
00000003 a CYFLD_UDB_PA_NC0__OFFSET
00000001 a CYFLD_UDB_PA_NC0__SIZE
00000001 a CYFLD_UDB_PA_NC0__SIZE
00000007 a CYFLD_UDB_PA_NC7__OFFSET
00000007 a CYFLD_UDB_PA_NC7__OFFSET
00000001 a CYFLD_UDB_PA_NC7__SIZE
00000001 a CYFLD_UDB_PA_NC7__SIZE
00000003 a CYFLD_UDB_PA_NC7654__OFFSET
00000003 a CYFLD_UDB_PA_NC7654__OFFSET
00000005 a CYFLD_UDB_PA_NC7654__SIZE
00000005 a CYFLD_UDB_PA_NC7654__SIZE
00000000 a CYFLD_UDB_PA_OE_SEL0__OFFSET
00000000 a CYFLD_UDB_PA_OE_SEL0__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL0__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL0__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL1__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL1__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL1__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL1__SIZE
00000004 a CYFLD_UDB_PA_OE_SEL2__OFFSET
00000004 a CYFLD_UDB_PA_OE_SEL2__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL2__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL2__SIZE
00000006 a CYFLD_UDB_PA_OE_SEL3__OFFSET
00000006 a CYFLD_UDB_PA_OE_SEL3__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL3__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL3__SIZE
00000000 a CYFLD_UDB_PA_OE_SEL4__OFFSET
00000000 a CYFLD_UDB_PA_OE_SEL4__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL4__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL4__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL5__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL5__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL5__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL5__SIZE
00000004 a CYFLD_UDB_PA_OE_SEL6__OFFSET
00000004 a CYFLD_UDB_PA_OE_SEL6__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL6__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL6__SIZE
00000006 a CYFLD_UDB_PA_OE_SEL7__OFFSET
00000006 a CYFLD_UDB_PA_OE_SEL7__OFFSET
00000002 a CYFLD_UDB_PA_OE_SEL7__SIZE
00000002 a CYFLD_UDB_PA_OE_SEL7__SIZE
00000000 a CYFLD_UDB_PA_OE_SYNC0__OFFSET
00000000 a CYFLD_UDB_PA_OE_SYNC0__OFFSET
00000002 a CYFLD_UDB_PA_OE_SYNC0__SIZE
00000002 a CYFLD_UDB_PA_OE_SYNC0__SIZE
00000002 a CYFLD_UDB_PA_OE_SYNC1__OFFSET
00000002 a CYFLD_UDB_PA_OE_SYNC1__OFFSET
00000002 a CYFLD_UDB_PA_OE_SYNC1__SIZE
00000002 a CYFLD_UDB_PA_OE_SYNC1__SIZE
00000004 a CYFLD_UDB_PA_OE_SYNC2__OFFSET
00000004 a CYFLD_UDB_PA_OE_SYNC2__OFFSET
00000002 a CYFLD_UDB_PA_OE_SYNC2__SIZE
00000002 a CYFLD_UDB_PA_OE_SYNC2__SIZE
00000006 a CYFLD_UDB_PA_OE_SYNC3__OFFSET
00000006 a CYFLD_UDB_PA_OE_SYNC3__OFFSET
00000002 a CYFLD_UDB_PA_OE_SYNC3__SIZE
00000002 a CYFLD_UDB_PA_OE_SYNC3__SIZE
00000000 a CYFLD_UDB_PA_OUT_SYNC0__OFFSET
00000000 a CYFLD_UDB_PA_OUT_SYNC0__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC0__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC0__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC1__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC1__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC1__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC1__SIZE
00000004 a CYFLD_UDB_PA_OUT_SYNC2__OFFSET
00000004 a CYFLD_UDB_PA_OUT_SYNC2__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC2__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC2__SIZE
00000006 a CYFLD_UDB_PA_OUT_SYNC3__OFFSET
00000006 a CYFLD_UDB_PA_OUT_SYNC3__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC3__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC3__SIZE
00000000 a CYFLD_UDB_PA_OUT_SYNC4__OFFSET
00000000 a CYFLD_UDB_PA_OUT_SYNC4__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC4__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC4__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC5__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC5__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC5__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC5__SIZE
00000004 a CYFLD_UDB_PA_OUT_SYNC6__OFFSET
00000004 a CYFLD_UDB_PA_OUT_SYNC6__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC6__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC6__SIZE
00000006 a CYFLD_UDB_PA_OUT_SYNC7__OFFSET
00000006 a CYFLD_UDB_PA_OUT_SYNC7__OFFSET
00000002 a CYFLD_UDB_PA_OUT_SYNC7__SIZE
00000002 a CYFLD_UDB_PA_OUT_SYNC7__SIZE
00000000 a CYFLD_UDB_PA_PIN_SEL__OFFSET
00000000 a CYFLD_UDB_PA_PIN_SEL__OFFSET
00000001 a CYFLD_UDB_PA_PIN_SEL__SIZE
00000001 a CYFLD_UDB_PA_PIN_SEL__SIZE
00000000 a CYFLD_UDB_PA_RES_IN_EN__OFFSET
00000000 a CYFLD_UDB_PA_RES_IN_EN__OFFSET
00000001 a CYFLD_UDB_PA_RES_IN_EN__SIZE
00000001 a CYFLD_UDB_PA_RES_IN_EN__SIZE
00000002 a CYFLD_UDB_PA_RES_IN_INV__OFFSET
00000002 a CYFLD_UDB_PA_RES_IN_INV__OFFSET
00000001 a CYFLD_UDB_PA_RES_IN_INV__SIZE
00000001 a CYFLD_UDB_PA_RES_IN_INV__SIZE
00000000 a CYFLD_UDB_PA_RES_IN_SEL__OFFSET
00000000 a CYFLD_UDB_PA_RES_IN_SEL__OFFSET
00000002 a CYFLD_UDB_PA_RES_IN_SEL__SIZE
00000002 a CYFLD_UDB_PA_RES_IN_SEL__SIZE
00000002 a CYFLD_UDB_PA_RES_OE_EN__OFFSET
00000002 a CYFLD_UDB_PA_RES_OE_EN__OFFSET
00000001 a CYFLD_UDB_PA_RES_OE_EN__SIZE
00000001 a CYFLD_UDB_PA_RES_OE_EN__SIZE
00000001 a CYFLD_UDB_PA_RES_OUT_EN__OFFSET
00000001 a CYFLD_UDB_PA_RES_OUT_EN__OFFSET
00000001 a CYFLD_UDB_PA_RES_OUT_EN__SIZE
00000001 a CYFLD_UDB_PA_RES_OUT_EN__SIZE
00000006 a CYFLD_UDB_PA_RES_OUT_INV__OFFSET
00000006 a CYFLD_UDB_PA_RES_OUT_INV__OFFSET
00000001 a CYFLD_UDB_PA_RES_OUT_INV__SIZE
00000001 a CYFLD_UDB_PA_RES_OUT_INV__SIZE
00000004 a CYFLD_UDB_PA_RES_OUT_SEL__OFFSET
00000004 a CYFLD_UDB_PA_RES_OUT_SEL__OFFSET
00000002 a CYFLD_UDB_PA_RES_OUT_SEL__SIZE
00000002 a CYFLD_UDB_PA_RES_OUT_SEL__SIZE
00000002 a CYFLD_UDB_UDBIF_BANK_EN__OFFSET
00000002 a CYFLD_UDB_UDBIF_BANK_EN__OFFSET
00000001 a CYFLD_UDB_UDBIF_BANK_EN__SIZE
00000001 a CYFLD_UDB_UDBIF_BANK_EN__SIZE
00000000 a CYFLD_UDB_UDBIF_DIS_COR__OFFSET
00000000 a CYFLD_UDB_UDBIF_DIS_COR__OFFSET
00000001 a CYFLD_UDB_UDBIF_DIS_COR__SIZE
00000001 a CYFLD_UDB_UDBIF_DIS_COR__SIZE
00000000 a CYFLD_UDB_UDBIF_EN_HFCLK__OFFSET
00000000 a CYFLD_UDB_UDBIF_EN_HFCLK__OFFSET
00000001 a CYFLD_UDB_UDBIF_EN_HFCLK__SIZE
00000001 a CYFLD_UDB_UDBIF_EN_HFCLK__SIZE
00000007 a CYFLD_UDB_UDBIF_GLBL_WR__OFFSET
00000007 a CYFLD_UDB_UDBIF_GLBL_WR__OFFSET
00000001 a CYFLD_UDB_UDBIF_GLBL_WR__SIZE
00000001 a CYFLD_UDB_UDBIF_GLBL_WR__SIZE
00000003 a CYFLD_UDB_UDBIF_LOCK__OFFSET
00000003 a CYFLD_UDB_UDBIF_LOCK__OFFSET
00000001 a CYFLD_UDB_UDBIF_LOCK__SIZE
00000001 a CYFLD_UDB_UDBIF_LOCK__SIZE
00000004 a CYFLD_UDB_UDBIF_PIPE__OFFSET
00000004 a CYFLD_UDB_UDBIF_PIPE__OFFSET
00000001 a CYFLD_UDB_UDBIF_PIPE__SIZE
00000001 a CYFLD_UDB_UDBIF_PIPE__SIZE
00000000 a CYFLD_UDB_UDBIF_RD_CFG_WAIT__OFFSET
00000000 a CYFLD_UDB_UDBIF_RD_CFG_WAIT__OFFSET
00000002 a CYFLD_UDB_UDBIF_RD_CFG_WAIT__SIZE
00000002 a CYFLD_UDB_UDBIF_RD_CFG_WAIT__SIZE
00000004 a CYFLD_UDB_UDBIF_RD_WRK_WAIT__OFFSET
00000004 a CYFLD_UDB_UDBIF_RD_WRK_WAIT__OFFSET
00000002 a CYFLD_UDB_UDBIF_RD_WRK_WAIT__SIZE
00000002 a CYFLD_UDB_UDBIF_RD_WRK_WAIT__SIZE
00000001 a CYFLD_UDB_UDBIF_ROUTE_EN__OFFSET
00000001 a CYFLD_UDB_UDBIF_ROUTE_EN__OFFSET
00000001 a CYFLD_UDB_UDBIF_ROUTE_EN__SIZE
00000001 a CYFLD_UDB_UDBIF_ROUTE_EN__SIZE
00000002 a CYFLD_UDB_UDBIF_WR_CFG_WAIT__OFFSET
00000002 a CYFLD_UDB_UDBIF_WR_CFG_WAIT__OFFSET
00000002 a CYFLD_UDB_UDBIF_WR_CFG_WAIT__SIZE
00000002 a CYFLD_UDB_UDBIF_WR_CFG_WAIT__SIZE
00000006 a CYFLD_UDB_UDBIF_WR_WRK_WAIT__OFFSET
00000006 a CYFLD_UDB_UDBIF_WR_WRK_WAIT__OFFSET
00000002 a CYFLD_UDB_UDBIF_WR_WRK_WAIT__SIZE
00000002 a CYFLD_UDB_UDBIF_WR_WRK_WAIT__SIZE
00000000 a CYFLD_UDB_W16_A0_LS__OFFSET
00000000 a CYFLD_UDB_W16_A0_LS__OFFSET
00000008 a CYFLD_UDB_W16_A0_LS__SIZE
00000008 a CYFLD_UDB_W16_A0_LS__SIZE
00000008 a CYFLD_UDB_W16_A0_MS__OFFSET
00000008 a CYFLD_UDB_W16_A0_MS__OFFSET
00000008 a CYFLD_UDB_W16_A0_MS__SIZE
00000008 a CYFLD_UDB_W16_A0_MS__SIZE
00000000 a CYFLD_UDB_W16_A1_LS__OFFSET
00000000 a CYFLD_UDB_W16_A1_LS__OFFSET
00000008 a CYFLD_UDB_W16_A1_LS__SIZE
00000008 a CYFLD_UDB_W16_A1_LS__SIZE
00000008 a CYFLD_UDB_W16_A1_MS__OFFSET
00000008 a CYFLD_UDB_W16_A1_MS__OFFSET
00000008 a CYFLD_UDB_W16_A1_MS__SIZE
00000008 a CYFLD_UDB_W16_A1_MS__SIZE
00000005 a CYFLD_UDB_W16_CNT_START_LS__OFFSET
00000005 a CYFLD_UDB_W16_CNT_START_LS__OFFSET
00000001 a CYFLD_UDB_W16_CNT_START_LS__SIZE
00000001 a CYFLD_UDB_W16_CNT_START_LS__SIZE
0000000d a CYFLD_UDB_W16_CNT_START_MS__OFFSET
0000000d a CYFLD_UDB_W16_CNT_START_MS__OFFSET
00000001 a CYFLD_UDB_W16_CNT_START_MS__SIZE
00000001 a CYFLD_UDB_W16_CNT_START_MS__SIZE
00000000 a CYFLD_UDB_W16_CTL_LS__OFFSET
00000000 a CYFLD_UDB_W16_CTL_LS__OFFSET
00000008 a CYFLD_UDB_W16_CTL_LS__SIZE
00000008 a CYFLD_UDB_W16_CTL_LS__SIZE
00000008 a CYFLD_UDB_W16_CTL_MS__OFFSET
00000008 a CYFLD_UDB_W16_CTL_MS__OFFSET
00000008 a CYFLD_UDB_W16_CTL_MS__SIZE
00000008 a CYFLD_UDB_W16_CTL_MS__SIZE
00000000 a CYFLD_UDB_W16_D0_LS__OFFSET
00000000 a CYFLD_UDB_W16_D0_LS__OFFSET
00000008 a CYFLD_UDB_W16_D0_LS__SIZE
00000008 a CYFLD_UDB_W16_D0_LS__SIZE
00000008 a CYFLD_UDB_W16_D0_MS__OFFSET
00000008 a CYFLD_UDB_W16_D0_MS__OFFSET
00000008 a CYFLD_UDB_W16_D0_MS__SIZE
00000008 a CYFLD_UDB_W16_D0_MS__SIZE
00000000 a CYFLD_UDB_W16_D1_LS__OFFSET
00000000 a CYFLD_UDB_W16_D1_LS__OFFSET
00000008 a CYFLD_UDB_W16_D1_LS__SIZE
00000008 a CYFLD_UDB_W16_D1_LS__SIZE
00000008 a CYFLD_UDB_W16_D1_MS__OFFSET
00000008 a CYFLD_UDB_W16_D1_MS__OFFSET
00000008 a CYFLD_UDB_W16_D1_MS__SIZE
00000008 a CYFLD_UDB_W16_D1_MS__SIZE
00000000 a CYFLD_UDB_W16_F0_LS__OFFSET
00000000 a CYFLD_UDB_W16_F0_LS__OFFSET
00000008 a CYFLD_UDB_W16_F0_LS__SIZE
00000008 a CYFLD_UDB_W16_F0_LS__SIZE
00000008 a CYFLD_UDB_W16_F0_MS__OFFSET
00000008 a CYFLD_UDB_W16_F0_MS__OFFSET
00000008 a CYFLD_UDB_W16_F0_MS__SIZE
00000008 a CYFLD_UDB_W16_F0_MS__SIZE
00000000 a CYFLD_UDB_W16_F1_LS__OFFSET
00000000 a CYFLD_UDB_W16_F1_LS__OFFSET
00000008 a CYFLD_UDB_W16_F1_LS__SIZE
00000008 a CYFLD_UDB_W16_F1_LS__SIZE
00000008 a CYFLD_UDB_W16_F1_MS__OFFSET
00000008 a CYFLD_UDB_W16_F1_MS__OFFSET
00000008 a CYFLD_UDB_W16_F1_MS__SIZE
00000008 a CYFLD_UDB_W16_F1_MS__SIZE
00000000 a CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET
00000000 a CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE
00000001 a CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE
00000008 a CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET
00000008 a CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE
00000001 a CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE
00000002 a CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET
00000002 a CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE
00000001 a CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE
0000000a a CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET
0000000a a CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE
00000001 a CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE
00000001 a CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE
00000001 a CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE
00000009 a CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET
00000009 a CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE
00000001 a CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE
00000003 a CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET
00000003 a CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE
00000001 a CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE
0000000b a CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET
0000000b a CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET
00000001 a CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE
00000001 a CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE
00000004 a CYFLD_UDB_W16_INT_EN_LS__OFFSET
00000004 a CYFLD_UDB_W16_INT_EN_LS__OFFSET
00000001 a CYFLD_UDB_W16_INT_EN_LS__SIZE
00000001 a CYFLD_UDB_W16_INT_EN_LS__SIZE
0000000c a CYFLD_UDB_W16_INT_EN_MS__OFFSET
0000000c a CYFLD_UDB_W16_INT_EN_MS__OFFSET
00000001 a CYFLD_UDB_W16_INT_EN_MS__SIZE
00000001 a CYFLD_UDB_W16_INT_EN_MS__SIZE
00000000 a CYFLD_UDB_W16_MSK_LS__OFFSET
00000000 a CYFLD_UDB_W16_MSK_LS__OFFSET
00000007 a CYFLD_UDB_W16_MSK_LS__SIZE
00000007 a CYFLD_UDB_W16_MSK_LS__SIZE
00000008 a CYFLD_UDB_W16_MSK_MS__OFFSET
00000008 a CYFLD_UDB_W16_MSK_MS__OFFSET
00000007 a CYFLD_UDB_W16_MSK_MS__SIZE
00000007 a CYFLD_UDB_W16_MSK_MS__SIZE
00000000 a CYFLD_UDB_W16_PLD0_MC_LS__OFFSET
00000000 a CYFLD_UDB_W16_PLD0_MC_LS__OFFSET
00000004 a CYFLD_UDB_W16_PLD0_MC_LS__SIZE
00000004 a CYFLD_UDB_W16_PLD0_MC_LS__SIZE
00000008 a CYFLD_UDB_W16_PLD0_MC_MS__OFFSET
00000008 a CYFLD_UDB_W16_PLD0_MC_MS__OFFSET
00000004 a CYFLD_UDB_W16_PLD0_MC_MS__SIZE
00000004 a CYFLD_UDB_W16_PLD0_MC_MS__SIZE
00000004 a CYFLD_UDB_W16_PLD1_MC_LS__OFFSET
00000004 a CYFLD_UDB_W16_PLD1_MC_LS__OFFSET
00000004 a CYFLD_UDB_W16_PLD1_MC_LS__SIZE
00000004 a CYFLD_UDB_W16_PLD1_MC_LS__SIZE
0000000c a CYFLD_UDB_W16_PLD1_MC_MS__OFFSET
0000000c a CYFLD_UDB_W16_PLD1_MC_MS__OFFSET
00000004 a CYFLD_UDB_W16_PLD1_MC_MS__SIZE
00000004 a CYFLD_UDB_W16_PLD1_MC_MS__SIZE
00000000 a CYFLD_UDB_W16_ST_LS__OFFSET
00000000 a CYFLD_UDB_W16_ST_LS__OFFSET
00000008 a CYFLD_UDB_W16_ST_LS__SIZE
00000008 a CYFLD_UDB_W16_ST_LS__SIZE
00000008 a CYFLD_UDB_W16_ST_MS__OFFSET
00000008 a CYFLD_UDB_W16_ST_MS__OFFSET
00000008 a CYFLD_UDB_W16_ST_MS__SIZE
00000008 a CYFLD_UDB_W16_ST_MS__SIZE
00000000 a CYFLD_UDB_W32_A0_0__OFFSET
00000000 a CYFLD_UDB_W32_A0_0__OFFSET
00000008 a CYFLD_UDB_W32_A0_0__SIZE
00000008 a CYFLD_UDB_W32_A0_0__SIZE
00000008 a CYFLD_UDB_W32_A0_1__OFFSET
00000008 a CYFLD_UDB_W32_A0_1__OFFSET
00000008 a CYFLD_UDB_W32_A0_1__SIZE
00000008 a CYFLD_UDB_W32_A0_1__SIZE
00000010 a CYFLD_UDB_W32_A0_2__OFFSET
00000010 a CYFLD_UDB_W32_A0_2__OFFSET
00000008 a CYFLD_UDB_W32_A0_2__SIZE
00000008 a CYFLD_UDB_W32_A0_2__SIZE
00000018 a CYFLD_UDB_W32_A0_3__OFFSET
00000018 a CYFLD_UDB_W32_A0_3__OFFSET
00000008 a CYFLD_UDB_W32_A0_3__SIZE
00000008 a CYFLD_UDB_W32_A0_3__SIZE
00000000 a CYFLD_UDB_W32_A1_0__OFFSET
00000000 a CYFLD_UDB_W32_A1_0__OFFSET
00000008 a CYFLD_UDB_W32_A1_0__SIZE
00000008 a CYFLD_UDB_W32_A1_0__SIZE
00000008 a CYFLD_UDB_W32_A1_1__OFFSET
00000008 a CYFLD_UDB_W32_A1_1__OFFSET
00000008 a CYFLD_UDB_W32_A1_1__SIZE
00000008 a CYFLD_UDB_W32_A1_1__SIZE
00000010 a CYFLD_UDB_W32_A1_2__OFFSET
00000010 a CYFLD_UDB_W32_A1_2__OFFSET
00000008 a CYFLD_UDB_W32_A1_2__SIZE
00000008 a CYFLD_UDB_W32_A1_2__SIZE
00000018 a CYFLD_UDB_W32_A1_3__OFFSET
00000018 a CYFLD_UDB_W32_A1_3__OFFSET
00000008 a CYFLD_UDB_W32_A1_3__SIZE
00000008 a CYFLD_UDB_W32_A1_3__SIZE
00000005 a CYFLD_UDB_W32_CNT_START_0__OFFSET
00000005 a CYFLD_UDB_W32_CNT_START_0__OFFSET
00000001 a CYFLD_UDB_W32_CNT_START_0__SIZE
00000001 a CYFLD_UDB_W32_CNT_START_0__SIZE
0000000d a CYFLD_UDB_W32_CNT_START_1__OFFSET
0000000d a CYFLD_UDB_W32_CNT_START_1__OFFSET
00000001 a CYFLD_UDB_W32_CNT_START_1__SIZE
00000001 a CYFLD_UDB_W32_CNT_START_1__SIZE
00000015 a CYFLD_UDB_W32_CNT_START_2__OFFSET
00000015 a CYFLD_UDB_W32_CNT_START_2__OFFSET
00000001 a CYFLD_UDB_W32_CNT_START_2__SIZE
00000001 a CYFLD_UDB_W32_CNT_START_2__SIZE
0000001d a CYFLD_UDB_W32_CNT_START_3__OFFSET
0000001d a CYFLD_UDB_W32_CNT_START_3__OFFSET
00000001 a CYFLD_UDB_W32_CNT_START_3__SIZE
00000001 a CYFLD_UDB_W32_CNT_START_3__SIZE
00000000 a CYFLD_UDB_W32_CTL_0__OFFSET
00000000 a CYFLD_UDB_W32_CTL_0__OFFSET
00000008 a CYFLD_UDB_W32_CTL_0__SIZE
00000008 a CYFLD_UDB_W32_CTL_0__SIZE
00000008 a CYFLD_UDB_W32_CTL_1__OFFSET
00000008 a CYFLD_UDB_W32_CTL_1__OFFSET
00000008 a CYFLD_UDB_W32_CTL_1__SIZE
00000008 a CYFLD_UDB_W32_CTL_1__SIZE
00000010 a CYFLD_UDB_W32_CTL_2__OFFSET
00000010 a CYFLD_UDB_W32_CTL_2__OFFSET
00000008 a CYFLD_UDB_W32_CTL_2__SIZE
00000008 a CYFLD_UDB_W32_CTL_2__SIZE
00000018 a CYFLD_UDB_W32_CTL_3__OFFSET
00000018 a CYFLD_UDB_W32_CTL_3__OFFSET
00000008 a CYFLD_UDB_W32_CTL_3__SIZE
00000008 a CYFLD_UDB_W32_CTL_3__SIZE
00000000 a CYFLD_UDB_W32_D0_0__OFFSET
00000000 a CYFLD_UDB_W32_D0_0__OFFSET
00000008 a CYFLD_UDB_W32_D0_0__SIZE
00000008 a CYFLD_UDB_W32_D0_0__SIZE
00000008 a CYFLD_UDB_W32_D0_1__OFFSET
00000008 a CYFLD_UDB_W32_D0_1__OFFSET
00000008 a CYFLD_UDB_W32_D0_1__SIZE
00000008 a CYFLD_UDB_W32_D0_1__SIZE
00000010 a CYFLD_UDB_W32_D0_2__OFFSET
00000010 a CYFLD_UDB_W32_D0_2__OFFSET
00000008 a CYFLD_UDB_W32_D0_2__SIZE
00000008 a CYFLD_UDB_W32_D0_2__SIZE
00000018 a CYFLD_UDB_W32_D0_3__OFFSET
00000018 a CYFLD_UDB_W32_D0_3__OFFSET
00000008 a CYFLD_UDB_W32_D0_3__SIZE
00000008 a CYFLD_UDB_W32_D0_3__SIZE
00000000 a CYFLD_UDB_W32_D1_0__OFFSET
00000000 a CYFLD_UDB_W32_D1_0__OFFSET
00000008 a CYFLD_UDB_W32_D1_0__SIZE
00000008 a CYFLD_UDB_W32_D1_0__SIZE
00000008 a CYFLD_UDB_W32_D1_1__OFFSET
00000008 a CYFLD_UDB_W32_D1_1__OFFSET
00000008 a CYFLD_UDB_W32_D1_1__SIZE
00000008 a CYFLD_UDB_W32_D1_1__SIZE
00000010 a CYFLD_UDB_W32_D1_2__OFFSET
00000010 a CYFLD_UDB_W32_D1_2__OFFSET
00000008 a CYFLD_UDB_W32_D1_2__SIZE
00000008 a CYFLD_UDB_W32_D1_2__SIZE
00000018 a CYFLD_UDB_W32_D1_3__OFFSET
00000018 a CYFLD_UDB_W32_D1_3__OFFSET
00000008 a CYFLD_UDB_W32_D1_3__SIZE
00000008 a CYFLD_UDB_W32_D1_3__SIZE
00000000 a CYFLD_UDB_W32_F0_0__OFFSET
00000000 a CYFLD_UDB_W32_F0_0__OFFSET
00000008 a CYFLD_UDB_W32_F0_0__SIZE
00000008 a CYFLD_UDB_W32_F0_0__SIZE
00000008 a CYFLD_UDB_W32_F0_1__OFFSET
00000008 a CYFLD_UDB_W32_F0_1__OFFSET
00000008 a CYFLD_UDB_W32_F0_1__SIZE
00000008 a CYFLD_UDB_W32_F0_1__SIZE
00000010 a CYFLD_UDB_W32_F0_2__OFFSET
00000010 a CYFLD_UDB_W32_F0_2__OFFSET
00000008 a CYFLD_UDB_W32_F0_2__SIZE
00000008 a CYFLD_UDB_W32_F0_2__SIZE
00000018 a CYFLD_UDB_W32_F0_3__OFFSET
00000018 a CYFLD_UDB_W32_F0_3__OFFSET
00000008 a CYFLD_UDB_W32_F0_3__SIZE
00000008 a CYFLD_UDB_W32_F0_3__SIZE
00000000 a CYFLD_UDB_W32_F1_0__OFFSET
00000000 a CYFLD_UDB_W32_F1_0__OFFSET
00000008 a CYFLD_UDB_W32_F1_0__SIZE
00000008 a CYFLD_UDB_W32_F1_0__SIZE
00000008 a CYFLD_UDB_W32_F1_1__OFFSET
00000008 a CYFLD_UDB_W32_F1_1__OFFSET
00000008 a CYFLD_UDB_W32_F1_1__SIZE
00000008 a CYFLD_UDB_W32_F1_1__SIZE
00000010 a CYFLD_UDB_W32_F1_2__OFFSET
00000010 a CYFLD_UDB_W32_F1_2__OFFSET
00000008 a CYFLD_UDB_W32_F1_2__SIZE
00000008 a CYFLD_UDB_W32_F1_2__SIZE
00000018 a CYFLD_UDB_W32_F1_3__OFFSET
00000018 a CYFLD_UDB_W32_F1_3__OFFSET
00000008 a CYFLD_UDB_W32_F1_3__SIZE
00000008 a CYFLD_UDB_W32_F1_3__SIZE
00000000 a CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET
00000000 a CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_CLR_0__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_CLR_0__SIZE
00000008 a CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET
00000008 a CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_CLR_1__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_CLR_1__SIZE
00000010 a CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET
00000010 a CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_CLR_2__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_CLR_2__SIZE
00000018 a CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET
00000018 a CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_CLR_3__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_CLR_3__SIZE
00000002 a CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET
00000002 a CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_LVL_0__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_LVL_0__SIZE
0000000a a CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET
0000000a a CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_LVL_1__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_LVL_1__SIZE
00000012 a CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET
00000012 a CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_LVL_2__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_LVL_2__SIZE
0000001a a CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET
0000001a a CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET
00000001 a CYFLD_UDB_W32_FIFO0_LVL_3__SIZE
00000001 a CYFLD_UDB_W32_FIFO0_LVL_3__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_CLR_0__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_CLR_0__SIZE
00000009 a CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET
00000009 a CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_CLR_1__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_CLR_1__SIZE
00000011 a CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET
00000011 a CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_CLR_2__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_CLR_2__SIZE
00000019 a CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET
00000019 a CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_CLR_3__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_CLR_3__SIZE
00000003 a CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET
00000003 a CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_LVL_0__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_LVL_0__SIZE
0000000b a CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET
0000000b a CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_LVL_1__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_LVL_1__SIZE
00000013 a CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET
00000013 a CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_LVL_2__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_LVL_2__SIZE
0000001b a CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET
0000001b a CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET
00000001 a CYFLD_UDB_W32_FIFO1_LVL_3__SIZE
00000001 a CYFLD_UDB_W32_FIFO1_LVL_3__SIZE
00000004 a CYFLD_UDB_W32_INT_EN_0__OFFSET
00000004 a CYFLD_UDB_W32_INT_EN_0__OFFSET
00000001 a CYFLD_UDB_W32_INT_EN_0__SIZE
00000001 a CYFLD_UDB_W32_INT_EN_0__SIZE
0000000c a CYFLD_UDB_W32_INT_EN_1__OFFSET
0000000c a CYFLD_UDB_W32_INT_EN_1__OFFSET
00000001 a CYFLD_UDB_W32_INT_EN_1__SIZE
00000001 a CYFLD_UDB_W32_INT_EN_1__SIZE
00000014 a CYFLD_UDB_W32_INT_EN_2__OFFSET
00000014 a CYFLD_UDB_W32_INT_EN_2__OFFSET
00000001 a CYFLD_UDB_W32_INT_EN_2__SIZE
00000001 a CYFLD_UDB_W32_INT_EN_2__SIZE
0000001c a CYFLD_UDB_W32_INT_EN_3__OFFSET
0000001c a CYFLD_UDB_W32_INT_EN_3__OFFSET
00000001 a CYFLD_UDB_W32_INT_EN_3__SIZE
00000001 a CYFLD_UDB_W32_INT_EN_3__SIZE
00000000 a CYFLD_UDB_W32_MSK_0__OFFSET
00000000 a CYFLD_UDB_W32_MSK_0__OFFSET
00000007 a CYFLD_UDB_W32_MSK_0__SIZE
00000007 a CYFLD_UDB_W32_MSK_0__SIZE
00000008 a CYFLD_UDB_W32_MSK_1__OFFSET
00000008 a CYFLD_UDB_W32_MSK_1__OFFSET
00000007 a CYFLD_UDB_W32_MSK_1__SIZE
00000007 a CYFLD_UDB_W32_MSK_1__SIZE
00000010 a CYFLD_UDB_W32_MSK_2__OFFSET
00000010 a CYFLD_UDB_W32_MSK_2__OFFSET
00000007 a CYFLD_UDB_W32_MSK_2__SIZE
00000007 a CYFLD_UDB_W32_MSK_2__SIZE
00000018 a CYFLD_UDB_W32_MSK_3__OFFSET
00000018 a CYFLD_UDB_W32_MSK_3__OFFSET
00000007 a CYFLD_UDB_W32_MSK_3__SIZE
00000007 a CYFLD_UDB_W32_MSK_3__SIZE
00000000 a CYFLD_UDB_W32_PLD0_MC_0__OFFSET
00000000 a CYFLD_UDB_W32_PLD0_MC_0__OFFSET
00000004 a CYFLD_UDB_W32_PLD0_MC_0__SIZE
00000004 a CYFLD_UDB_W32_PLD0_MC_0__SIZE
00000008 a CYFLD_UDB_W32_PLD0_MC_1__OFFSET
00000008 a CYFLD_UDB_W32_PLD0_MC_1__OFFSET
00000004 a CYFLD_UDB_W32_PLD0_MC_1__SIZE
00000004 a CYFLD_UDB_W32_PLD0_MC_1__SIZE
00000010 a CYFLD_UDB_W32_PLD0_MC_2__OFFSET
00000010 a CYFLD_UDB_W32_PLD0_MC_2__OFFSET
00000004 a CYFLD_UDB_W32_PLD0_MC_2__SIZE
00000004 a CYFLD_UDB_W32_PLD0_MC_2__SIZE
00000018 a CYFLD_UDB_W32_PLD0_MC_3__OFFSET
00000018 a CYFLD_UDB_W32_PLD0_MC_3__OFFSET
00000004 a CYFLD_UDB_W32_PLD0_MC_3__SIZE
00000004 a CYFLD_UDB_W32_PLD0_MC_3__SIZE
00000004 a CYFLD_UDB_W32_PLD1_MC_0__OFFSET
00000004 a CYFLD_UDB_W32_PLD1_MC_0__OFFSET
00000004 a CYFLD_UDB_W32_PLD1_MC_0__SIZE
00000004 a CYFLD_UDB_W32_PLD1_MC_0__SIZE
0000000c a CYFLD_UDB_W32_PLD1_MC_1__OFFSET
0000000c a CYFLD_UDB_W32_PLD1_MC_1__OFFSET
00000004 a CYFLD_UDB_W32_PLD1_MC_1__SIZE
00000004 a CYFLD_UDB_W32_PLD1_MC_1__SIZE
00000014 a CYFLD_UDB_W32_PLD1_MC_2__OFFSET
00000014 a CYFLD_UDB_W32_PLD1_MC_2__OFFSET
00000004 a CYFLD_UDB_W32_PLD1_MC_2__SIZE
00000004 a CYFLD_UDB_W32_PLD1_MC_2__SIZE
0000001c a CYFLD_UDB_W32_PLD1_MC_3__OFFSET
0000001c a CYFLD_UDB_W32_PLD1_MC_3__OFFSET
00000004 a CYFLD_UDB_W32_PLD1_MC_3__SIZE
00000004 a CYFLD_UDB_W32_PLD1_MC_3__SIZE
00000000 a CYFLD_UDB_W32_ST_0__OFFSET
00000000 a CYFLD_UDB_W32_ST_0__OFFSET
00000008 a CYFLD_UDB_W32_ST_0__SIZE
00000008 a CYFLD_UDB_W32_ST_0__SIZE
00000008 a CYFLD_UDB_W32_ST_1__OFFSET
00000008 a CYFLD_UDB_W32_ST_1__OFFSET
00000008 a CYFLD_UDB_W32_ST_1__SIZE
00000008 a CYFLD_UDB_W32_ST_1__SIZE
00000010 a CYFLD_UDB_W32_ST_2__OFFSET
00000010 a CYFLD_UDB_W32_ST_2__OFFSET
00000008 a CYFLD_UDB_W32_ST_2__SIZE
00000008 a CYFLD_UDB_W32_ST_2__SIZE
00000018 a CYFLD_UDB_W32_ST_3__OFFSET
00000018 a CYFLD_UDB_W32_ST_3__OFFSET
00000008 a CYFLD_UDB_W32_ST_3__SIZE
00000008 a CYFLD_UDB_W32_ST_3__SIZE
00000000 a CYFLD_UDB_W8_A0__OFFSET
00000000 a CYFLD_UDB_W8_A0__OFFSET
00000008 a CYFLD_UDB_W8_A0__SIZE
00000008 a CYFLD_UDB_W8_A0__SIZE
00000000 a CYFLD_UDB_W8_A1__OFFSET
00000000 a CYFLD_UDB_W8_A1__OFFSET
00000008 a CYFLD_UDB_W8_A1__SIZE
00000008 a CYFLD_UDB_W8_A1__SIZE
00000005 a CYFLD_UDB_W8_CNT_START__OFFSET
00000005 a CYFLD_UDB_W8_CNT_START__OFFSET
00000001 a CYFLD_UDB_W8_CNT_START__SIZE
00000001 a CYFLD_UDB_W8_CNT_START__SIZE
00000000 a CYFLD_UDB_W8_CTL__OFFSET
00000000 a CYFLD_UDB_W8_CTL__OFFSET
00000008 a CYFLD_UDB_W8_CTL__SIZE
00000008 a CYFLD_UDB_W8_CTL__SIZE
00000000 a CYFLD_UDB_W8_D0__OFFSET
00000000 a CYFLD_UDB_W8_D0__OFFSET
00000008 a CYFLD_UDB_W8_D0__SIZE
00000008 a CYFLD_UDB_W8_D0__SIZE
00000000 a CYFLD_UDB_W8_D1__OFFSET
00000000 a CYFLD_UDB_W8_D1__OFFSET
00000008 a CYFLD_UDB_W8_D1__SIZE
00000008 a CYFLD_UDB_W8_D1__SIZE
00000000 a CYFLD_UDB_W8_F0__OFFSET
00000000 a CYFLD_UDB_W8_F0__OFFSET
00000008 a CYFLD_UDB_W8_F0__SIZE
00000008 a CYFLD_UDB_W8_F0__SIZE
00000000 a CYFLD_UDB_W8_F1__OFFSET
00000000 a CYFLD_UDB_W8_F1__OFFSET
00000008 a CYFLD_UDB_W8_F1__SIZE
00000008 a CYFLD_UDB_W8_F1__SIZE
00000000 a CYFLD_UDB_W8_FIFO0_CLR__OFFSET
00000000 a CYFLD_UDB_W8_FIFO0_CLR__OFFSET
00000001 a CYFLD_UDB_W8_FIFO0_CLR__SIZE
00000001 a CYFLD_UDB_W8_FIFO0_CLR__SIZE
00000002 a CYFLD_UDB_W8_FIFO0_LVL__OFFSET
00000002 a CYFLD_UDB_W8_FIFO0_LVL__OFFSET
00000001 a CYFLD_UDB_W8_FIFO0_LVL__SIZE
00000001 a CYFLD_UDB_W8_FIFO0_LVL__SIZE
00000001 a CYFLD_UDB_W8_FIFO1_CLR__OFFSET
00000001 a CYFLD_UDB_W8_FIFO1_CLR__OFFSET
00000001 a CYFLD_UDB_W8_FIFO1_CLR__SIZE
00000001 a CYFLD_UDB_W8_FIFO1_CLR__SIZE
00000003 a CYFLD_UDB_W8_FIFO1_LVL__OFFSET
00000003 a CYFLD_UDB_W8_FIFO1_LVL__OFFSET
00000001 a CYFLD_UDB_W8_FIFO1_LVL__SIZE
00000001 a CYFLD_UDB_W8_FIFO1_LVL__SIZE
00000004 a CYFLD_UDB_W8_INT_EN__OFFSET
00000004 a CYFLD_UDB_W8_INT_EN__OFFSET
00000001 a CYFLD_UDB_W8_INT_EN__SIZE
00000001 a CYFLD_UDB_W8_INT_EN__SIZE
00000000 a CYFLD_UDB_W8_MSK__OFFSET
00000000 a CYFLD_UDB_W8_MSK__OFFSET
00000007 a CYFLD_UDB_W8_MSK__SIZE
00000007 a CYFLD_UDB_W8_MSK__SIZE
00000000 a CYFLD_UDB_W8_PLD0_MC__OFFSET
00000000 a CYFLD_UDB_W8_PLD0_MC__OFFSET
00000004 a CYFLD_UDB_W8_PLD0_MC__SIZE
00000004 a CYFLD_UDB_W8_PLD0_MC__SIZE
00000004 a CYFLD_UDB_W8_PLD1_MC__OFFSET
00000004 a CYFLD_UDB_W8_PLD1_MC__OFFSET
00000004 a CYFLD_UDB_W8_PLD1_MC__SIZE
00000004 a CYFLD_UDB_W8_PLD1_MC__SIZE
00000000 a CYFLD_UDB_W8_ST__OFFSET
00000000 a CYFLD_UDB_W8_ST__OFFSET
00000008 a CYFLD_UDB_W8_ST__SIZE
00000008 a CYFLD_UDB_W8_ST__SIZE
00001ab0 T CyHalt
00015cc8 R cyImoFreqMhz2Reg
00000001 a CYIPBLOCK_m0s8bless_VERSION
00000001 a CYIPBLOCK_m0s8bless_VERSION
00000001 a CYIPBLOCK_m0s8cpussv2_VERSION
00000001 a CYIPBLOCK_m0s8cpussv2_VERSION
00000001 a CYIPBLOCK_m0s8csd_VERSION
00000001 a CYIPBLOCK_m0s8csd_VERSION
00000001 a CYIPBLOCK_m0s8ioss_VERSION
00000001 a CYIPBLOCK_m0s8ioss_VERSION
00000002 a CYIPBLOCK_m0s8lcd_VERSION
00000002 a CYIPBLOCK_m0s8lcd_VERSION
00000002 a CYIPBLOCK_m0s8lpcomp_VERSION
00000002 a CYIPBLOCK_m0s8lpcomp_VERSION
00000001 a CYIPBLOCK_m0s8peri_VERSION
00000001 a CYIPBLOCK_m0s8peri_VERSION
00000002 a CYIPBLOCK_m0s8scb_VERSION
00000002 a CYIPBLOCK_m0s8scb_VERSION
00000001 a CYIPBLOCK_m0s8srssv2_VERSION
00000001 a CYIPBLOCK_m0s8srssv2_VERSION
00000002 a CYIPBLOCK_m0s8tcpwm_VERSION
00000002 a CYIPBLOCK_m0s8tcpwm_VERSION
00000001 a CYIPBLOCK_m0s8udbif_VERSION
00000001 a CYIPBLOCK_m0s8udbif_VERSION
00000001 a CYIPBLOCK_s8pass4al_VERSION
00000001 a CYIPBLOCK_s8pass4al_VERSION
0001ffc0 a cyloadablemeta_start
0001ffc0 a cyloadermeta_start
00000670 t CYMEMZERO
20000000 B CyRamVectors
402e11cc a CYREG_BLE_BLELL_ADV_CH_TX_POWER
402e11cc a CYREG_BLE_BLELL_ADV_CH_TX_POWER
402e11d4 a CYREG_BLE_BLELL_ADV_CONFIG
402e11d4 a CYREG_BLE_BLELL_ADV_CONFIG
402e101c a CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
402e101c a CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
402e1020 a CYREG_BLE_BLELL_ADV_INTR
402e1020 a CYREG_BLE_BLELL_ADV_INTR
402e1024 a CYREG_BLE_BLELL_ADV_NEXT_INSTANT
402e1024 a CYREG_BLE_BLELL_ADV_NEXT_INSTANT
402e1018 a CYREG_BLE_BLELL_ADV_PARAMS
402e1018 a CYREG_BLE_BLELL_ADV_PARAMS
402e10e8 a CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
402e10e8 a CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
402e10e0 a CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
402e10e0 a CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
402e111c a CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
402e111c a CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
402e110c a CYREG_BLE_BLELL_CE_LENGTH
402e110c a CYREG_BLE_BLELL_CE_LENGTH
402e10c4 a CYREG_BLE_BLELL_CLOCK_CONFIG
402e10c4 a CYREG_BLE_BLELL_CLOCK_CONFIG
402e1000 a CYREG_BLE_BLELL_COMMAND_REGISTER
402e1000 a CYREG_BLE_BLELL_COMMAND_REGISTER
402e1124 a CYREG_BLE_BLELL_CONN_CE_COUNTER
402e1124 a CYREG_BLE_BLELL_CONN_CE_COUNTER
402e1118 a CYREG_BLE_BLELL_CONN_CE_INSTANT
402e1118 a CYREG_BLE_BLELL_CONN_CE_INSTANT
402e11e4 a CYREG_BLE_BLELL_CONN_CH_TX_POWER
402e11e4 a CYREG_BLE_BLELL_CONN_CH_TX_POWER
402e11e0 a CYREG_BLE_BLELL_CONN_CONFIG
402e11e0 a CYREG_BLE_BLELL_CONN_CONFIG
402e10b0 a CYREG_BLE_BLELL_CONN_INDEX
402e10b0 a CYREG_BLE_BLELL_CONN_INDEX
402e1100 a CYREG_BLE_BLELL_CONN_INTERVAL
402e1100 a CYREG_BLE_BLELL_CONN_INTERVAL
402e10a8 a CYREG_BLE_BLELL_CONN_INTR
402e10a8 a CYREG_BLE_BLELL_CONN_INTR
402e11f0 a CYREG_BLE_BLELL_CONN_INTR_MASK
402e11f0 a CYREG_BLE_BLELL_CONN_INTR_MASK
402e11e8 a CYREG_BLE_BLELL_CONN_PARAM1
402e11e8 a CYREG_BLE_BLELL_CONN_PARAM1
402e11ec a CYREG_BLE_BLELL_CONN_PARAM2
402e11ec a CYREG_BLE_BLELL_CONN_PARAM2
402e13c0 a CYREG_BLE_BLELL_CONN_REQ_WORD0
402e13c0 a CYREG_BLE_BLELL_CONN_REQ_WORD0
402e13c4 a CYREG_BLE_BLELL_CONN_REQ_WORD1
402e13c4 a CYREG_BLE_BLELL_CONN_REQ_WORD1
402e13e8 a CYREG_BLE_BLELL_CONN_REQ_WORD10
402e13e8 a CYREG_BLE_BLELL_CONN_REQ_WORD10
402e13ec a CYREG_BLE_BLELL_CONN_REQ_WORD11
402e13ec a CYREG_BLE_BLELL_CONN_REQ_WORD11
402e13c8 a CYREG_BLE_BLELL_CONN_REQ_WORD2
402e13c8 a CYREG_BLE_BLELL_CONN_REQ_WORD2
402e13cc a CYREG_BLE_BLELL_CONN_REQ_WORD3
402e13cc a CYREG_BLE_BLELL_CONN_REQ_WORD3
402e13d0 a CYREG_BLE_BLELL_CONN_REQ_WORD4
402e13d0 a CYREG_BLE_BLELL_CONN_REQ_WORD4
402e13d4 a CYREG_BLE_BLELL_CONN_REQ_WORD5
402e13d4 a CYREG_BLE_BLELL_CONN_REQ_WORD5
402e13d8 a CYREG_BLE_BLELL_CONN_REQ_WORD6
402e13d8 a CYREG_BLE_BLELL_CONN_REQ_WORD6
402e13dc a CYREG_BLE_BLELL_CONN_REQ_WORD7
402e13dc a CYREG_BLE_BLELL_CONN_REQ_WORD7
402e13e0 a CYREG_BLE_BLELL_CONN_REQ_WORD8
402e13e0 a CYREG_BLE_BLELL_CONN_REQ_WORD8
402e13e4 a CYREG_BLE_BLELL_CONN_REQ_WORD9
402e13e4 a CYREG_BLE_BLELL_CONN_REQ_WORD9
402e1800 a CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
402e1800 a CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
402e10ac a CYREG_BLE_BLELL_CONN_STATUS
402e10ac a CYREG_BLE_BLELL_CONN_STATUS
402e1600 a CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
402e1600 a CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
402e13a4 a CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
402e13a4 a CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
402e13a8 a CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
402e13a8 a CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
402e13b0 a CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
402e13b0 a CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
402e13ac a CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
402e13ac a CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
402e1090 a CYREG_BLE_BLELL_DATA_CHANNELS_H0
402e1090 a CYREG_BLE_BLELL_DATA_CHANNELS_H0
402e10a0 a CYREG_BLE_BLELL_DATA_CHANNELS_H1
402e10a0 a CYREG_BLE_BLELL_DATA_CHANNELS_H1
402e1088 a CYREG_BLE_BLELL_DATA_CHANNELS_L0
402e1088 a CYREG_BLE_BLELL_DATA_CHANNELS_L0
402e1098 a CYREG_BLE_BLELL_DATA_CHANNELS_L1
402e1098 a CYREG_BLE_BLELL_DATA_CHANNELS_L1
402e108c a CYREG_BLE_BLELL_DATA_CHANNELS_M0
402e108c a CYREG_BLE_BLELL_DATA_CHANNELS_M0
402e109c a CYREG_BLE_BLELL_DATA_CHANNELS_M1
402e109c a CYREG_BLE_BLELL_DATA_CHANNELS_M1
402e112c a CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
402e112c a CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
402e1128 a CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
402e1128 a CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
402e1140 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
402e1140 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
402e1144 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
402e1144 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
402e1148 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
402e1148 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
402e114c a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
402e114c a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
402e1150 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
402e1150 a CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
402e1440 a CYREG_BLE_BLELL_DATA0
402e1440 a CYREG_BLE_BLELL_DATA0
402e1444 a CYREG_BLE_BLELL_DATA1
402e1444 a CYREG_BLE_BLELL_DATA1
402e1468 a CYREG_BLE_BLELL_DATA10
402e1468 a CYREG_BLE_BLELL_DATA10
402e146c a CYREG_BLE_BLELL_DATA11
402e146c a CYREG_BLE_BLELL_DATA11
402e1470 a CYREG_BLE_BLELL_DATA12
402e1470 a CYREG_BLE_BLELL_DATA12
402e1474 a CYREG_BLE_BLELL_DATA13
402e1474 a CYREG_BLE_BLELL_DATA13
402e1448 a CYREG_BLE_BLELL_DATA2
402e1448 a CYREG_BLE_BLELL_DATA2
402e144c a CYREG_BLE_BLELL_DATA3
402e144c a CYREG_BLE_BLELL_DATA3
402e1450 a CYREG_BLE_BLELL_DATA4
402e1450 a CYREG_BLE_BLELL_DATA4
402e1454 a CYREG_BLE_BLELL_DATA5
402e1454 a CYREG_BLE_BLELL_DATA5
402e1458 a CYREG_BLE_BLELL_DATA6
402e1458 a CYREG_BLE_BLELL_DATA6
402e145c a CYREG_BLE_BLELL_DATA7
402e145c a CYREG_BLE_BLELL_DATA7
402e1460 a CYREG_BLE_BLELL_DATA8
402e1460 a CYREG_BLE_BLELL_DATA8
402e1464 a CYREG_BLE_BLELL_DATA9
402e1464 a CYREG_BLE_BLELL_DATA9
402e11c8 a CYREG_BLE_BLELL_DEV_PUB_ADDR_H
402e11c8 a CYREG_BLE_BLELL_DEV_PUB_ADDR_H
402e11c0 a CYREG_BLE_BLELL_DEV_PUB_ADDR_L
402e11c0 a CYREG_BLE_BLELL_DEV_PUB_ADDR_L
402e11c4 a CYREG_BLE_BLELL_DEV_PUB_ADDR_M
402e11c4 a CYREG_BLE_BLELL_DEV_PUB_ADDR_M
402e1060 a CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
402e1060 a CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
402e1058 a CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
402e1058 a CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
402e105c a CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
402e105c a CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
402e1258 a CYREG_BLE_BLELL_DPLL_CONFIG
402e1258 a CYREG_BLE_BLELL_DPLL_CONFIG
402e1174 a CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
402e1174 a CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
402e1490 a CYREG_BLE_BLELL_ENC_CONFIG
402e1490 a CYREG_BLE_BLELL_ENC_CONFIG
402e14a0 a CYREG_BLE_BLELL_ENC_INTR
402e14a0 a CYREG_BLE_BLELL_ENC_INTR
402e1498 a CYREG_BLE_BLELL_ENC_INTR_EN
402e1498 a CYREG_BLE_BLELL_ENC_INTR_EN
402e1420 a CYREG_BLE_BLELL_ENC_KEY0
402e1420 a CYREG_BLE_BLELL_ENC_KEY0
402e1424 a CYREG_BLE_BLELL_ENC_KEY1
402e1424 a CYREG_BLE_BLELL_ENC_KEY1
402e1428 a CYREG_BLE_BLELL_ENC_KEY2
402e1428 a CYREG_BLE_BLELL_ENC_KEY2
402e142c a CYREG_BLE_BLELL_ENC_KEY3
402e142c a CYREG_BLE_BLELL_ENC_KEY3
402e1430 a CYREG_BLE_BLELL_ENC_KEY4
402e1430 a CYREG_BLE_BLELL_ENC_KEY4
402e1434 a CYREG_BLE_BLELL_ENC_KEY5
402e1434 a CYREG_BLE_BLELL_ENC_KEY5
402e1438 a CYREG_BLE_BLELL_ENC_KEY6
402e1438 a CYREG_BLE_BLELL_ENC_KEY6
402e143c a CYREG_BLE_BLELL_ENC_KEY7
402e143c a CYREG_BLE_BLELL_ENC_KEY7
402e1488 a CYREG_BLE_BLELL_ENC_PARAMS
402e1488 a CYREG_BLE_BLELL_ENC_PARAMS
402e1010 a CYREG_BLE_BLELL_EVENT_ENABLE
402e1010 a CYREG_BLE_BLELL_EVENT_ENABLE
402e1008 a CYREG_BLE_BLELL_EVENT_INTR
402e1008 a CYREG_BLE_BLELL_EVENT_INTR
402e11dc a CYREG_BLE_BLELL_INIT_CONFIG
402e11dc a CYREG_BLE_BLELL_INIT_CONFIG
402e1040 a CYREG_BLE_BLELL_INIT_INTERVAL
402e1040 a CYREG_BLE_BLELL_INIT_INTERVAL
402e1050 a CYREG_BLE_BLELL_INIT_INTR
402e1050 a CYREG_BLE_BLELL_INIT_INTR
402e1054 a CYREG_BLE_BLELL_INIT_NEXT_INSTANT
402e1054 a CYREG_BLE_BLELL_INIT_NEXT_INSTANT
402e1048 a CYREG_BLE_BLELL_INIT_PARAM
402e1048 a CYREG_BLE_BLELL_INIT_PARAM
402e10f8 a CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
402e10f8 a CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
402e1044 a CYREG_BLE_BLELL_INIT_WINDOW
402e1044 a CYREG_BLE_BLELL_INIT_WINDOW
402e1410 a CYREG_BLE_BLELL_IV_MASTER0
402e1410 a CYREG_BLE_BLELL_IV_MASTER0
402e1414 a CYREG_BLE_BLELL_IV_MASTER1
402e1414 a CYREG_BLE_BLELL_IV_MASTER1
402e1418 a CYREG_BLE_BLELL_IV_SLAVE0
402e1418 a CYREG_BLE_BLELL_IV_SLAVE0
402e141c a CYREG_BLE_BLELL_IV_SLAVE1
402e141c a CYREG_BLE_BLELL_IV_SLAVE1
402e1a20 a CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
402e1a20 a CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
402e1a28 a CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
402e1a28 a CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
402e1a24 a CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
402e1a24 a CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
402e1a2c a CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
402e1a2c a CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
402e1170 a CYREG_BLE_BLELL_LE_RF_TEST_MODE
402e1170 a CYREG_BLE_BLELL_LE_RF_TEST_MODE
402e1a10 a CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
402e1a10 a CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
402e1478 a CYREG_BLE_BLELL_MIC_IN0
402e1478 a CYREG_BLE_BLELL_MIC_IN0
402e147c a CYREG_BLE_BLELL_MIC_IN1
402e147c a CYREG_BLE_BLELL_MIC_IN1
402e1480 a CYREG_BLE_BLELL_MIC_OUT0
402e1480 a CYREG_BLE_BLELL_MIC_OUT0
402e1484 a CYREG_BLE_BLELL_MIC_OUT1
402e1484 a CYREG_BLE_BLELL_MIC_OUT1
402e1120 a CYREG_BLE_BLELL_NEXT_CE_INSTANT
402e1120 a CYREG_BLE_BLELL_NEXT_CE_INSTANT
402e1a08 a CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
402e1a08 a CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
402e1a0c a CYREG_BLE_BLELL_NEXT_SUP_TO
402e1a0c a CYREG_BLE_BLELL_NEXT_SUP_TO
402e11d0 a CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
402e11d0 a CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
402e1400 a CYREG_BLE_BLELL_PACKET_COUNTER0
402e1400 a CYREG_BLE_BLELL_PACKET_COUNTER0
402e1404 a CYREG_BLE_BLELL_PACKET_COUNTER1
402e1404 a CYREG_BLE_BLELL_PACKET_COUNTER1
402e1408 a CYREG_BLE_BLELL_PACKET_COUNTER2
402e1408 a CYREG_BLE_BLELL_PACKET_COUNTER2
402e1114 a CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
402e1114 a CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
402e1110 a CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
402e1110 a CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
402e1a04 a CYREG_BLE_BLELL_PDU_RESP_TIMER
402e1a04 a CYREG_BLE_BLELL_PDU_RESP_TIMER
402e1070 a CYREG_BLE_BLELL_PEER_ADDR_H
402e1070 a CYREG_BLE_BLELL_PEER_ADDR_H
402e1068 a CYREG_BLE_BLELL_PEER_ADDR_L
402e1068 a CYREG_BLE_BLELL_PEER_ADDR_L
402e106c a CYREG_BLE_BLELL_PEER_ADDR_M
402e106c a CYREG_BLE_BLELL_PEER_ADDR_M
402e10d8 a CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
402e10d8 a CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
402e11f8 a CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
402e11f8 a CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
402e11d8 a CYREG_BLE_BLELL_SCAN_CONFIG
402e11d8 a CYREG_BLE_BLELL_SCAN_CONFIG
402e1028 a CYREG_BLE_BLELL_SCAN_INTERVAL
402e1028 a CYREG_BLE_BLELL_SCAN_INTERVAL
402e1038 a CYREG_BLE_BLELL_SCAN_INTR
402e1038 a CYREG_BLE_BLELL_SCAN_INTR
402e103c a CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
402e103c a CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
402e1030 a CYREG_BLE_BLELL_SCAN_PARAM
402e1030 a CYREG_BLE_BLELL_SCAN_PARAM
402e102c a CYREG_BLE_BLELL_SCAN_WINDOW
402e102c a CYREG_BLE_BLELL_SCAN_WINDOW
402e1a1c a CYREG_BLE_BLELL_SL_CONN_INTERVAL
402e1a1c a CYREG_BLE_BLELL_SL_CONN_INTERVAL
402e1108 a CYREG_BLE_BLELL_SLAVE_LATENCY
402e1108 a CYREG_BLE_BLELL_SLAVE_LATENCY
402e11f4 a CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
402e11f4 a CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
402e1a18 a CYREG_BLE_BLELL_SLV_WIN_ADJ
402e1a18 a CYREG_BLE_BLELL_SLV_WIN_ADJ
402e1104 a CYREG_BLE_BLELL_SUP_TIMEOUT
402e1104 a CYREG_BLE_BLELL_SUP_TIMEOUT
402e10c8 a CYREG_BLE_BLELL_TIM_COUNTER_L
402e10c8 a CYREG_BLE_BLELL_TIM_COUNTER_L
402e1080 a CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
402e1080 a CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
402e1084 a CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
402e1084 a CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
402e1e00 a CYREG_BLE_BLELL_TX_EN_EXT_DELAY
402e1e00 a CYREG_BLE_BLELL_TX_EN_EXT_DELAY
402e1190 a CYREG_BLE_BLELL_TX_RX_ON_DELAY
402e1190 a CYREG_BLE_BLELL_TX_RX_ON_DELAY
402e1e04 a CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
402e1e04 a CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
402e1188 a CYREG_BLE_BLELL_TXRX_HOP
402e1188 a CYREG_BLE_BLELL_TXRX_HOP
402e10b8 a CYREG_BLE_BLELL_WAKEUP_CONFIG
402e10b8 a CYREG_BLE_BLELL_WAKEUP_CONFIG
402e10c0 a CYREG_BLE_BLELL_WAKEUP_CONTROL
402e10c0 a CYREG_BLE_BLELL_WAKEUP_CONTROL
402e1340 a CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
402e1340 a CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
402e1a14 a CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
402e1a14 a CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
402e1160 a CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
402e1160 a CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
402e1164 a CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
402e1164 a CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
402e1078 a CYREG_BLE_BLELL_WL_ADDR_TYPE
402e1078 a CYREG_BLE_BLELL_WL_ADDR_TYPE
402e107c a CYREG_BLE_BLELL_WL_ENABLE
402e107c a CYREG_BLE_BLELL_WL_ENABLE
402e0098 a CYREG_BLE_BLERD_ADC_BUMP1
402e0098 a CYREG_BLE_BLERD_ADC_BUMP1
402e009c a CYREG_BLE_BLERD_ADC_BUMP2
402e009c a CYREG_BLE_BLERD_ADC_BUMP2
402e00a8 a CYREG_BLE_BLERD_AGC
402e00a8 a CYREG_BLE_BLERD_AGC
402e00a0 a CYREG_BLE_BLERD_BALUN
402e00a0 a CYREG_BLE_BLERD_BALUN
402e0070 a CYREG_BLE_BLERD_BB_BUMP1
402e0070 a CYREG_BLE_BLERD_BB_BUMP1
402e0074 a CYREG_BLE_BLERD_BB_BUMP2
402e0074 a CYREG_BLE_BLERD_BB_BUMP2
402e0078 a CYREG_BLE_BLERD_BB_XO
402e0078 a CYREG_BLE_BLERD_BB_XO
402e007c a CYREG_BLE_BLERD_BB_XO_CAPTRIM
402e007c a CYREG_BLE_BLERD_BB_XO_CAPTRIM
402e002c a CYREG_BLE_BLERD_CFG_1_FCAL
402e002c a CYREG_BLE_BLERD_CFG_1_FCAL
402e0030 a CYREG_BLE_BLERD_CFG_2_FCAL
402e0030 a CYREG_BLE_BLERD_CFG_2_FCAL
402e0034 a CYREG_BLE_BLERD_CFG_3_FCAL
402e0034 a CYREG_BLE_BLERD_CFG_3_FCAL
402e0038 a CYREG_BLE_BLERD_CFG_4_FCAL
402e0038 a CYREG_BLE_BLERD_CFG_4_FCAL
402e003c a CYREG_BLE_BLERD_CFG_5_FCAL
402e003c a CYREG_BLE_BLERD_CFG_5_FCAL
402e0040 a CYREG_BLE_BLERD_CFG_6_FCAL
402e0040 a CYREG_BLE_BLERD_CFG_6_FCAL
402e0000 a CYREG_BLE_BLERD_CFG1
402e0000 a CYREG_BLE_BLERD_CFG1
402e0004 a CYREG_BLE_BLERD_CFG2
402e0004 a CYREG_BLE_BLERD_CFG2
402e0014 a CYREG_BLE_BLERD_CFGCTRL
402e0014 a CYREG_BLE_BLERD_CFGCTRL
402e00a4 a CYREG_BLE_BLERD_CTR1
402e00a4 a CYREG_BLE_BLERD_CTR1
402e00f0 a CYREG_BLE_BLERD_DBG_1
402e00f0 a CYREG_BLE_BLERD_DBG_1
402e00f4 a CYREG_BLE_BLERD_DBG_2
402e00f4 a CYREG_BLE_BLERD_DBG_2
402e00f8 a CYREG_BLE_BLERD_DBG_3
402e00f8 a CYREG_BLE_BLERD_DBG_3
402e00ec a CYREG_BLE_BLERD_DBG_BB
402e00ec a CYREG_BLE_BLERD_DBG_BB
402e0010 a CYREG_BLE_BLERD_DBUS
402e0010 a CYREG_BLE_BLERD_DBUS
402e00c0 a CYREG_BLE_BLERD_DC
402e00c0 a CYREG_BLE_BLERD_DC
402e00c8 a CYREG_BLE_BLERD_DCCAL
402e00c8 a CYREG_BLE_BLERD_DCCAL
402e0060 a CYREG_BLE_BLERD_DIAG1
402e0060 a CYREG_BLE_BLERD_DIAG1
402e00d0 a CYREG_BLE_BLERD_DSM1
402e00d0 a CYREG_BLE_BLERD_DSM1
402e00d4 a CYREG_BLE_BLERD_DSM2
402e00d4 a CYREG_BLE_BLERD_DSM2
402e00d8 a CYREG_BLE_BLERD_DSM3
402e00d8 a CYREG_BLE_BLERD_DSM3
402e00dc a CYREG_BLE_BLERD_DSM4
402e00dc a CYREG_BLE_BLERD_DSM4
402e00e0 a CYREG_BLE_BLERD_DSM5
402e00e0 a CYREG_BLE_BLERD_DSM5
402e00e4 a CYREG_BLE_BLERD_DSM6
402e00e4 a CYREG_BLE_BLERD_DSM6
402e0044 a CYREG_BLE_BLERD_FCAL_TEST
402e0044 a CYREG_BLE_BLERD_FCAL_TEST
402e004c a CYREG_BLE_BLERD_FPD_TEST
402e004c a CYREG_BLE_BLERD_FPD_TEST
402e000c a CYREG_BLE_BLERD_FSM
402e000c a CYREG_BLE_BLERD_FSM
402e0064 a CYREG_BLE_BLERD_IM
402e0064 a CYREG_BLE_BLERD_IM
402e00c4 a CYREG_BLE_BLERD_IQMIS
402e00c4 a CYREG_BLE_BLERD_IQMIS
402e0028 a CYREG_BLE_BLERD_KVCAL
402e0028 a CYREG_BLE_BLERD_KVCAL
402e006c a CYREG_BLE_BLERD_LDO
402e006c a CYREG_BLE_BLERD_LDO
402e0068 a CYREG_BLE_BLERD_LDO_BYPASS
402e0068 a CYREG_BLE_BLERD_LDO_BYPASS
402e0008 a CYREG_BLE_BLERD_MODEM
402e0008 a CYREG_BLE_BLERD_MODEM
402e00e8 a CYREG_BLE_BLERD_MONI
402e00e8 a CYREG_BLE_BLERD_MONI
402e00cc a CYREG_BLE_BLERD_RCCAL
402e00cc a CYREG_BLE_BLERD_RCCAL
402e0100 a CYREG_BLE_BLERD_READ_IQ_1
402e0100 a CYREG_BLE_BLERD_READ_IQ_1
402e0104 a CYREG_BLE_BLERD_READ_IQ_2
402e0104 a CYREG_BLE_BLERD_READ_IQ_2
402e0108 a CYREG_BLE_BLERD_READ_IQ_3
402e0108 a CYREG_BLE_BLERD_READ_IQ_3
402e010c a CYREG_BLE_BLERD_READ_IQ_4
402e010c a CYREG_BLE_BLERD_READ_IQ_4
402e0024 a CYREG_BLE_BLERD_RMAP
402e0024 a CYREG_BLE_BLERD_RMAP
402e0018 a CYREG_BLE_BLERD_RSSI
402e0018 a CYREG_BLE_BLERD_RSSI
402e005c a CYREG_BLE_BLERD_RX
402e005c a CYREG_BLE_BLERD_RX
402e0090 a CYREG_BLE_BLERD_RX_BUMP1
402e0090 a CYREG_BLE_BLERD_RX_BUMP1
402e0094 a CYREG_BLE_BLERD_RX_BUMP2
402e0094 a CYREG_BLE_BLERD_RX_BUMP2
402e0050 a CYREG_BLE_BLERD_SY
402e0050 a CYREG_BLE_BLERD_SY
402e0080 a CYREG_BLE_BLERD_SY_BUMP1
402e0080 a CYREG_BLE_BLERD_SY_BUMP1
402e0084 a CYREG_BLE_BLERD_SY_BUMP2
402e0084 a CYREG_BLE_BLERD_SY_BUMP2
402e0048 a CYREG_BLE_BLERD_TEST
402e0048 a CYREG_BLE_BLERD_TEST
402e0054 a CYREG_BLE_BLERD_TEST2_SY
402e0054 a CYREG_BLE_BLERD_TEST2_SY
402e00ac a CYREG_BLE_BLERD_THRSHD1
402e00ac a CYREG_BLE_BLERD_THRSHD1
402e00b0 a CYREG_BLE_BLERD_THRSHD2
402e00b0 a CYREG_BLE_BLERD_THRSHD2
402e00b4 a CYREG_BLE_BLERD_THRSHD3
402e00b4 a CYREG_BLE_BLERD_THRSHD3
402e00b8 a CYREG_BLE_BLERD_THRSHD4
402e00b8 a CYREG_BLE_BLERD_THRSHD4
402e00bc a CYREG_BLE_BLERD_THRSHD5
402e00bc a CYREG_BLE_BLERD_THRSHD5
402e0058 a CYREG_BLE_BLERD_TX
402e0058 a CYREG_BLE_BLERD_TX
402e0088 a CYREG_BLE_BLERD_TX_BUMP1
402e0088 a CYREG_BLE_BLERD_TX_BUMP1
402e008c a CYREG_BLE_BLERD_TX_BUMP2
402e008c a CYREG_BLE_BLERD_TX_BUMP2
402ef074 a CYREG_BLE_BLESS_LF_CLK_CTRL
402ef074 a CYREG_BLE_BLESS_LF_CLK_CTRL
402ef070 a CYREG_BLE_BLESS_LL_CLK_EN
402ef070 a CYREG_BLE_BLESS_LL_CLK_EN
402ef06c a CYREG_BLE_BLESS_LL_DSM_CTRL
402ef06c a CYREG_BLE_BLESS_LL_DSM_CTRL
402ef068 a CYREG_BLE_BLESS_LL_DSM_INTR_STAT
402ef068 a CYREG_BLE_BLESS_LL_DSM_INTR_STAT
402ef060 a CYREG_BLE_BLESS_RF_CONFIG
402ef060 a CYREG_BLE_BLESS_RF_CONFIG
402ef000 a CYREG_BLE_BLESS_WCO_CONFIG
402ef000 a CYREG_BLE_BLESS_WCO_CONFIG
402ef004 a CYREG_BLE_BLESS_WCO_STATUS
402ef004 a CYREG_BLE_BLESS_WCO_STATUS
402eff00 a CYREG_BLE_BLESS_WCO_TRIM
402eff00 a CYREG_BLE_BLESS_WCO_TRIM
402ef064 a CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG
402ef064 a CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG
400b0110 a CYREG_CLK_DFT_SELECT
400b0110 a CYREG_CLK_DFT_SELECT
400b0104 a CYREG_CLK_ILO_CONFIG
400b0104 a CYREG_CLK_ILO_CONFIG
400bff24 a CYREG_CLK_ILO_TRIM
400bff24 a CYREG_CLK_ILO_TRIM
400b0108 a CYREG_CLK_IMO_CONFIG
400b0108 a CYREG_CLK_IMO_CONFIG
400b010c a CYREG_CLK_IMO_SPREAD
400b010c a CYREG_CLK_IMO_SPREAD
400bff28 a CYREG_CLK_IMO_TRIM1
400bff28 a CYREG_CLK_IMO_TRIM1
400bff2c a CYREG_CLK_IMO_TRIM2
400bff2c a CYREG_CLK_IMO_TRIM2
400bff30 a CYREG_CLK_IMO_TRIM3
400bff30 a CYREG_CLK_IMO_TRIM3
400bff34 a CYREG_CLK_IMO_TRIM4
400bff34 a CYREG_CLK_IMO_TRIM4
400b0100 a CYREG_CLK_SELECT
400b0100 a CYREG_CLK_SELECT
e000ed0c a CYREG_CM0_AIRCR
e000ed0c a CYREG_CM0_AIRCR
e0002ff0 a CYREG_CM0_BP_CID0
e0002ff0 a CYREG_CM0_BP_CID0
e0002ff4 a CYREG_CM0_BP_CID1
e0002ff4 a CYREG_CM0_BP_CID1
e0002ff8 a CYREG_CM0_BP_CID2
e0002ff8 a CYREG_CM0_BP_CID2
e0002ffc a CYREG_CM0_BP_CID3
e0002ffc a CYREG_CM0_BP_CID3
e0002fe0 a CYREG_CM0_BP_PID0
e0002fe0 a CYREG_CM0_BP_PID0
e0002fe4 a CYREG_CM0_BP_PID1
e0002fe4 a CYREG_CM0_BP_PID1
e0002fe8 a CYREG_CM0_BP_PID2
e0002fe8 a CYREG_CM0_BP_PID2
e0002fec a CYREG_CM0_BP_PID3
e0002fec a CYREG_CM0_BP_PID3
e0002fd0 a CYREG_CM0_BP_PID4
e0002fd0 a CYREG_CM0_BP_PID4
e000ed14 a CYREG_CM0_CCR
e000ed14 a CYREG_CM0_CCR
e000ed00 a CYREG_CM0_CPUID
e000ed00 a CYREG_CM0_CPUID
e0001ff0 a CYREG_CM0_DWT_CID0
e0001ff0 a CYREG_CM0_DWT_CID0
e0001ff4 a CYREG_CM0_DWT_CID1
e0001ff4 a CYREG_CM0_DWT_CID1
e0001ff8 a CYREG_CM0_DWT_CID2
e0001ff8 a CYREG_CM0_DWT_CID2
e0001ffc a CYREG_CM0_DWT_CID3
e0001ffc a CYREG_CM0_DWT_CID3
e0001fe0 a CYREG_CM0_DWT_PID0
e0001fe0 a CYREG_CM0_DWT_PID0
e0001fe4 a CYREG_CM0_DWT_PID1
e0001fe4 a CYREG_CM0_DWT_PID1
e0001fe8 a CYREG_CM0_DWT_PID2
e0001fe8 a CYREG_CM0_DWT_PID2
e0001fec a CYREG_CM0_DWT_PID3
e0001fec a CYREG_CM0_DWT_PID3
e0001fd0 a CYREG_CM0_DWT_PID4
e0001fd0 a CYREG_CM0_DWT_PID4
e000e180 a CYREG_CM0_ICER
e000e180 a CYREG_CM0_ICER
e000e280 a CYREG_CM0_ICPR
e000e280 a CYREG_CM0_ICPR
e000ed04 a CYREG_CM0_ICSR
e000ed04 a CYREG_CM0_ICSR
e000e400 a CYREG_CM0_IPR0
e000e400 a CYREG_CM0_IPR0
e000e404 a CYREG_CM0_IPR1
e000e404 a CYREG_CM0_IPR1
e000e408 a CYREG_CM0_IPR2
e000e408 a CYREG_CM0_IPR2
e000e40c a CYREG_CM0_IPR3
e000e40c a CYREG_CM0_IPR3
e000e410 a CYREG_CM0_IPR4
e000e410 a CYREG_CM0_IPR4
e000e414 a CYREG_CM0_IPR5
e000e414 a CYREG_CM0_IPR5
e000e418 a CYREG_CM0_IPR6
e000e418 a CYREG_CM0_IPR6
e000e41c a CYREG_CM0_IPR7
e000e41c a CYREG_CM0_IPR7
e000e100 a CYREG_CM0_ISER
e000e100 a CYREG_CM0_ISER
e000e200 a CYREG_CM0_ISPR
e000e200 a CYREG_CM0_ISPR
e00ff008 a CYREG_CM0_ROM_BPU
e00ff008 a CYREG_CM0_ROM_BPU
e00ffff0 a CYREG_CM0_ROM_CID0
e00ffff0 a CYREG_CM0_ROM_CID0
e00ffff4 a CYREG_CM0_ROM_CID1
e00ffff4 a CYREG_CM0_ROM_CID1
e00ffff8 a CYREG_CM0_ROM_CID2
e00ffff8 a CYREG_CM0_ROM_CID2
e00ffffc a CYREG_CM0_ROM_CID3
e00ffffc a CYREG_CM0_ROM_CID3
e00fffcc a CYREG_CM0_ROM_CSMT
e00fffcc a CYREG_CM0_ROM_CSMT
e00ff004 a CYREG_CM0_ROM_DWT
e00ff004 a CYREG_CM0_ROM_DWT
e00ff00c a CYREG_CM0_ROM_END
e00ff00c a CYREG_CM0_ROM_END
e00fffe0 a CYREG_CM0_ROM_PID0
e00fffe0 a CYREG_CM0_ROM_PID0
e00fffe4 a CYREG_CM0_ROM_PID1
e00fffe4 a CYREG_CM0_ROM_PID1
e00fffe8 a CYREG_CM0_ROM_PID2
e00fffe8 a CYREG_CM0_ROM_PID2
e00fffec a CYREG_CM0_ROM_PID3
e00fffec a CYREG_CM0_ROM_PID3
e00fffd0 a CYREG_CM0_ROM_PID4
e00fffd0 a CYREG_CM0_ROM_PID4
e00ff000 a CYREG_CM0_ROM_SCS
e00ff000 a CYREG_CM0_ROM_SCS
e000ed10 a CYREG_CM0_SCR
e000ed10 a CYREG_CM0_SCR
e000eff0 a CYREG_CM0_SCS_CID0
e000eff0 a CYREG_CM0_SCS_CID0
e000eff4 a CYREG_CM0_SCS_CID1
e000eff4 a CYREG_CM0_SCS_CID1
e000eff8 a CYREG_CM0_SCS_CID2
e000eff8 a CYREG_CM0_SCS_CID2
e000effc a CYREG_CM0_SCS_CID3
e000effc a CYREG_CM0_SCS_CID3
e000efe0 a CYREG_CM0_SCS_PID0
e000efe0 a CYREG_CM0_SCS_PID0
e000efe4 a CYREG_CM0_SCS_PID1
e000efe4 a CYREG_CM0_SCS_PID1
e000efe8 a CYREG_CM0_SCS_PID2
e000efe8 a CYREG_CM0_SCS_PID2
e000efec a CYREG_CM0_SCS_PID3
e000efec a CYREG_CM0_SCS_PID3
e000efd0 a CYREG_CM0_SCS_PID4
e000efd0 a CYREG_CM0_SCS_PID4
e000ed24 a CYREG_CM0_SHCSR
e000ed24 a CYREG_CM0_SHCSR
e000ed1c a CYREG_CM0_SHPR2
e000ed1c a CYREG_CM0_SHPR2
e000ed20 a CYREG_CM0_SHPR3
e000ed20 a CYREG_CM0_SHPR3
e000e01c a CYREG_CM0_SYST_CALIB
e000e01c a CYREG_CM0_SYST_CALIB
e000e010 a CYREG_CM0_SYST_CSR
e000e010 a CYREG_CM0_SYST_CSR
e000e018 a CYREG_CM0_SYST_CVR
e000e018 a CYREG_CM0_SYST_CVR
e000e014 a CYREG_CM0_SYST_RVR
e000e014 a CYREG_CM0_SYST_RVR
40100000 a CYREG_CPUSS_CONFIG
40100000 a CYREG_CPUSS_CONFIG
40100030 a CYREG_CPUSS_FLASH_CTL
40100030 a CYREG_CPUSS_FLASH_CTL
40100024 a CYREG_CPUSS_INT_MODE
40100024 a CYREG_CPUSS_INT_MODE
40100020 a CYREG_CPUSS_INT_SEL
40100020 a CYREG_CPUSS_INT_SEL
40100028 a CYREG_CPUSS_NMI_MODE
40100028 a CYREG_CPUSS_NMI_MODE
40100018 a CYREG_CPUSS_PRIV_FLASH
40100018 a CYREG_CPUSS_PRIV_FLASH
40100014 a CYREG_CPUSS_PRIV_RAM
40100014 a CYREG_CPUSS_PRIV_RAM
40100010 a CYREG_CPUSS_PRIV_ROM
40100010 a CYREG_CPUSS_PRIV_ROM
4010000c a CYREG_CPUSS_PROTECTION
4010000c a CYREG_CPUSS_PROTECTION
40100034 a CYREG_CPUSS_ROM_CTL
40100034 a CYREG_CPUSS_ROM_CTL
40100008 a CYREG_CPUSS_SYSARG
40100008 a CYREG_CPUSS_SYSARG
40100004 a CYREG_CPUSS_SYSREQ
40100004 a CYREG_CPUSS_SYSREQ
4010001c a CYREG_CPUSS_WOUNDING
4010001c a CYREG_CPUSS_WOUNDING
40280004 a CYREG_CSD_CONFIG
40280004 a CYREG_CSD_CONFIG
4028000c a CYREG_CSD_COUNTER
4028000c a CYREG_CSD_COUNTER
40280000 a CYREG_CSD_ID
40280000 a CYREG_CSD_ID
40280008 a CYREG_CSD_IDAC
40280008 a CYREG_CSD_IDAC
40280014 a CYREG_CSD_INTR
40280014 a CYREG_CSD_INTR
40280018 a CYREG_CSD_INTR_SET
40280018 a CYREG_CSD_INTR_SET
4028001c a CYREG_CSD_PWM
4028001c a CYREG_CSD_PWM
40280010 a CYREG_CSD_STATUS
40280010 a CYREG_CSD_STATUS
4028ff00 a CYREG_CSD_TRIM1
4028ff00 a CYREG_CSD_TRIM1
4028ff04 a CYREG_CSD_TRIM2
4028ff04 a CYREG_CSD_TRIM2
4030000c a CYREG_CTBM0_COMP_STAT
4030000c a CYREG_CTBM0_COMP_STAT
40300000 a CYREG_CTBM0_CTB_CTRL
40300000 a CYREG_CTBM0_CTB_CTRL
403000c0 a CYREG_CTBM0_CTB_SW_HW_CTRL
403000c0 a CYREG_CTBM0_CTB_SW_HW_CTRL
403000c4 a CYREG_CTBM0_CTB_SW_STATUS
403000c4 a CYREG_CTBM0_CTB_SW_STATUS
40300030 a CYREG_CTBM0_DFT_CTRL
40300030 a CYREG_CTBM0_DFT_CTRL
40300020 a CYREG_CTBM0_INTR
40300020 a CYREG_CTBM0_INTR
40300028 a CYREG_CTBM0_INTR_MASK
40300028 a CYREG_CTBM0_INTR_MASK
4030002c a CYREG_CTBM0_INTR_MASKED
4030002c a CYREG_CTBM0_INTR_MASKED
40300024 a CYREG_CTBM0_INTR_SET
40300024 a CYREG_CTBM0_INTR_SET
40300004 a CYREG_CTBM0_OA_RES0_CTRL
40300004 a CYREG_CTBM0_OA_RES0_CTRL
40300008 a CYREG_CTBM0_OA_RES1_CTRL
40300008 a CYREG_CTBM0_OA_RES1_CTRL
40300f08 a CYREG_CTBM0_OA0_COMP_TRIM
40300f08 a CYREG_CTBM0_OA0_COMP_TRIM
40300f00 a CYREG_CTBM0_OA0_OFFSET_TRIM
40300f00 a CYREG_CTBM0_OA0_OFFSET_TRIM
40300f04 a CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
40300f04 a CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM
40300080 a CYREG_CTBM0_OA0_SW
40300080 a CYREG_CTBM0_OA0_SW
40300084 a CYREG_CTBM0_OA0_SW_CLEAR
40300084 a CYREG_CTBM0_OA0_SW_CLEAR
40300f14 a CYREG_CTBM0_OA1_COMP_TRIM
40300f14 a CYREG_CTBM0_OA1_COMP_TRIM
40300f0c a CYREG_CTBM0_OA1_OFFSET_TRIM
40300f0c a CYREG_CTBM0_OA1_OFFSET_TRIM
40300f10 a CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
40300f10 a CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM
40300088 a CYREG_CTBM0_OA1_SW
40300088 a CYREG_CTBM0_OA1_SW
4030008c a CYREG_CTBM0_OA1_SW_CLEAR
4030008c a CYREG_CTBM0_OA1_SW_CLEAR
4031000c a CYREG_CTBM1_COMP_STAT
4031000c a CYREG_CTBM1_COMP_STAT
40310000 a CYREG_CTBM1_CTB_CTRL
40310000 a CYREG_CTBM1_CTB_CTRL
403100c0 a CYREG_CTBM1_CTB_SW_HW_CTRL
403100c0 a CYREG_CTBM1_CTB_SW_HW_CTRL
403100c4 a CYREG_CTBM1_CTB_SW_STATUS
403100c4 a CYREG_CTBM1_CTB_SW_STATUS
40310030 a CYREG_CTBM1_DFT_CTRL
40310030 a CYREG_CTBM1_DFT_CTRL
40310020 a CYREG_CTBM1_INTR
40310020 a CYREG_CTBM1_INTR
40310028 a CYREG_CTBM1_INTR_MASK
40310028 a CYREG_CTBM1_INTR_MASK
4031002c a CYREG_CTBM1_INTR_MASKED
4031002c a CYREG_CTBM1_INTR_MASKED
40310024 a CYREG_CTBM1_INTR_SET
40310024 a CYREG_CTBM1_INTR_SET
40310004 a CYREG_CTBM1_OA_RES0_CTRL
40310004 a CYREG_CTBM1_OA_RES0_CTRL
40310008 a CYREG_CTBM1_OA_RES1_CTRL
40310008 a CYREG_CTBM1_OA_RES1_CTRL
40310f08 a CYREG_CTBM1_OA0_COMP_TRIM
40310f08 a CYREG_CTBM1_OA0_COMP_TRIM
40310f00 a CYREG_CTBM1_OA0_OFFSET_TRIM
40310f00 a CYREG_CTBM1_OA0_OFFSET_TRIM
40310f04 a CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM
40310f04 a CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM
40310080 a CYREG_CTBM1_OA0_SW
40310080 a CYREG_CTBM1_OA0_SW
40310084 a CYREG_CTBM1_OA0_SW_CLEAR
40310084 a CYREG_CTBM1_OA0_SW_CLEAR
40310f14 a CYREG_CTBM1_OA1_COMP_TRIM
40310f14 a CYREG_CTBM1_OA1_COMP_TRIM
40310f0c a CYREG_CTBM1_OA1_OFFSET_TRIM
40310f0c a CYREG_CTBM1_OA1_OFFSET_TRIM
40310f10 a CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM
40310f10 a CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM
40310088 a CYREG_CTBM1_OA1_SW
40310088 a CYREG_CTBM1_OA1_SW
4031008c a CYREG_CTBM1_OA1_SW_CLEAR
4031008c a CYREG_CTBM1_OA1_SW_CLEAR
00000000 a CYREG_FLASH_DATA_MBASE
00000000 a CYREG_FLASH_DATA_MBASE
00020000 a CYREG_FLASH_DATA_MSIZE
00020000 a CYREG_FLASH_DATA_MSIZE
40041000 a CYREG_GPIO_INTR_CAUSE
40041000 a CYREG_GPIO_INTR_CAUSE
40040000 a CYREG_GPIO_PRT0_DR
40040000 a CYREG_GPIO_PRT0_DR
40040044 a CYREG_GPIO_PRT0_DR_CLR
40040044 a CYREG_GPIO_PRT0_DR_CLR
40040048 a CYREG_GPIO_PRT0_DR_INV
40040048 a CYREG_GPIO_PRT0_DR_INV
40040040 a CYREG_GPIO_PRT0_DR_SET
40040040 a CYREG_GPIO_PRT0_DR_SET
40040010 a CYREG_GPIO_PRT0_INTR
40040010 a CYREG_GPIO_PRT0_INTR
4004000c a CYREG_GPIO_PRT0_INTR_CFG
4004000c a CYREG_GPIO_PRT0_INTR_CFG
40040008 a CYREG_GPIO_PRT0_PC
40040008 a CYREG_GPIO_PRT0_PC
40040018 a CYREG_GPIO_PRT0_PC2
40040018 a CYREG_GPIO_PRT0_PC2
40040004 a CYREG_GPIO_PRT0_PS
40040004 a CYREG_GPIO_PRT0_PS
40040100 a CYREG_GPIO_PRT1_DR
40040100 a CYREG_GPIO_PRT1_DR
40040144 a CYREG_GPIO_PRT1_DR_CLR
40040144 a CYREG_GPIO_PRT1_DR_CLR
40040148 a CYREG_GPIO_PRT1_DR_INV
40040148 a CYREG_GPIO_PRT1_DR_INV
40040140 a CYREG_GPIO_PRT1_DR_SET
40040140 a CYREG_GPIO_PRT1_DR_SET
40040110 a CYREG_GPIO_PRT1_INTR
40040110 a CYREG_GPIO_PRT1_INTR
4004010c a CYREG_GPIO_PRT1_INTR_CFG
4004010c a CYREG_GPIO_PRT1_INTR_CFG
40040108 a CYREG_GPIO_PRT1_PC
40040108 a CYREG_GPIO_PRT1_PC
40040118 a CYREG_GPIO_PRT1_PC2
40040118 a CYREG_GPIO_PRT1_PC2
40040104 a CYREG_GPIO_PRT1_PS
40040104 a CYREG_GPIO_PRT1_PS
40040200 a CYREG_GPIO_PRT2_DR
40040200 a CYREG_GPIO_PRT2_DR
40040244 a CYREG_GPIO_PRT2_DR_CLR
40040244 a CYREG_GPIO_PRT2_DR_CLR
40040248 a CYREG_GPIO_PRT2_DR_INV
40040248 a CYREG_GPIO_PRT2_DR_INV
40040240 a CYREG_GPIO_PRT2_DR_SET
40040240 a CYREG_GPIO_PRT2_DR_SET
40040210 a CYREG_GPIO_PRT2_INTR
40040210 a CYREG_GPIO_PRT2_INTR
4004020c a CYREG_GPIO_PRT2_INTR_CFG
4004020c a CYREG_GPIO_PRT2_INTR_CFG
40040208 a CYREG_GPIO_PRT2_PC
40040208 a CYREG_GPIO_PRT2_PC
40040218 a CYREG_GPIO_PRT2_PC2
40040218 a CYREG_GPIO_PRT2_PC2
40040204 a CYREG_GPIO_PRT2_PS
40040204 a CYREG_GPIO_PRT2_PS
40040300 a CYREG_GPIO_PRT3_DR
40040300 a CYREG_GPIO_PRT3_DR
40040344 a CYREG_GPIO_PRT3_DR_CLR
40040344 a CYREG_GPIO_PRT3_DR_CLR
40040348 a CYREG_GPIO_PRT3_DR_INV
40040348 a CYREG_GPIO_PRT3_DR_INV
40040340 a CYREG_GPIO_PRT3_DR_SET
40040340 a CYREG_GPIO_PRT3_DR_SET
40040310 a CYREG_GPIO_PRT3_INTR
40040310 a CYREG_GPIO_PRT3_INTR
4004030c a CYREG_GPIO_PRT3_INTR_CFG
4004030c a CYREG_GPIO_PRT3_INTR_CFG
40040308 a CYREG_GPIO_PRT3_PC
40040308 a CYREG_GPIO_PRT3_PC
40040318 a CYREG_GPIO_PRT3_PC2
40040318 a CYREG_GPIO_PRT3_PC2
40040304 a CYREG_GPIO_PRT3_PS
40040304 a CYREG_GPIO_PRT3_PS
40040400 a CYREG_GPIO_PRT4_DR
40040400 a CYREG_GPIO_PRT4_DR
40040444 a CYREG_GPIO_PRT4_DR_CLR
40040444 a CYREG_GPIO_PRT4_DR_CLR
40040448 a CYREG_GPIO_PRT4_DR_INV
40040448 a CYREG_GPIO_PRT4_DR_INV
40040440 a CYREG_GPIO_PRT4_DR_SET
40040440 a CYREG_GPIO_PRT4_DR_SET
40040410 a CYREG_GPIO_PRT4_INTR
40040410 a CYREG_GPIO_PRT4_INTR
4004040c a CYREG_GPIO_PRT4_INTR_CFG
4004040c a CYREG_GPIO_PRT4_INTR_CFG
40040408 a CYREG_GPIO_PRT4_PC
40040408 a CYREG_GPIO_PRT4_PC
40040418 a CYREG_GPIO_PRT4_PC2
40040418 a CYREG_GPIO_PRT4_PC2
40040404 a CYREG_GPIO_PRT4_PS
40040404 a CYREG_GPIO_PRT4_PS
40040500 a CYREG_GPIO_PRT5_DR
40040500 a CYREG_GPIO_PRT5_DR
40040544 a CYREG_GPIO_PRT5_DR_CLR
40040544 a CYREG_GPIO_PRT5_DR_CLR
40040548 a CYREG_GPIO_PRT5_DR_INV
40040548 a CYREG_GPIO_PRT5_DR_INV
40040540 a CYREG_GPIO_PRT5_DR_SET
40040540 a CYREG_GPIO_PRT5_DR_SET
40040510 a CYREG_GPIO_PRT5_INTR
40040510 a CYREG_GPIO_PRT5_INTR
4004050c a CYREG_GPIO_PRT5_INTR_CFG
4004050c a CYREG_GPIO_PRT5_INTR_CFG
40040508 a CYREG_GPIO_PRT5_PC
40040508 a CYREG_GPIO_PRT5_PC
40040518 a CYREG_GPIO_PRT5_PC2
40040518 a CYREG_GPIO_PRT5_PC2
40040504 a CYREG_GPIO_PRT5_PS
40040504 a CYREG_GPIO_PRT5_PS
40040600 a CYREG_GPIO_PRT6_DR
40040600 a CYREG_GPIO_PRT6_DR
40040644 a CYREG_GPIO_PRT6_DR_CLR
40040644 a CYREG_GPIO_PRT6_DR_CLR
40040648 a CYREG_GPIO_PRT6_DR_INV
40040648 a CYREG_GPIO_PRT6_DR_INV
40040640 a CYREG_GPIO_PRT6_DR_SET
40040640 a CYREG_GPIO_PRT6_DR_SET
40040610 a CYREG_GPIO_PRT6_INTR
40040610 a CYREG_GPIO_PRT6_INTR
4004060c a CYREG_GPIO_PRT6_INTR_CFG
4004060c a CYREG_GPIO_PRT6_INTR_CFG
40040608 a CYREG_GPIO_PRT6_PC
40040608 a CYREG_GPIO_PRT6_PC
40040618 a CYREG_GPIO_PRT6_PC2
40040618 a CYREG_GPIO_PRT6_PC2
40040604 a CYREG_GPIO_PRT6_PS
40040604 a CYREG_GPIO_PRT6_PS
40022100 a CYREG_HSIOM_AMUX_SPLIT_CTL0
40022100 a CYREG_HSIOM_AMUX_SPLIT_CTL0
40022104 a CYREG_HSIOM_AMUX_SPLIT_CTL1
40022104 a CYREG_HSIOM_AMUX_SPLIT_CTL1
40022108 a CYREG_HSIOM_AMUX_SPLIT_CTL2
40022108 a CYREG_HSIOM_AMUX_SPLIT_CTL2
40020000 a CYREG_HSIOM_PORT_SEL0
40020000 a CYREG_HSIOM_PORT_SEL0
40020100 a CYREG_HSIOM_PORT_SEL1
40020100 a CYREG_HSIOM_PORT_SEL1
40020200 a CYREG_HSIOM_PORT_SEL2
40020200 a CYREG_HSIOM_PORT_SEL2
40020300 a CYREG_HSIOM_PORT_SEL3
40020300 a CYREG_HSIOM_PORT_SEL3
40020400 a CYREG_HSIOM_PORT_SEL4
40020400 a CYREG_HSIOM_PORT_SEL4
40020500 a CYREG_HSIOM_PORT_SEL5
40020500 a CYREG_HSIOM_PORT_SEL5
40020600 a CYREG_HSIOM_PORT_SEL6
40020600 a CYREG_HSIOM_PORT_SEL6
402a0008 a CYREG_LCD_CONTROL
402a0008 a CYREG_LCD_CONTROL
402a0100 a CYREG_LCD_DATA00
402a0100 a CYREG_LCD_DATA00
402a0104 a CYREG_LCD_DATA01
402a0104 a CYREG_LCD_DATA01
402a0108 a CYREG_LCD_DATA02
402a0108 a CYREG_LCD_DATA02
402a010c a CYREG_LCD_DATA03
402a010c a CYREG_LCD_DATA03
402a0110 a CYREG_LCD_DATA04
402a0110 a CYREG_LCD_DATA04
402a0004 a CYREG_LCD_DIVIDER
402a0004 a CYREG_LCD_DIVIDER
402a0000 a CYREG_LCD_ID
402a0000 a CYREG_LCD_ID
402b0004 a CYREG_LPCOMP_CONFIG
402b0004 a CYREG_LPCOMP_CONFIG
402b0008 a CYREG_LPCOMP_DFT
402b0008 a CYREG_LPCOMP_DFT
402b0000 a CYREG_LPCOMP_ID
402b0000 a CYREG_LPCOMP_ID
402b0010 a CYREG_LPCOMP_INTR
402b0010 a CYREG_LPCOMP_INTR
402b0018 a CYREG_LPCOMP_INTR_MASK
402b0018 a CYREG_LPCOMP_INTR_MASK
402b001c a CYREG_LPCOMP_INTR_MASKED
402b001c a CYREG_LPCOMP_INTR_MASKED
402b0014 a CYREG_LPCOMP_INTR_SET
402b0014 a CYREG_LPCOMP_INTR_SET
402bff00 a CYREG_LPCOMP_TRIM1
402bff00 a CYREG_LPCOMP_TRIM1
402bff04 a CYREG_LPCOMP_TRIM2
402bff04 a CYREG_LPCOMP_TRIM2
402bff08 a CYREG_LPCOMP_TRIM3
402bff08 a CYREG_LPCOMP_TRIM3
402bff0c a CYREG_LPCOMP_TRIM4
402bff0c a CYREG_LPCOMP_TRIM4
403f0030 a CYREG_PASS_DFT_CTRL
403f0030 a CYREG_PASS_DFT_CTRL
403f0e00 a CYREG_PASS_DSAB_DSAB_CTRL
403f0e00 a CYREG_PASS_DSAB_DSAB_CTRL
403f0e04 a CYREG_PASS_DSAB_DSAB_DFT
403f0e04 a CYREG_PASS_DSAB_DSAB_DFT
403f0f00 a CYREG_PASS_DSAB_TRIM
403f0f00 a CYREG_PASS_DSAB_TRIM
403f0000 a CYREG_PASS_INTR_CAUSE
403f0000 a CYREG_PASS_INTR_CAUSE
40010400 a CYREG_PERI_DIV_16_5_CTL0
40010400 a CYREG_PERI_DIV_16_5_CTL0
40010400 a CYREG_PERI_DIV_16_5_CTL00
40010400 a CYREG_PERI_DIV_16_5_CTL00
40010404 a CYREG_PERI_DIV_16_5_CTL01
40010404 a CYREG_PERI_DIV_16_5_CTL01
40010404 a CYREG_PERI_DIV_16_5_CTL1
40010404 a CYREG_PERI_DIV_16_5_CTL1
40010300 a CYREG_PERI_DIV_16_CTL0
40010300 a CYREG_PERI_DIV_16_CTL0
40010300 a CYREG_PERI_DIV_16_CTL00
40010300 a CYREG_PERI_DIV_16_CTL00
40010304 a CYREG_PERI_DIV_16_CTL01
40010304 a CYREG_PERI_DIV_16_CTL01
40010308 a CYREG_PERI_DIV_16_CTL02
40010308 a CYREG_PERI_DIV_16_CTL02
4001030c a CYREG_PERI_DIV_16_CTL03
4001030c a CYREG_PERI_DIV_16_CTL03
40010310 a CYREG_PERI_DIV_16_CTL04
40010310 a CYREG_PERI_DIV_16_CTL04
40010314 a CYREG_PERI_DIV_16_CTL05
40010314 a CYREG_PERI_DIV_16_CTL05
40010318 a CYREG_PERI_DIV_16_CTL06
40010318 a CYREG_PERI_DIV_16_CTL06
4001031c a CYREG_PERI_DIV_16_CTL07
4001031c a CYREG_PERI_DIV_16_CTL07
40010320 a CYREG_PERI_DIV_16_CTL08
40010320 a CYREG_PERI_DIV_16_CTL08
40010324 a CYREG_PERI_DIV_16_CTL09
40010324 a CYREG_PERI_DIV_16_CTL09
40010304 a CYREG_PERI_DIV_16_CTL1
40010304 a CYREG_PERI_DIV_16_CTL1
40010308 a CYREG_PERI_DIV_16_CTL2
40010308 a CYREG_PERI_DIV_16_CTL2
4001030c a CYREG_PERI_DIV_16_CTL3
4001030c a CYREG_PERI_DIV_16_CTL3
40010310 a CYREG_PERI_DIV_16_CTL4
40010310 a CYREG_PERI_DIV_16_CTL4
40010314 a CYREG_PERI_DIV_16_CTL5
40010314 a CYREG_PERI_DIV_16_CTL5
40010318 a CYREG_PERI_DIV_16_CTL6
40010318 a CYREG_PERI_DIV_16_CTL6
4001031c a CYREG_PERI_DIV_16_CTL7
4001031c a CYREG_PERI_DIV_16_CTL7
40010320 a CYREG_PERI_DIV_16_CTL8
40010320 a CYREG_PERI_DIV_16_CTL8
40010324 a CYREG_PERI_DIV_16_CTL9
40010324 a CYREG_PERI_DIV_16_CTL9
40010000 a CYREG_PERI_DIV_CMD
40010000 a CYREG_PERI_DIV_CMD
40010100 a CYREG_PERI_PCLK_CTL0
40010100 a CYREG_PERI_PCLK_CTL0
40010100 a CYREG_PERI_PCLK_CTL00
40010100 a CYREG_PERI_PCLK_CTL00
40010104 a CYREG_PERI_PCLK_CTL01
40010104 a CYREG_PERI_PCLK_CTL01
40010108 a CYREG_PERI_PCLK_CTL02
40010108 a CYREG_PERI_PCLK_CTL02
4001010c a CYREG_PERI_PCLK_CTL03
4001010c a CYREG_PERI_PCLK_CTL03
40010110 a CYREG_PERI_PCLK_CTL04
40010110 a CYREG_PERI_PCLK_CTL04
40010114 a CYREG_PERI_PCLK_CTL05
40010114 a CYREG_PERI_PCLK_CTL05
40010118 a CYREG_PERI_PCLK_CTL06
40010118 a CYREG_PERI_PCLK_CTL06
4001011c a CYREG_PERI_PCLK_CTL07
4001011c a CYREG_PERI_PCLK_CTL07
40010120 a CYREG_PERI_PCLK_CTL08
40010120 a CYREG_PERI_PCLK_CTL08
40010124 a CYREG_PERI_PCLK_CTL09
40010124 a CYREG_PERI_PCLK_CTL09
40010104 a CYREG_PERI_PCLK_CTL1
40010104 a CYREG_PERI_PCLK_CTL1
40010128 a CYREG_PERI_PCLK_CTL10
40010128 a CYREG_PERI_PCLK_CTL10
4001012c a CYREG_PERI_PCLK_CTL11
4001012c a CYREG_PERI_PCLK_CTL11
40010130 a CYREG_PERI_PCLK_CTL12
40010130 a CYREG_PERI_PCLK_CTL12
40010134 a CYREG_PERI_PCLK_CTL13
40010134 a CYREG_PERI_PCLK_CTL13
40010138 a CYREG_PERI_PCLK_CTL14
40010138 a CYREG_PERI_PCLK_CTL14
4001013c a CYREG_PERI_PCLK_CTL15
4001013c a CYREG_PERI_PCLK_CTL15
40010108 a CYREG_PERI_PCLK_CTL2
40010108 a CYREG_PERI_PCLK_CTL2
4001010c a CYREG_PERI_PCLK_CTL3
4001010c a CYREG_PERI_PCLK_CTL3
40010110 a CYREG_PERI_PCLK_CTL4
40010110 a CYREG_PERI_PCLK_CTL4
40010114 a CYREG_PERI_PCLK_CTL5
40010114 a CYREG_PERI_PCLK_CTL5
40010118 a CYREG_PERI_PCLK_CTL6
40010118 a CYREG_PERI_PCLK_CTL6
4001011c a CYREG_PERI_PCLK_CTL7
4001011c a CYREG_PERI_PCLK_CTL7
40010120 a CYREG_PERI_PCLK_CTL8
40010120 a CYREG_PERI_PCLK_CTL8
40010124 a CYREG_PERI_PCLK_CTL9
40010124 a CYREG_PERI_PCLK_CTL9
400b0014 a CYREG_PWR_BG_CONFIG
400b0014 a CYREG_PWR_BG_CONFIG
400bff10 a CYREG_PWR_BG_TRIM1
400bff10 a CYREG_PWR_BG_TRIM1
400bff14 a CYREG_PWR_BG_TRIM2
400bff14 a CYREG_PWR_BG_TRIM2
400bff18 a CYREG_PWR_BG_TRIM3
400bff18 a CYREG_PWR_BG_TRIM3
400bff1c a CYREG_PWR_BG_TRIM4
400bff1c a CYREG_PWR_BG_TRIM4
400bff20 a CYREG_PWR_BG_TRIM5
400bff20 a CYREG_PWR_BG_TRIM5
400b0028 a CYREG_PWR_BOD_KEY
400b0028 a CYREG_PWR_BOD_KEY
400b0000 a CYREG_PWR_CONTROL
400b0000 a CYREG_PWR_CONTROL
400b0020 a CYREG_PWR_DDFT_SELECT
400b0020 a CYREG_PWR_DDFT_SELECT
400b0024 a CYREG_PWR_DFT_KEY
400b0024 a CYREG_PWR_DFT_KEY
400b001c a CYREG_PWR_DFT_SELECT
400b001c a CYREG_PWR_DFT_SELECT
400b0004 a CYREG_PWR_INTR
400b0004 a CYREG_PWR_INTR
400b0008 a CYREG_PWR_INTR_MASK
400b0008 a CYREG_PWR_INTR_MASK
400b000c a CYREG_PWR_KEY_DELAY
400b000c a CYREG_PWR_KEY_DELAY
400b0010 a CYREG_PWR_PWRSYS_CONFIG
400b0010 a CYREG_PWR_PWRSYS_CONFIG
400bff00 a CYREG_PWR_PWRSYS_TRIM1
400bff00 a CYREG_PWR_PWRSYS_TRIM1
400bff04 a CYREG_PWR_PWRSYS_TRIM2
400bff04 a CYREG_PWR_PWRSYS_TRIM2
400bff08 a CYREG_PWR_PWRSYS_TRIM3
400bff08 a CYREG_PWR_PWRSYS_TRIM3
400bff0c a CYREG_PWR_PWRSYS_TRIM4
400bff0c a CYREG_PWR_PWRSYS_TRIM4
400bff38 a CYREG_PWR_RSVD_TRIM
400bff38 a CYREG_PWR_RSVD_TRIM
400b002c a CYREG_PWR_STOP
400b002c a CYREG_PWR_STOP
400b0018 a CYREG_PWR_VMON_CONFIG
400b0018 a CYREG_PWR_VMON_CONFIG
400b0300 a CYREG_RES_CAUSE
400b0300 a CYREG_RES_CAUSE
10000000 a CYREG_ROM_DATA_MBASE
10000000 a CYREG_ROM_DATA_MBASE
00002000 a CYREG_ROM_DATA_MSIZE
00002000 a CYREG_ROM_DATA_MSIZE
f0000000 a CYREG_ROMTABLE_ADDR
f0000000 a CYREG_ROMTABLE_ADDR
f0000ff0 a CYREG_ROMTABLE_CID0
f0000ff0 a CYREG_ROMTABLE_CID0
f0000ff4 a CYREG_ROMTABLE_CID1
f0000ff4 a CYREG_ROMTABLE_CID1
f0000ff8 a CYREG_ROMTABLE_CID2
f0000ff8 a CYREG_ROMTABLE_CID2
f0000ffc a CYREG_ROMTABLE_CID3
f0000ffc a CYREG_ROMTABLE_CID3
f0000fcc a CYREG_ROMTABLE_DID
f0000fcc a CYREG_ROMTABLE_DID
f0000fe0 a CYREG_ROMTABLE_PID0
f0000fe0 a CYREG_ROMTABLE_PID0
f0000fe4 a CYREG_ROMTABLE_PID1
f0000fe4 a CYREG_ROMTABLE_PID1
f0000fe8 a CYREG_ROMTABLE_PID2
f0000fe8 a CYREG_ROMTABLE_PID2
f0000fec a CYREG_ROMTABLE_PID3
f0000fec a CYREG_ROMTABLE_PID3
f0000fd0 a CYREG_ROMTABLE_PID4
f0000fd0 a CYREG_ROMTABLE_PID4
f0000fd4 a CYREG_ROMTABLE_PID5
f0000fd4 a CYREG_ROMTABLE_PID5
f0000fd8 a CYREG_ROMTABLE_PID6
f0000fd8 a CYREG_ROMTABLE_PID6
f0000fdc a CYREG_ROMTABLE_PID7
f0000fdc a CYREG_ROMTABLE_PID7
403a0f00 a CYREG_SAR_ANA_TRIM
403a0f00 a CYREG_SAR_ANA_TRIM
403a020c a CYREG_SAR_AVG_STAT
403a020c a CYREG_SAR_AVG_STAT
403a0080 a CYREG_SAR_CHAN_CONFIG0
403a0080 a CYREG_SAR_CHAN_CONFIG0
403a0080 a CYREG_SAR_CHAN_CONFIG00
403a0080 a CYREG_SAR_CHAN_CONFIG00
403a0084 a CYREG_SAR_CHAN_CONFIG01
403a0084 a CYREG_SAR_CHAN_CONFIG01
403a0088 a CYREG_SAR_CHAN_CONFIG02
403a0088 a CYREG_SAR_CHAN_CONFIG02
403a008c a CYREG_SAR_CHAN_CONFIG03
403a008c a CYREG_SAR_CHAN_CONFIG03
403a0090 a CYREG_SAR_CHAN_CONFIG04
403a0090 a CYREG_SAR_CHAN_CONFIG04
403a0094 a CYREG_SAR_CHAN_CONFIG05
403a0094 a CYREG_SAR_CHAN_CONFIG05
403a0098 a CYREG_SAR_CHAN_CONFIG06
403a0098 a CYREG_SAR_CHAN_CONFIG06
403a009c a CYREG_SAR_CHAN_CONFIG07
403a009c a CYREG_SAR_CHAN_CONFIG07
403a00a0 a CYREG_SAR_CHAN_CONFIG08
403a00a0 a CYREG_SAR_CHAN_CONFIG08
403a00a4 a CYREG_SAR_CHAN_CONFIG09
403a00a4 a CYREG_SAR_CHAN_CONFIG09
403a0084 a CYREG_SAR_CHAN_CONFIG1
403a0084 a CYREG_SAR_CHAN_CONFIG1
403a00a8 a CYREG_SAR_CHAN_CONFIG10
403a00a8 a CYREG_SAR_CHAN_CONFIG10
403a00ac a CYREG_SAR_CHAN_CONFIG11
403a00ac a CYREG_SAR_CHAN_CONFIG11
403a00b0 a CYREG_SAR_CHAN_CONFIG12
403a00b0 a CYREG_SAR_CHAN_CONFIG12
403a00b4 a CYREG_SAR_CHAN_CONFIG13
403a00b4 a CYREG_SAR_CHAN_CONFIG13
403a00b8 a CYREG_SAR_CHAN_CONFIG14
403a00b8 a CYREG_SAR_CHAN_CONFIG14
403a00bc a CYREG_SAR_CHAN_CONFIG15
403a00bc a CYREG_SAR_CHAN_CONFIG15
403a0088 a CYREG_SAR_CHAN_CONFIG2
403a0088 a CYREG_SAR_CHAN_CONFIG2
403a008c a CYREG_SAR_CHAN_CONFIG3
403a008c a CYREG_SAR_CHAN_CONFIG3
403a0090 a CYREG_SAR_CHAN_CONFIG4
403a0090 a CYREG_SAR_CHAN_CONFIG4
403a0094 a CYREG_SAR_CHAN_CONFIG5
403a0094 a CYREG_SAR_CHAN_CONFIG5
403a0098 a CYREG_SAR_CHAN_CONFIG6
403a0098 a CYREG_SAR_CHAN_CONFIG6
403a009c a CYREG_SAR_CHAN_CONFIG7
403a009c a CYREG_SAR_CHAN_CONFIG7
403a00a0 a CYREG_SAR_CHAN_CONFIG8
403a00a0 a CYREG_SAR_CHAN_CONFIG8
403a00a4 a CYREG_SAR_CHAN_CONFIG9
403a00a4 a CYREG_SAR_CHAN_CONFIG9
403a0020 a CYREG_SAR_CHAN_EN
403a0020 a CYREG_SAR_CHAN_EN
403a0204 a CYREG_SAR_CHAN_RESULT_VALID
403a0204 a CYREG_SAR_CHAN_RESULT_VALID
403a0180 a CYREG_SAR_CHAN_RESULT0
403a0180 a CYREG_SAR_CHAN_RESULT0
403a0180 a CYREG_SAR_CHAN_RESULT00
403a0180 a CYREG_SAR_CHAN_RESULT00
403a0184 a CYREG_SAR_CHAN_RESULT01
403a0184 a CYREG_SAR_CHAN_RESULT01
403a0188 a CYREG_SAR_CHAN_RESULT02
403a0188 a CYREG_SAR_CHAN_RESULT02
403a018c a CYREG_SAR_CHAN_RESULT03
403a018c a CYREG_SAR_CHAN_RESULT03
403a0190 a CYREG_SAR_CHAN_RESULT04
403a0190 a CYREG_SAR_CHAN_RESULT04
403a0194 a CYREG_SAR_CHAN_RESULT05
403a0194 a CYREG_SAR_CHAN_RESULT05
403a0198 a CYREG_SAR_CHAN_RESULT06
403a0198 a CYREG_SAR_CHAN_RESULT06
403a019c a CYREG_SAR_CHAN_RESULT07
403a019c a CYREG_SAR_CHAN_RESULT07
403a01a0 a CYREG_SAR_CHAN_RESULT08
403a01a0 a CYREG_SAR_CHAN_RESULT08
403a01a4 a CYREG_SAR_CHAN_RESULT09
403a01a4 a CYREG_SAR_CHAN_RESULT09
403a0184 a CYREG_SAR_CHAN_RESULT1
403a0184 a CYREG_SAR_CHAN_RESULT1
403a01a8 a CYREG_SAR_CHAN_RESULT10
403a01a8 a CYREG_SAR_CHAN_RESULT10
403a01ac a CYREG_SAR_CHAN_RESULT11
403a01ac a CYREG_SAR_CHAN_RESULT11
403a01b0 a CYREG_SAR_CHAN_RESULT12
403a01b0 a CYREG_SAR_CHAN_RESULT12
403a01b4 a CYREG_SAR_CHAN_RESULT13
403a01b4 a CYREG_SAR_CHAN_RESULT13
403a01b8 a CYREG_SAR_CHAN_RESULT14
403a01b8 a CYREG_SAR_CHAN_RESULT14
403a01bc a CYREG_SAR_CHAN_RESULT15
403a01bc a CYREG_SAR_CHAN_RESULT15
403a0188 a CYREG_SAR_CHAN_RESULT2
403a0188 a CYREG_SAR_CHAN_RESULT2
403a018c a CYREG_SAR_CHAN_RESULT3
403a018c a CYREG_SAR_CHAN_RESULT3
403a0190 a CYREG_SAR_CHAN_RESULT4
403a0190 a CYREG_SAR_CHAN_RESULT4
403a0194 a CYREG_SAR_CHAN_RESULT5
403a0194 a CYREG_SAR_CHAN_RESULT5
403a0198 a CYREG_SAR_CHAN_RESULT6
403a0198 a CYREG_SAR_CHAN_RESULT6
403a019c a CYREG_SAR_CHAN_RESULT7
403a019c a CYREG_SAR_CHAN_RESULT7
403a01a0 a CYREG_SAR_CHAN_RESULT8
403a01a0 a CYREG_SAR_CHAN_RESULT8
403a01a4 a CYREG_SAR_CHAN_RESULT9
403a01a4 a CYREG_SAR_CHAN_RESULT9
403a0200 a CYREG_SAR_CHAN_WORK_VALID
403a0200 a CYREG_SAR_CHAN_WORK_VALID
403a0100 a CYREG_SAR_CHAN_WORK0
403a0100 a CYREG_SAR_CHAN_WORK0
403a0100 a CYREG_SAR_CHAN_WORK00
403a0100 a CYREG_SAR_CHAN_WORK00
403a0104 a CYREG_SAR_CHAN_WORK01
403a0104 a CYREG_SAR_CHAN_WORK01
403a0108 a CYREG_SAR_CHAN_WORK02
403a0108 a CYREG_SAR_CHAN_WORK02
403a010c a CYREG_SAR_CHAN_WORK03
403a010c a CYREG_SAR_CHAN_WORK03
403a0110 a CYREG_SAR_CHAN_WORK04
403a0110 a CYREG_SAR_CHAN_WORK04
403a0114 a CYREG_SAR_CHAN_WORK05
403a0114 a CYREG_SAR_CHAN_WORK05
403a0118 a CYREG_SAR_CHAN_WORK06
403a0118 a CYREG_SAR_CHAN_WORK06
403a011c a CYREG_SAR_CHAN_WORK07
403a011c a CYREG_SAR_CHAN_WORK07
403a0120 a CYREG_SAR_CHAN_WORK08
403a0120 a CYREG_SAR_CHAN_WORK08
403a0124 a CYREG_SAR_CHAN_WORK09
403a0124 a CYREG_SAR_CHAN_WORK09
403a0104 a CYREG_SAR_CHAN_WORK1
403a0104 a CYREG_SAR_CHAN_WORK1
403a0128 a CYREG_SAR_CHAN_WORK10
403a0128 a CYREG_SAR_CHAN_WORK10
403a012c a CYREG_SAR_CHAN_WORK11
403a012c a CYREG_SAR_CHAN_WORK11
403a0130 a CYREG_SAR_CHAN_WORK12
403a0130 a CYREG_SAR_CHAN_WORK12
403a0134 a CYREG_SAR_CHAN_WORK13
403a0134 a CYREG_SAR_CHAN_WORK13
403a0138 a CYREG_SAR_CHAN_WORK14
403a0138 a CYREG_SAR_CHAN_WORK14
403a013c a CYREG_SAR_CHAN_WORK15
403a013c a CYREG_SAR_CHAN_WORK15
403a0108 a CYREG_SAR_CHAN_WORK2
403a0108 a CYREG_SAR_CHAN_WORK2
403a010c a CYREG_SAR_CHAN_WORK3
403a010c a CYREG_SAR_CHAN_WORK3
403a0110 a CYREG_SAR_CHAN_WORK4
403a0110 a CYREG_SAR_CHAN_WORK4
403a0114 a CYREG_SAR_CHAN_WORK5
403a0114 a CYREG_SAR_CHAN_WORK5
403a0118 a CYREG_SAR_CHAN_WORK6
403a0118 a CYREG_SAR_CHAN_WORK6
403a011c a CYREG_SAR_CHAN_WORK7
403a011c a CYREG_SAR_CHAN_WORK7
403a0120 a CYREG_SAR_CHAN_WORK8
403a0120 a CYREG_SAR_CHAN_WORK8
403a0124 a CYREG_SAR_CHAN_WORK9
403a0124 a CYREG_SAR_CHAN_WORK9
403a0000 a CYREG_SAR_CTRL
403a0000 a CYREG_SAR_CTRL
403a0030 a CYREG_SAR_DFT_CTRL
403a0030 a CYREG_SAR_DFT_CTRL
403a0280 a CYREG_SAR_INJ_CHAN_CONFIG
403a0280 a CYREG_SAR_INJ_CHAN_CONFIG
403a0290 a CYREG_SAR_INJ_RESULT
403a0290 a CYREG_SAR_INJ_RESULT
403a0210 a CYREG_SAR_INTR
403a0210 a CYREG_SAR_INTR
403a0240 a CYREG_SAR_INTR_CAUSE
403a0240 a CYREG_SAR_INTR_CAUSE
403a0218 a CYREG_SAR_INTR_MASK
403a0218 a CYREG_SAR_INTR_MASK
403a021c a CYREG_SAR_INTR_MASKED
403a021c a CYREG_SAR_INTR_MASKED
403a0214 a CYREG_SAR_INTR_SET
403a0214 a CYREG_SAR_INTR_SET
403a0304 a CYREG_SAR_MUX_SWITCH_CLEAR0
403a0304 a CYREG_SAR_MUX_SWITCH_CLEAR0
403a030c a CYREG_SAR_MUX_SWITCH_CLEAR1
403a030c a CYREG_SAR_MUX_SWITCH_CLEAR1
403a0340 a CYREG_SAR_MUX_SWITCH_HW_CTRL
403a0340 a CYREG_SAR_MUX_SWITCH_HW_CTRL
403a0348 a CYREG_SAR_MUX_SWITCH_STATUS
403a0348 a CYREG_SAR_MUX_SWITCH_STATUS
403a0300 a CYREG_SAR_MUX_SWITCH0
403a0300 a CYREG_SAR_MUX_SWITCH0
403a0308 a CYREG_SAR_MUX_SWITCH1
403a0308 a CYREG_SAR_MUX_SWITCH1
403a0380 a CYREG_SAR_PUMP_CTRL
403a0380 a CYREG_SAR_PUMP_CTRL
403a001c a CYREG_SAR_RANGE_COND
403a001c a CYREG_SAR_RANGE_COND
403a0230 a CYREG_SAR_RANGE_INTR
403a0230 a CYREG_SAR_RANGE_INTR
403a0238 a CYREG_SAR_RANGE_INTR_MASK
403a0238 a CYREG_SAR_RANGE_INTR_MASK
403a023c a CYREG_SAR_RANGE_INTR_MASKED
403a023c a CYREG_SAR_RANGE_INTR_MASKED
403a0234 a CYREG_SAR_RANGE_INTR_SET
403a0234 a CYREG_SAR_RANGE_INTR_SET
403a0018 a CYREG_SAR_RANGE_THRES
403a0018 a CYREG_SAR_RANGE_THRES
403a0004 a CYREG_SAR_SAMPLE_CTRL
403a0004 a CYREG_SAR_SAMPLE_CTRL
403a0010 a CYREG_SAR_SAMPLE_TIME01
403a0010 a CYREG_SAR_SAMPLE_TIME01
403a0014 a CYREG_SAR_SAMPLE_TIME23
403a0014 a CYREG_SAR_SAMPLE_TIME23
403a0220 a CYREG_SAR_SATURATE_INTR
403a0220 a CYREG_SAR_SATURATE_INTR
403a0228 a CYREG_SAR_SATURATE_INTR_MASK
403a0228 a CYREG_SAR_SATURATE_INTR_MASK
403a022c a CYREG_SAR_SATURATE_INTR_MASKED
403a022c a CYREG_SAR_SATURATE_INTR_MASKED
403a0224 a CYREG_SAR_SATURATE_INTR_SET
403a0224 a CYREG_SAR_SATURATE_INTR_SET
403a0024 a CYREG_SAR_START_CTRL
403a0024 a CYREG_SAR_START_CTRL
403a0208 a CYREG_SAR_STATUS
403a0208 a CYREG_SAR_STATUS
403a0f04 a CYREG_SAR_WOUNDING
403a0f04 a CYREG_SAR_WOUNDING
40240000 a CYREG_SCB0_CTRL
40240000 a CYREG_SCB0_CTRL
40240400 a CYREG_SCB0_EZ_DATA0
40240400 a CYREG_SCB0_EZ_DATA0
40240400 a CYREG_SCB0_EZ_DATA000
40240400 a CYREG_SCB0_EZ_DATA000
40240404 a CYREG_SCB0_EZ_DATA001
40240404 a CYREG_SCB0_EZ_DATA001
40240408 a CYREG_SCB0_EZ_DATA002
40240408 a CYREG_SCB0_EZ_DATA002
4024040c a CYREG_SCB0_EZ_DATA003
4024040c a CYREG_SCB0_EZ_DATA003
40240410 a CYREG_SCB0_EZ_DATA004
40240410 a CYREG_SCB0_EZ_DATA004
40240414 a CYREG_SCB0_EZ_DATA005
40240414 a CYREG_SCB0_EZ_DATA005
40240418 a CYREG_SCB0_EZ_DATA006
40240418 a CYREG_SCB0_EZ_DATA006
4024041c a CYREG_SCB0_EZ_DATA007
4024041c a CYREG_SCB0_EZ_DATA007
40240420 a CYREG_SCB0_EZ_DATA008
40240420 a CYREG_SCB0_EZ_DATA008
40240424 a CYREG_SCB0_EZ_DATA009
40240424 a CYREG_SCB0_EZ_DATA009
40240428 a CYREG_SCB0_EZ_DATA010
40240428 a CYREG_SCB0_EZ_DATA010
4024042c a CYREG_SCB0_EZ_DATA011
4024042c a CYREG_SCB0_EZ_DATA011
40240430 a CYREG_SCB0_EZ_DATA012
40240430 a CYREG_SCB0_EZ_DATA012
40240434 a CYREG_SCB0_EZ_DATA013
40240434 a CYREG_SCB0_EZ_DATA013
40240438 a CYREG_SCB0_EZ_DATA014
40240438 a CYREG_SCB0_EZ_DATA014
4024043c a CYREG_SCB0_EZ_DATA015
4024043c a CYREG_SCB0_EZ_DATA015
40240440 a CYREG_SCB0_EZ_DATA016
40240440 a CYREG_SCB0_EZ_DATA016
40240444 a CYREG_SCB0_EZ_DATA017
40240444 a CYREG_SCB0_EZ_DATA017
40240448 a CYREG_SCB0_EZ_DATA018
40240448 a CYREG_SCB0_EZ_DATA018
4024044c a CYREG_SCB0_EZ_DATA019
4024044c a CYREG_SCB0_EZ_DATA019
40240450 a CYREG_SCB0_EZ_DATA020
40240450 a CYREG_SCB0_EZ_DATA020
40240454 a CYREG_SCB0_EZ_DATA021
40240454 a CYREG_SCB0_EZ_DATA021
40240458 a CYREG_SCB0_EZ_DATA022
40240458 a CYREG_SCB0_EZ_DATA022
4024045c a CYREG_SCB0_EZ_DATA023
4024045c a CYREG_SCB0_EZ_DATA023
40240460 a CYREG_SCB0_EZ_DATA024
40240460 a CYREG_SCB0_EZ_DATA024
40240464 a CYREG_SCB0_EZ_DATA025
40240464 a CYREG_SCB0_EZ_DATA025
40240468 a CYREG_SCB0_EZ_DATA026
40240468 a CYREG_SCB0_EZ_DATA026
4024046c a CYREG_SCB0_EZ_DATA027
4024046c a CYREG_SCB0_EZ_DATA027
40240470 a CYREG_SCB0_EZ_DATA028
40240470 a CYREG_SCB0_EZ_DATA028
40240474 a CYREG_SCB0_EZ_DATA029
40240474 a CYREG_SCB0_EZ_DATA029
40240478 a CYREG_SCB0_EZ_DATA030
40240478 a CYREG_SCB0_EZ_DATA030
4024047c a CYREG_SCB0_EZ_DATA031
4024047c a CYREG_SCB0_EZ_DATA031
40240404 a CYREG_SCB0_EZ_DATA1
40240404 a CYREG_SCB0_EZ_DATA1
40240428 a CYREG_SCB0_EZ_DATA10
40240428 a CYREG_SCB0_EZ_DATA10
4024042c a CYREG_SCB0_EZ_DATA11
4024042c a CYREG_SCB0_EZ_DATA11
40240430 a CYREG_SCB0_EZ_DATA12
40240430 a CYREG_SCB0_EZ_DATA12
40240434 a CYREG_SCB0_EZ_DATA13
40240434 a CYREG_SCB0_EZ_DATA13
40240438 a CYREG_SCB0_EZ_DATA14
40240438 a CYREG_SCB0_EZ_DATA14
4024043c a CYREG_SCB0_EZ_DATA15
4024043c a CYREG_SCB0_EZ_DATA15
40240440 a CYREG_SCB0_EZ_DATA16
40240440 a CYREG_SCB0_EZ_DATA16
40240444 a CYREG_SCB0_EZ_DATA17
40240444 a CYREG_SCB0_EZ_DATA17
40240448 a CYREG_SCB0_EZ_DATA18
40240448 a CYREG_SCB0_EZ_DATA18
4024044c a CYREG_SCB0_EZ_DATA19
4024044c a CYREG_SCB0_EZ_DATA19
40240408 a CYREG_SCB0_EZ_DATA2
40240408 a CYREG_SCB0_EZ_DATA2
40240450 a CYREG_SCB0_EZ_DATA20
40240450 a CYREG_SCB0_EZ_DATA20
40240454 a CYREG_SCB0_EZ_DATA21
40240454 a CYREG_SCB0_EZ_DATA21
40240458 a CYREG_SCB0_EZ_DATA22
40240458 a CYREG_SCB0_EZ_DATA22
4024045c a CYREG_SCB0_EZ_DATA23
4024045c a CYREG_SCB0_EZ_DATA23
40240460 a CYREG_SCB0_EZ_DATA24
40240460 a CYREG_SCB0_EZ_DATA24
40240464 a CYREG_SCB0_EZ_DATA25
40240464 a CYREG_SCB0_EZ_DATA25
40240468 a CYREG_SCB0_EZ_DATA26
40240468 a CYREG_SCB0_EZ_DATA26
4024046c a CYREG_SCB0_EZ_DATA27
4024046c a CYREG_SCB0_EZ_DATA27
40240470 a CYREG_SCB0_EZ_DATA28
40240470 a CYREG_SCB0_EZ_DATA28
40240474 a CYREG_SCB0_EZ_DATA29
40240474 a CYREG_SCB0_EZ_DATA29
4024040c a CYREG_SCB0_EZ_DATA3
4024040c a CYREG_SCB0_EZ_DATA3
40240478 a CYREG_SCB0_EZ_DATA30
40240478 a CYREG_SCB0_EZ_DATA30
4024047c a CYREG_SCB0_EZ_DATA31
4024047c a CYREG_SCB0_EZ_DATA31
40240410 a CYREG_SCB0_EZ_DATA4
40240410 a CYREG_SCB0_EZ_DATA4
40240414 a CYREG_SCB0_EZ_DATA5
40240414 a CYREG_SCB0_EZ_DATA5
40240418 a CYREG_SCB0_EZ_DATA6
40240418 a CYREG_SCB0_EZ_DATA6
4024041c a CYREG_SCB0_EZ_DATA7
4024041c a CYREG_SCB0_EZ_DATA7
40240420 a CYREG_SCB0_EZ_DATA8
40240420 a CYREG_SCB0_EZ_DATA8
40240424 a CYREG_SCB0_EZ_DATA9
40240424 a CYREG_SCB0_EZ_DATA9
40240070 a CYREG_SCB0_I2C_CFG
40240070 a CYREG_SCB0_I2C_CFG
40240060 a CYREG_SCB0_I2C_CTRL
40240060 a CYREG_SCB0_I2C_CTRL
40240068 a CYREG_SCB0_I2C_M_CMD
40240068 a CYREG_SCB0_I2C_M_CMD
4024006c a CYREG_SCB0_I2C_S_CMD
4024006c a CYREG_SCB0_I2C_S_CMD
40240064 a CYREG_SCB0_I2C_STATUS
40240064 a CYREG_SCB0_I2C_STATUS
40240e00 a CYREG_SCB0_INTR_CAUSE
40240e00 a CYREG_SCB0_INTR_CAUSE
40240e80 a CYREG_SCB0_INTR_I2C_EC
40240e80 a CYREG_SCB0_INTR_I2C_EC
40240e88 a CYREG_SCB0_INTR_I2C_EC_MASK
40240e88 a CYREG_SCB0_INTR_I2C_EC_MASK
40240e8c a CYREG_SCB0_INTR_I2C_EC_MASKED
40240e8c a CYREG_SCB0_INTR_I2C_EC_MASKED
40240f00 a CYREG_SCB0_INTR_M
40240f00 a CYREG_SCB0_INTR_M
40240f08 a CYREG_SCB0_INTR_M_MASK
40240f08 a CYREG_SCB0_INTR_M_MASK
40240f0c a CYREG_SCB0_INTR_M_MASKED
40240f0c a CYREG_SCB0_INTR_M_MASKED
40240f04 a CYREG_SCB0_INTR_M_SET
40240f04 a CYREG_SCB0_INTR_M_SET
40240fc0 a CYREG_SCB0_INTR_RX
40240fc0 a CYREG_SCB0_INTR_RX
40240fc8 a CYREG_SCB0_INTR_RX_MASK
40240fc8 a CYREG_SCB0_INTR_RX_MASK
40240fcc a CYREG_SCB0_INTR_RX_MASKED
40240fcc a CYREG_SCB0_INTR_RX_MASKED
40240fc4 a CYREG_SCB0_INTR_RX_SET
40240fc4 a CYREG_SCB0_INTR_RX_SET
40240f40 a CYREG_SCB0_INTR_S
40240f40 a CYREG_SCB0_INTR_S
40240f48 a CYREG_SCB0_INTR_S_MASK
40240f48 a CYREG_SCB0_INTR_S_MASK
40240f4c a CYREG_SCB0_INTR_S_MASKED
40240f4c a CYREG_SCB0_INTR_S_MASKED
40240f44 a CYREG_SCB0_INTR_S_SET
40240f44 a CYREG_SCB0_INTR_S_SET
40240ec0 a CYREG_SCB0_INTR_SPI_EC
40240ec0 a CYREG_SCB0_INTR_SPI_EC
40240ec8 a CYREG_SCB0_INTR_SPI_EC_MASK
40240ec8 a CYREG_SCB0_INTR_SPI_EC_MASK
40240ecc a CYREG_SCB0_INTR_SPI_EC_MASKED
40240ecc a CYREG_SCB0_INTR_SPI_EC_MASKED
40240f80 a CYREG_SCB0_INTR_TX
40240f80 a CYREG_SCB0_INTR_TX
40240f88 a CYREG_SCB0_INTR_TX_MASK
40240f88 a CYREG_SCB0_INTR_TX_MASK
40240f8c a CYREG_SCB0_INTR_TX_MASKED
40240f8c a CYREG_SCB0_INTR_TX_MASKED
40240f84 a CYREG_SCB0_INTR_TX_SET
40240f84 a CYREG_SCB0_INTR_TX_SET
40240300 a CYREG_SCB0_RX_CTRL
40240300 a CYREG_SCB0_RX_CTRL
40240304 a CYREG_SCB0_RX_FIFO_CTRL
40240304 a CYREG_SCB0_RX_FIFO_CTRL
40240340 a CYREG_SCB0_RX_FIFO_RD
40240340 a CYREG_SCB0_RX_FIFO_RD
40240344 a CYREG_SCB0_RX_FIFO_RD_SILENT
40240344 a CYREG_SCB0_RX_FIFO_RD_SILENT
40240308 a CYREG_SCB0_RX_FIFO_STATUS
40240308 a CYREG_SCB0_RX_FIFO_STATUS
40240310 a CYREG_SCB0_RX_MATCH
40240310 a CYREG_SCB0_RX_MATCH
40240020 a CYREG_SCB0_SPI_CTRL
40240020 a CYREG_SCB0_SPI_CTRL
40240024 a CYREG_SCB0_SPI_STATUS
40240024 a CYREG_SCB0_SPI_STATUS
40240004 a CYREG_SCB0_STATUS
40240004 a CYREG_SCB0_STATUS
40240200 a CYREG_SCB0_TX_CTRL
40240200 a CYREG_SCB0_TX_CTRL
40240204 a CYREG_SCB0_TX_FIFO_CTRL
40240204 a CYREG_SCB0_TX_FIFO_CTRL
40240208 a CYREG_SCB0_TX_FIFO_STATUS
40240208 a CYREG_SCB0_TX_FIFO_STATUS
40240240 a CYREG_SCB0_TX_FIFO_WR
40240240 a CYREG_SCB0_TX_FIFO_WR
40240040 a CYREG_SCB0_UART_CTRL
40240040 a CYREG_SCB0_UART_CTRL
40240050 a CYREG_SCB0_UART_FLOW_CTRL
40240050 a CYREG_SCB0_UART_FLOW_CTRL
40240048 a CYREG_SCB0_UART_RX_CTRL
40240048 a CYREG_SCB0_UART_RX_CTRL
4024004c a CYREG_SCB0_UART_RX_STATUS
4024004c a CYREG_SCB0_UART_RX_STATUS
40240044 a CYREG_SCB0_UART_TX_CTRL
40240044 a CYREG_SCB0_UART_TX_CTRL
40250000 a CYREG_SCB1_CTRL
40250000 a CYREG_SCB1_CTRL
40250400 a CYREG_SCB1_EZ_DATA0
40250400 a CYREG_SCB1_EZ_DATA0
40250400 a CYREG_SCB1_EZ_DATA000
40250400 a CYREG_SCB1_EZ_DATA000
40250404 a CYREG_SCB1_EZ_DATA001
40250404 a CYREG_SCB1_EZ_DATA001
40250408 a CYREG_SCB1_EZ_DATA002
40250408 a CYREG_SCB1_EZ_DATA002
4025040c a CYREG_SCB1_EZ_DATA003
4025040c a CYREG_SCB1_EZ_DATA003
40250410 a CYREG_SCB1_EZ_DATA004
40250410 a CYREG_SCB1_EZ_DATA004
40250414 a CYREG_SCB1_EZ_DATA005
40250414 a CYREG_SCB1_EZ_DATA005
40250418 a CYREG_SCB1_EZ_DATA006
40250418 a CYREG_SCB1_EZ_DATA006
4025041c a CYREG_SCB1_EZ_DATA007
4025041c a CYREG_SCB1_EZ_DATA007
40250420 a CYREG_SCB1_EZ_DATA008
40250420 a CYREG_SCB1_EZ_DATA008
40250424 a CYREG_SCB1_EZ_DATA009
40250424 a CYREG_SCB1_EZ_DATA009
40250428 a CYREG_SCB1_EZ_DATA010
40250428 a CYREG_SCB1_EZ_DATA010
4025042c a CYREG_SCB1_EZ_DATA011
4025042c a CYREG_SCB1_EZ_DATA011
40250430 a CYREG_SCB1_EZ_DATA012
40250430 a CYREG_SCB1_EZ_DATA012
40250434 a CYREG_SCB1_EZ_DATA013
40250434 a CYREG_SCB1_EZ_DATA013
40250438 a CYREG_SCB1_EZ_DATA014
40250438 a CYREG_SCB1_EZ_DATA014
4025043c a CYREG_SCB1_EZ_DATA015
4025043c a CYREG_SCB1_EZ_DATA015
40250440 a CYREG_SCB1_EZ_DATA016
40250440 a CYREG_SCB1_EZ_DATA016
40250444 a CYREG_SCB1_EZ_DATA017
40250444 a CYREG_SCB1_EZ_DATA017
40250448 a CYREG_SCB1_EZ_DATA018
40250448 a CYREG_SCB1_EZ_DATA018
4025044c a CYREG_SCB1_EZ_DATA019
4025044c a CYREG_SCB1_EZ_DATA019
40250450 a CYREG_SCB1_EZ_DATA020
40250450 a CYREG_SCB1_EZ_DATA020
40250454 a CYREG_SCB1_EZ_DATA021
40250454 a CYREG_SCB1_EZ_DATA021
40250458 a CYREG_SCB1_EZ_DATA022
40250458 a CYREG_SCB1_EZ_DATA022
4025045c a CYREG_SCB1_EZ_DATA023
4025045c a CYREG_SCB1_EZ_DATA023
40250460 a CYREG_SCB1_EZ_DATA024
40250460 a CYREG_SCB1_EZ_DATA024
40250464 a CYREG_SCB1_EZ_DATA025
40250464 a CYREG_SCB1_EZ_DATA025
40250468 a CYREG_SCB1_EZ_DATA026
40250468 a CYREG_SCB1_EZ_DATA026
4025046c a CYREG_SCB1_EZ_DATA027
4025046c a CYREG_SCB1_EZ_DATA027
40250470 a CYREG_SCB1_EZ_DATA028
40250470 a CYREG_SCB1_EZ_DATA028
40250474 a CYREG_SCB1_EZ_DATA029
40250474 a CYREG_SCB1_EZ_DATA029
40250478 a CYREG_SCB1_EZ_DATA030
40250478 a CYREG_SCB1_EZ_DATA030
4025047c a CYREG_SCB1_EZ_DATA031
4025047c a CYREG_SCB1_EZ_DATA031
40250404 a CYREG_SCB1_EZ_DATA1
40250404 a CYREG_SCB1_EZ_DATA1
40250428 a CYREG_SCB1_EZ_DATA10
40250428 a CYREG_SCB1_EZ_DATA10
4025042c a CYREG_SCB1_EZ_DATA11
4025042c a CYREG_SCB1_EZ_DATA11
40250430 a CYREG_SCB1_EZ_DATA12
40250430 a CYREG_SCB1_EZ_DATA12
40250434 a CYREG_SCB1_EZ_DATA13
40250434 a CYREG_SCB1_EZ_DATA13
40250438 a CYREG_SCB1_EZ_DATA14
40250438 a CYREG_SCB1_EZ_DATA14
4025043c a CYREG_SCB1_EZ_DATA15
4025043c a CYREG_SCB1_EZ_DATA15
40250440 a CYREG_SCB1_EZ_DATA16
40250440 a CYREG_SCB1_EZ_DATA16
40250444 a CYREG_SCB1_EZ_DATA17
40250444 a CYREG_SCB1_EZ_DATA17
40250448 a CYREG_SCB1_EZ_DATA18
40250448 a CYREG_SCB1_EZ_DATA18
4025044c a CYREG_SCB1_EZ_DATA19
4025044c a CYREG_SCB1_EZ_DATA19
40250408 a CYREG_SCB1_EZ_DATA2
40250408 a CYREG_SCB1_EZ_DATA2
40250450 a CYREG_SCB1_EZ_DATA20
40250450 a CYREG_SCB1_EZ_DATA20
40250454 a CYREG_SCB1_EZ_DATA21
40250454 a CYREG_SCB1_EZ_DATA21
40250458 a CYREG_SCB1_EZ_DATA22
40250458 a CYREG_SCB1_EZ_DATA22
4025045c a CYREG_SCB1_EZ_DATA23
4025045c a CYREG_SCB1_EZ_DATA23
40250460 a CYREG_SCB1_EZ_DATA24
40250460 a CYREG_SCB1_EZ_DATA24
40250464 a CYREG_SCB1_EZ_DATA25
40250464 a CYREG_SCB1_EZ_DATA25
40250468 a CYREG_SCB1_EZ_DATA26
40250468 a CYREG_SCB1_EZ_DATA26
4025046c a CYREG_SCB1_EZ_DATA27
4025046c a CYREG_SCB1_EZ_DATA27
40250470 a CYREG_SCB1_EZ_DATA28
40250470 a CYREG_SCB1_EZ_DATA28
40250474 a CYREG_SCB1_EZ_DATA29
40250474 a CYREG_SCB1_EZ_DATA29
4025040c a CYREG_SCB1_EZ_DATA3
4025040c a CYREG_SCB1_EZ_DATA3
40250478 a CYREG_SCB1_EZ_DATA30
40250478 a CYREG_SCB1_EZ_DATA30
4025047c a CYREG_SCB1_EZ_DATA31
4025047c a CYREG_SCB1_EZ_DATA31
40250410 a CYREG_SCB1_EZ_DATA4
40250410 a CYREG_SCB1_EZ_DATA4
40250414 a CYREG_SCB1_EZ_DATA5
40250414 a CYREG_SCB1_EZ_DATA5
40250418 a CYREG_SCB1_EZ_DATA6
40250418 a CYREG_SCB1_EZ_DATA6
4025041c a CYREG_SCB1_EZ_DATA7
4025041c a CYREG_SCB1_EZ_DATA7
40250420 a CYREG_SCB1_EZ_DATA8
40250420 a CYREG_SCB1_EZ_DATA8
40250424 a CYREG_SCB1_EZ_DATA9
40250424 a CYREG_SCB1_EZ_DATA9
40250070 a CYREG_SCB1_I2C_CFG
40250070 a CYREG_SCB1_I2C_CFG
40250060 a CYREG_SCB1_I2C_CTRL
40250060 a CYREG_SCB1_I2C_CTRL
40250068 a CYREG_SCB1_I2C_M_CMD
40250068 a CYREG_SCB1_I2C_M_CMD
4025006c a CYREG_SCB1_I2C_S_CMD
4025006c a CYREG_SCB1_I2C_S_CMD
40250064 a CYREG_SCB1_I2C_STATUS
40250064 a CYREG_SCB1_I2C_STATUS
40250e00 a CYREG_SCB1_INTR_CAUSE
40250e00 a CYREG_SCB1_INTR_CAUSE
40250e80 a CYREG_SCB1_INTR_I2C_EC
40250e80 a CYREG_SCB1_INTR_I2C_EC
40250e88 a CYREG_SCB1_INTR_I2C_EC_MASK
40250e88 a CYREG_SCB1_INTR_I2C_EC_MASK
40250e8c a CYREG_SCB1_INTR_I2C_EC_MASKED
40250e8c a CYREG_SCB1_INTR_I2C_EC_MASKED
40250f00 a CYREG_SCB1_INTR_M
40250f00 a CYREG_SCB1_INTR_M
40250f08 a CYREG_SCB1_INTR_M_MASK
40250f08 a CYREG_SCB1_INTR_M_MASK
40250f0c a CYREG_SCB1_INTR_M_MASKED
40250f0c a CYREG_SCB1_INTR_M_MASKED
40250f04 a CYREG_SCB1_INTR_M_SET
40250f04 a CYREG_SCB1_INTR_M_SET
40250fc0 a CYREG_SCB1_INTR_RX
40250fc0 a CYREG_SCB1_INTR_RX
40250fc8 a CYREG_SCB1_INTR_RX_MASK
40250fc8 a CYREG_SCB1_INTR_RX_MASK
40250fcc a CYREG_SCB1_INTR_RX_MASKED
40250fcc a CYREG_SCB1_INTR_RX_MASKED
40250fc4 a CYREG_SCB1_INTR_RX_SET
40250fc4 a CYREG_SCB1_INTR_RX_SET
40250f40 a CYREG_SCB1_INTR_S
40250f40 a CYREG_SCB1_INTR_S
40250f48 a CYREG_SCB1_INTR_S_MASK
40250f48 a CYREG_SCB1_INTR_S_MASK
40250f4c a CYREG_SCB1_INTR_S_MASKED
40250f4c a CYREG_SCB1_INTR_S_MASKED
40250f44 a CYREG_SCB1_INTR_S_SET
40250f44 a CYREG_SCB1_INTR_S_SET
40250ec0 a CYREG_SCB1_INTR_SPI_EC
40250ec0 a CYREG_SCB1_INTR_SPI_EC
40250ec8 a CYREG_SCB1_INTR_SPI_EC_MASK
40250ec8 a CYREG_SCB1_INTR_SPI_EC_MASK
40250ecc a CYREG_SCB1_INTR_SPI_EC_MASKED
40250ecc a CYREG_SCB1_INTR_SPI_EC_MASKED
40250f80 a CYREG_SCB1_INTR_TX
40250f80 a CYREG_SCB1_INTR_TX
40250f88 a CYREG_SCB1_INTR_TX_MASK
40250f88 a CYREG_SCB1_INTR_TX_MASK
40250f8c a CYREG_SCB1_INTR_TX_MASKED
40250f8c a CYREG_SCB1_INTR_TX_MASKED
40250f84 a CYREG_SCB1_INTR_TX_SET
40250f84 a CYREG_SCB1_INTR_TX_SET
40250300 a CYREG_SCB1_RX_CTRL
40250300 a CYREG_SCB1_RX_CTRL
40250304 a CYREG_SCB1_RX_FIFO_CTRL
40250304 a CYREG_SCB1_RX_FIFO_CTRL
40250340 a CYREG_SCB1_RX_FIFO_RD
40250340 a CYREG_SCB1_RX_FIFO_RD
40250344 a CYREG_SCB1_RX_FIFO_RD_SILENT
40250344 a CYREG_SCB1_RX_FIFO_RD_SILENT
40250308 a CYREG_SCB1_RX_FIFO_STATUS
40250308 a CYREG_SCB1_RX_FIFO_STATUS
40250310 a CYREG_SCB1_RX_MATCH
40250310 a CYREG_SCB1_RX_MATCH
40250020 a CYREG_SCB1_SPI_CTRL
40250020 a CYREG_SCB1_SPI_CTRL
40250024 a CYREG_SCB1_SPI_STATUS
40250024 a CYREG_SCB1_SPI_STATUS
40250004 a CYREG_SCB1_STATUS
40250004 a CYREG_SCB1_STATUS
40250200 a CYREG_SCB1_TX_CTRL
40250200 a CYREG_SCB1_TX_CTRL
40250204 a CYREG_SCB1_TX_FIFO_CTRL
40250204 a CYREG_SCB1_TX_FIFO_CTRL
40250208 a CYREG_SCB1_TX_FIFO_STATUS
40250208 a CYREG_SCB1_TX_FIFO_STATUS
40250240 a CYREG_SCB1_TX_FIFO_WR
40250240 a CYREG_SCB1_TX_FIFO_WR
40250040 a CYREG_SCB1_UART_CTRL
40250040 a CYREG_SCB1_UART_CTRL
40250050 a CYREG_SCB1_UART_FLOW_CTRL
40250050 a CYREG_SCB1_UART_FLOW_CTRL
40250048 a CYREG_SCB1_UART_RX_CTRL
40250048 a CYREG_SCB1_UART_RX_CTRL
4025004c a CYREG_SCB1_UART_RX_STATUS
4025004c a CYREG_SCB1_UART_RX_STATUS
40250044 a CYREG_SCB1_UART_TX_CTRL
40250044 a CYREG_SCB1_UART_TX_CTRL
         U CYREG_SFLASH_ALT_PROT_ROW0
         U CYREG_SFLASH_ALT_PROT_ROW1
         U CYREG_SFLASH_ALT_PROT_ROW10
         U CYREG_SFLASH_ALT_PROT_ROW11
         U CYREG_SFLASH_ALT_PROT_ROW12
         U CYREG_SFLASH_ALT_PROT_ROW13
         U CYREG_SFLASH_ALT_PROT_ROW14
         U CYREG_SFLASH_ALT_PROT_ROW15
         U CYREG_SFLASH_ALT_PROT_ROW16
         U CYREG_SFLASH_ALT_PROT_ROW17
         U CYREG_SFLASH_ALT_PROT_ROW18
         U CYREG_SFLASH_ALT_PROT_ROW19
         U CYREG_SFLASH_ALT_PROT_ROW2
         U CYREG_SFLASH_ALT_PROT_ROW20
         U CYREG_SFLASH_ALT_PROT_ROW21
         U CYREG_SFLASH_ALT_PROT_ROW22
         U CYREG_SFLASH_ALT_PROT_ROW23
         U CYREG_SFLASH_ALT_PROT_ROW24
         U CYREG_SFLASH_ALT_PROT_ROW25
         U CYREG_SFLASH_ALT_PROT_ROW26
         U CYREG_SFLASH_ALT_PROT_ROW27
         U CYREG_SFLASH_ALT_PROT_ROW28
         U CYREG_SFLASH_ALT_PROT_ROW29
         U CYREG_SFLASH_ALT_PROT_ROW3
         U CYREG_SFLASH_ALT_PROT_ROW30
         U CYREG_SFLASH_ALT_PROT_ROW31
         U CYREG_SFLASH_ALT_PROT_ROW32
         U CYREG_SFLASH_ALT_PROT_ROW33
         U CYREG_SFLASH_ALT_PROT_ROW34
         U CYREG_SFLASH_ALT_PROT_ROW35
         U CYREG_SFLASH_ALT_PROT_ROW36
         U CYREG_SFLASH_ALT_PROT_ROW37
         U CYREG_SFLASH_ALT_PROT_ROW38
         U CYREG_SFLASH_ALT_PROT_ROW39
         U CYREG_SFLASH_ALT_PROT_ROW4
         U CYREG_SFLASH_ALT_PROT_ROW40
         U CYREG_SFLASH_ALT_PROT_ROW41
         U CYREG_SFLASH_ALT_PROT_ROW42
         U CYREG_SFLASH_ALT_PROT_ROW43
         U CYREG_SFLASH_ALT_PROT_ROW44
         U CYREG_SFLASH_ALT_PROT_ROW45
         U CYREG_SFLASH_ALT_PROT_ROW46
         U CYREG_SFLASH_ALT_PROT_ROW47
         U CYREG_SFLASH_ALT_PROT_ROW48
         U CYREG_SFLASH_ALT_PROT_ROW49
         U CYREG_SFLASH_ALT_PROT_ROW5
         U CYREG_SFLASH_ALT_PROT_ROW50
         U CYREG_SFLASH_ALT_PROT_ROW51
         U CYREG_SFLASH_ALT_PROT_ROW52
         U CYREG_SFLASH_ALT_PROT_ROW53
         U CYREG_SFLASH_ALT_PROT_ROW54
         U CYREG_SFLASH_ALT_PROT_ROW55
         U CYREG_SFLASH_ALT_PROT_ROW56
         U CYREG_SFLASH_ALT_PROT_ROW57
         U CYREG_SFLASH_ALT_PROT_ROW58
         U CYREG_SFLASH_ALT_PROT_ROW59
         U CYREG_SFLASH_ALT_PROT_ROW6
         U CYREG_SFLASH_ALT_PROT_ROW60
         U CYREG_SFLASH_ALT_PROT_ROW61
         U CYREG_SFLASH_ALT_PROT_ROW62
         U CYREG_SFLASH_ALT_PROT_ROW63
         U CYREG_SFLASH_ALT_PROT_ROW64
         U CYREG_SFLASH_ALT_PROT_ROW65
         U CYREG_SFLASH_ALT_PROT_ROW66
         U CYREG_SFLASH_ALT_PROT_ROW67
         U CYREG_SFLASH_ALT_PROT_ROW68
         U CYREG_SFLASH_ALT_PROT_ROW69
         U CYREG_SFLASH_ALT_PROT_ROW7
         U CYREG_SFLASH_ALT_PROT_ROW70
         U CYREG_SFLASH_ALT_PROT_ROW71
         U CYREG_SFLASH_ALT_PROT_ROW72
         U CYREG_SFLASH_ALT_PROT_ROW73
         U CYREG_SFLASH_ALT_PROT_ROW74
         U CYREG_SFLASH_ALT_PROT_ROW75
         U CYREG_SFLASH_ALT_PROT_ROW76
         U CYREG_SFLASH_ALT_PROT_ROW77
         U CYREG_SFLASH_ALT_PROT_ROW78
         U CYREG_SFLASH_ALT_PROT_ROW79
         U CYREG_SFLASH_ALT_PROT_ROW8
         U CYREG_SFLASH_ALT_PROT_ROW80
         U CYREG_SFLASH_ALT_PROT_ROW81
         U CYREG_SFLASH_ALT_PROT_ROW82
         U CYREG_SFLASH_ALT_PROT_ROW83
         U CYREG_SFLASH_ALT_PROT_ROW84
         U CYREG_SFLASH_ALT_PROT_ROW85
         U CYREG_SFLASH_ALT_PROT_ROW86
         U CYREG_SFLASH_ALT_PROT_ROW87
         U CYREG_SFLASH_ALT_PROT_ROW88
         U CYREG_SFLASH_ALT_PROT_ROW89
         U CYREG_SFLASH_ALT_PROT_ROW9
         U CYREG_SFLASH_ALT_PROT_ROW90
         U CYREG_SFLASH_ALT_PROT_ROW91
         U CYREG_SFLASH_ALT_PROT_ROW92
         U CYREG_SFLASH_ALT_PROT_ROW93
         U CYREG_SFLASH_ALT_PROT_ROW94
         U CYREG_SFLASH_ALT_PROT_ROW95
         U CYREG_SFLASH_ALT_PROT_ROW96
         U CYREG_SFLASH_ALT_PROT_ROW97
         U CYREG_SFLASH_ALT_PROT_ROW98
         U CYREG_SFLASH_ALT_PROT_ROW99
         U CYREG_SFLASH_AV_PAIRS_32B0
         U CYREG_SFLASH_AV_PAIRS_32B1
         U CYREG_SFLASH_AV_PAIRS_32B2
         U CYREG_SFLASH_AV_PAIRS_32B3
         U CYREG_SFLASH_AV_PAIRS_32B4
         U CYREG_SFLASH_AV_PAIRS_32B5
         U CYREG_SFLASH_AV_PAIRS_32B6
         U CYREG_SFLASH_AV_PAIRS_32B7
         U CYREG_SFLASH_AV_PAIRS_32B8
         U CYREG_SFLASH_AV_PAIRS_32B9
         U CYREG_SFLASH_AV_PAIRS_8B0
         U CYREG_SFLASH_AV_PAIRS_8B1
         U CYREG_SFLASH_AV_PAIRS_8B10
         U CYREG_SFLASH_AV_PAIRS_8B11
         U CYREG_SFLASH_AV_PAIRS_8B12
         U CYREG_SFLASH_AV_PAIRS_8B13
         U CYREG_SFLASH_AV_PAIRS_8B14
         U CYREG_SFLASH_AV_PAIRS_8B15
         U CYREG_SFLASH_AV_PAIRS_8B16
         U CYREG_SFLASH_AV_PAIRS_8B17
         U CYREG_SFLASH_AV_PAIRS_8B18
         U CYREG_SFLASH_AV_PAIRS_8B19
         U CYREG_SFLASH_AV_PAIRS_8B2
         U CYREG_SFLASH_AV_PAIRS_8B20
         U CYREG_SFLASH_AV_PAIRS_8B21
         U CYREG_SFLASH_AV_PAIRS_8B22
         U CYREG_SFLASH_AV_PAIRS_8B23
         U CYREG_SFLASH_AV_PAIRS_8B24
         U CYREG_SFLASH_AV_PAIRS_8B25
         U CYREG_SFLASH_AV_PAIRS_8B26
         U CYREG_SFLASH_AV_PAIRS_8B27
         U CYREG_SFLASH_AV_PAIRS_8B28
         U CYREG_SFLASH_AV_PAIRS_8B29
         U CYREG_SFLASH_AV_PAIRS_8B3
         U CYREG_SFLASH_AV_PAIRS_8B30
         U CYREG_SFLASH_AV_PAIRS_8B31
         U CYREG_SFLASH_AV_PAIRS_8B32
         U CYREG_SFLASH_AV_PAIRS_8B33
         U CYREG_SFLASH_AV_PAIRS_8B34
         U CYREG_SFLASH_AV_PAIRS_8B35
         U CYREG_SFLASH_AV_PAIRS_8B36
         U CYREG_SFLASH_AV_PAIRS_8B37
         U CYREG_SFLASH_AV_PAIRS_8B38
         U CYREG_SFLASH_AV_PAIRS_8B39
         U CYREG_SFLASH_AV_PAIRS_8B4
         U CYREG_SFLASH_AV_PAIRS_8B40
         U CYREG_SFLASH_AV_PAIRS_8B41
         U CYREG_SFLASH_AV_PAIRS_8B42
         U CYREG_SFLASH_AV_PAIRS_8B43
         U CYREG_SFLASH_AV_PAIRS_8B44
         U CYREG_SFLASH_AV_PAIRS_8B45
         U CYREG_SFLASH_AV_PAIRS_8B46
         U CYREG_SFLASH_AV_PAIRS_8B47
         U CYREG_SFLASH_AV_PAIRS_8B48
         U CYREG_SFLASH_AV_PAIRS_8B49
         U CYREG_SFLASH_AV_PAIRS_8B5
         U CYREG_SFLASH_AV_PAIRS_8B50
         U CYREG_SFLASH_AV_PAIRS_8B51
         U CYREG_SFLASH_AV_PAIRS_8B52
         U CYREG_SFLASH_AV_PAIRS_8B53
         U CYREG_SFLASH_AV_PAIRS_8B54
         U CYREG_SFLASH_AV_PAIRS_8B55
         U CYREG_SFLASH_AV_PAIRS_8B56
         U CYREG_SFLASH_AV_PAIRS_8B57
         U CYREG_SFLASH_AV_PAIRS_8B58
         U CYREG_SFLASH_AV_PAIRS_8B59
         U CYREG_SFLASH_AV_PAIRS_8B6
         U CYREG_SFLASH_AV_PAIRS_8B60
         U CYREG_SFLASH_AV_PAIRS_8B61
         U CYREG_SFLASH_AV_PAIRS_8B62
         U CYREG_SFLASH_AV_PAIRS_8B63
         U CYREG_SFLASH_AV_PAIRS_8B64
         U CYREG_SFLASH_AV_PAIRS_8B65
         U CYREG_SFLASH_AV_PAIRS_8B66
         U CYREG_SFLASH_AV_PAIRS_8B67
         U CYREG_SFLASH_AV_PAIRS_8B68
         U CYREG_SFLASH_AV_PAIRS_8B69
         U CYREG_SFLASH_AV_PAIRS_8B7
         U CYREG_SFLASH_AV_PAIRS_8B70
         U CYREG_SFLASH_AV_PAIRS_8B71
         U CYREG_SFLASH_AV_PAIRS_8B72
         U CYREG_SFLASH_AV_PAIRS_8B73
         U CYREG_SFLASH_AV_PAIRS_8B74
         U CYREG_SFLASH_AV_PAIRS_8B75
         U CYREG_SFLASH_AV_PAIRS_8B76
         U CYREG_SFLASH_AV_PAIRS_8B77
         U CYREG_SFLASH_AV_PAIRS_8B78
         U CYREG_SFLASH_AV_PAIRS_8B79
         U CYREG_SFLASH_AV_PAIRS_8B8
         U CYREG_SFLASH_AV_PAIRS_8B80
         U CYREG_SFLASH_AV_PAIRS_8B81
         U CYREG_SFLASH_AV_PAIRS_8B82
         U CYREG_SFLASH_AV_PAIRS_8B83
         U CYREG_SFLASH_AV_PAIRS_8B84
         U CYREG_SFLASH_AV_PAIRS_8B85
         U CYREG_SFLASH_AV_PAIRS_8B86
         U CYREG_SFLASH_AV_PAIRS_8B87
         U CYREG_SFLASH_AV_PAIRS_8B88
         U CYREG_SFLASH_AV_PAIRS_8B89
         U CYREG_SFLASH_AV_PAIRS_8B9
         U CYREG_SFLASH_AV_PAIRS_8B90
         U CYREG_SFLASH_AV_PAIRS_8B91
         U CYREG_SFLASH_AV_PAIRS_8B92
         U CYREG_SFLASH_AV_PAIRS_8B93
         U CYREG_SFLASH_AV_PAIRS_8B94
         U CYREG_SFLASH_AV_PAIRS_8B95
         U CYREG_SFLASH_AV_PAIRS_8B96
         U CYREG_SFLASH_AV_PAIRS_8B97
         U CYREG_SFLASH_AV_PAIRS_8B98
         U CYREG_SFLASH_AV_PAIRS_8B99
0ffff0d8 a CYREG_SFLASH_BLESS_BB_BUMP2
0ffff0d8 a CYREG_SFLASH_BLESS_BB_BUMP2
0ffff0da a CYREG_SFLASH_BLESS_BB_XO
0ffff0da a CYREG_SFLASH_BLESS_BB_XO
0ffff0de a CYREG_SFLASH_BLESS_LDO
0ffff0de a CYREG_SFLASH_BLESS_LDO
0ffff0dc a CYREG_SFLASH_BLESS_SY_BUMP1
0ffff0dc a CYREG_SFLASH_BLESS_SY_BUMP1
0ffff162 a CYREG_SFLASH_CSD_TRIM1_CSD
0ffff162 a CYREG_SFLASH_CSD_TRIM1_CSD
0ffff160 a CYREG_SFLASH_CSD_TRIM1_HVIDAC
0ffff160 a CYREG_SFLASH_CSD_TRIM1_HVIDAC
0ffff163 a CYREG_SFLASH_CSD_TRIM2_CSD
0ffff163 a CYREG_SFLASH_CSD_TRIM2_CSD
0ffff161 a CYREG_SFLASH_CSD_TRIM2_HVIDAC
0ffff161 a CYREG_SFLASH_CSD_TRIM2_HVIDAC
0ffff178 a CYREG_SFLASH_DIE_LOT0
0ffff178 a CYREG_SFLASH_DIE_LOT0
0ffff179 a CYREG_SFLASH_DIE_LOT1
0ffff179 a CYREG_SFLASH_DIE_LOT1
0ffff17a a CYREG_SFLASH_DIE_LOT2
0ffff17a a CYREG_SFLASH_DIE_LOT2
0ffff17f a CYREG_SFLASH_DIE_MINOR
0ffff17f a CYREG_SFLASH_DIE_MINOR
0ffff17e a CYREG_SFLASH_DIE_SORT
0ffff17e a CYREG_SFLASH_DIE_SORT
0ffff17b a CYREG_SFLASH_DIE_WAFER
0ffff17b a CYREG_SFLASH_DIE_WAFER
0ffff17c a CYREG_SFLASH_DIE_X
0ffff17c a CYREG_SFLASH_DIE_X
0ffff17d a CYREG_SFLASH_DIE_Y
0ffff17d a CYREG_SFLASH_DIE_Y
0ffff152 a CYREG_SFLASH_DPSLP_KEY_DELAY
0ffff152 a CYREG_SFLASH_DPSLP_KEY_DELAY
0ffff15c a CYREG_SFLASH_FLASH_START
0ffff15c a CYREG_SFLASH_FLASH_START
0ffff150 a CYREG_SFLASH_HIB_KEY_DELAY
0ffff150 a CYREG_SFLASH_HIB_KEY_DELAY
0ffff1c1 a CYREG_SFLASH_IMO_ABS0
0ffff1c1 a CYREG_SFLASH_IMO_ABS0
0ffff1c4 a CYREG_SFLASH_IMO_ABS1
0ffff1c4 a CYREG_SFLASH_IMO_ABS1
0ffff1c7 a CYREG_SFLASH_IMO_ABS2
0ffff1c7 a CYREG_SFLASH_IMO_ABS2
0ffff1ca a CYREG_SFLASH_IMO_ABS3
0ffff1ca a CYREG_SFLASH_IMO_ABS3
0ffff1cc a CYREG_SFLASH_IMO_ABS4
0ffff1cc a CYREG_SFLASH_IMO_ABS4
0ffff1c0 a CYREG_SFLASH_IMO_MAXF0
0ffff1c0 a CYREG_SFLASH_IMO_MAXF0
0ffff1c3 a CYREG_SFLASH_IMO_MAXF1
0ffff1c3 a CYREG_SFLASH_IMO_MAXF1
0ffff1c6 a CYREG_SFLASH_IMO_MAXF2
0ffff1c6 a CYREG_SFLASH_IMO_MAXF2
0ffff1c9 a CYREG_SFLASH_IMO_MAXF3
0ffff1c9 a CYREG_SFLASH_IMO_MAXF3
0ffff1c2 a CYREG_SFLASH_IMO_TMPCO0
0ffff1c2 a CYREG_SFLASH_IMO_TMPCO0
0ffff1c5 a CYREG_SFLASH_IMO_TMPCO1
0ffff1c5 a CYREG_SFLASH_IMO_TMPCO1
0ffff1c8 a CYREG_SFLASH_IMO_TMPCO2
0ffff1c8 a CYREG_SFLASH_IMO_TMPCO2
0ffff1cb a CYREG_SFLASH_IMO_TMPCO3
0ffff1cb a CYREG_SFLASH_IMO_TMPCO3
0ffff1cd a CYREG_SFLASH_IMO_TMPCO4
0ffff1cd a CYREG_SFLASH_IMO_TMPCO4
0ffff1be a CYREG_SFLASH_IMO_TRIM_USBMODE_24
0ffff1be a CYREG_SFLASH_IMO_TRIM_USBMODE_24
0ffff1bf a CYREG_SFLASH_IMO_TRIM_USBMODE_48
0ffff1bf a CYREG_SFLASH_IMO_TRIM_USBMODE_48
0ffff1d0 a CYREG_SFLASH_IMO_TRIM0
0ffff1d0 a CYREG_SFLASH_IMO_TRIM0
0ffff1d0 a CYREG_SFLASH_IMO_TRIM00
0ffff1d0 a CYREG_SFLASH_IMO_TRIM00
0ffff1d1 a CYREG_SFLASH_IMO_TRIM01
0ffff1d1 a CYREG_SFLASH_IMO_TRIM01
0ffff1d2 a CYREG_SFLASH_IMO_TRIM02
0ffff1d2 a CYREG_SFLASH_IMO_TRIM02
0ffff1d3 a CYREG_SFLASH_IMO_TRIM03
0ffff1d3 a CYREG_SFLASH_IMO_TRIM03
0ffff1d4 a CYREG_SFLASH_IMO_TRIM04
0ffff1d4 a CYREG_SFLASH_IMO_TRIM04
0ffff1d5 a CYREG_SFLASH_IMO_TRIM05
0ffff1d5 a CYREG_SFLASH_IMO_TRIM05
0ffff1d6 a CYREG_SFLASH_IMO_TRIM06
0ffff1d6 a CYREG_SFLASH_IMO_TRIM06
0ffff1d7 a CYREG_SFLASH_IMO_TRIM07
0ffff1d7 a CYREG_SFLASH_IMO_TRIM07
0ffff1d8 a CYREG_SFLASH_IMO_TRIM08
0ffff1d8 a CYREG_SFLASH_IMO_TRIM08
0ffff1d9 a CYREG_SFLASH_IMO_TRIM09
0ffff1d9 a CYREG_SFLASH_IMO_TRIM09
0ffff1d1 a CYREG_SFLASH_IMO_TRIM1
0ffff1d1 a CYREG_SFLASH_IMO_TRIM1
0ffff1da a CYREG_SFLASH_IMO_TRIM10
0ffff1da a CYREG_SFLASH_IMO_TRIM10
0ffff1db a CYREG_SFLASH_IMO_TRIM11
0ffff1db a CYREG_SFLASH_IMO_TRIM11
0ffff1dc a CYREG_SFLASH_IMO_TRIM12
0ffff1dc a CYREG_SFLASH_IMO_TRIM12
0ffff1dd a CYREG_SFLASH_IMO_TRIM13
0ffff1dd a CYREG_SFLASH_IMO_TRIM13
0ffff1de a CYREG_SFLASH_IMO_TRIM14
0ffff1de a CYREG_SFLASH_IMO_TRIM14
0ffff1df a CYREG_SFLASH_IMO_TRIM15
0ffff1df a CYREG_SFLASH_IMO_TRIM15
0ffff1e0 a CYREG_SFLASH_IMO_TRIM16
0ffff1e0 a CYREG_SFLASH_IMO_TRIM16
0ffff1e1 a CYREG_SFLASH_IMO_TRIM17
0ffff1e1 a CYREG_SFLASH_IMO_TRIM17
0ffff1e2 a CYREG_SFLASH_IMO_TRIM18
0ffff1e2 a CYREG_SFLASH_IMO_TRIM18
0ffff1e3 a CYREG_SFLASH_IMO_TRIM19
0ffff1e3 a CYREG_SFLASH_IMO_TRIM19
0ffff1d2 a CYREG_SFLASH_IMO_TRIM2
0ffff1d2 a CYREG_SFLASH_IMO_TRIM2
0ffff1e4 a CYREG_SFLASH_IMO_TRIM20
0ffff1e4 a CYREG_SFLASH_IMO_TRIM20
0ffff1e5 a CYREG_SFLASH_IMO_TRIM21
0ffff1e5 a CYREG_SFLASH_IMO_TRIM21
0ffff1e6 a CYREG_SFLASH_IMO_TRIM22
0ffff1e6 a CYREG_SFLASH_IMO_TRIM22
0ffff1e7 a CYREG_SFLASH_IMO_TRIM23
0ffff1e7 a CYREG_SFLASH_IMO_TRIM23
0ffff1e8 a CYREG_SFLASH_IMO_TRIM24
0ffff1e8 a CYREG_SFLASH_IMO_TRIM24
0ffff1e9 a CYREG_SFLASH_IMO_TRIM25
0ffff1e9 a CYREG_SFLASH_IMO_TRIM25
0ffff1ea a CYREG_SFLASH_IMO_TRIM26
0ffff1ea a CYREG_SFLASH_IMO_TRIM26
0ffff1eb a CYREG_SFLASH_IMO_TRIM27
0ffff1eb a CYREG_SFLASH_IMO_TRIM27
0ffff1ec a CYREG_SFLASH_IMO_TRIM28
0ffff1ec a CYREG_SFLASH_IMO_TRIM28
0ffff1ed a CYREG_SFLASH_IMO_TRIM29
0ffff1ed a CYREG_SFLASH_IMO_TRIM29
0ffff1d3 a CYREG_SFLASH_IMO_TRIM3
0ffff1d3 a CYREG_SFLASH_IMO_TRIM3
0ffff1ee a CYREG_SFLASH_IMO_TRIM30
0ffff1ee a CYREG_SFLASH_IMO_TRIM30
0ffff1ef a CYREG_SFLASH_IMO_TRIM31
0ffff1ef a CYREG_SFLASH_IMO_TRIM31
0ffff1f0 a CYREG_SFLASH_IMO_TRIM32
0ffff1f0 a CYREG_SFLASH_IMO_TRIM32
0ffff1f1 a CYREG_SFLASH_IMO_TRIM33
0ffff1f1 a CYREG_SFLASH_IMO_TRIM33
0ffff1f2 a CYREG_SFLASH_IMO_TRIM34
0ffff1f2 a CYREG_SFLASH_IMO_TRIM34
0ffff1f3 a CYREG_SFLASH_IMO_TRIM35
0ffff1f3 a CYREG_SFLASH_IMO_TRIM35
0ffff1f4 a CYREG_SFLASH_IMO_TRIM36
0ffff1f4 a CYREG_SFLASH_IMO_TRIM36
0ffff1f5 a CYREG_SFLASH_IMO_TRIM37
0ffff1f5 a CYREG_SFLASH_IMO_TRIM37
0ffff1f6 a CYREG_SFLASH_IMO_TRIM38
0ffff1f6 a CYREG_SFLASH_IMO_TRIM38
0ffff1f7 a CYREG_SFLASH_IMO_TRIM39
0ffff1f7 a CYREG_SFLASH_IMO_TRIM39
0ffff1d4 a CYREG_SFLASH_IMO_TRIM4
0ffff1d4 a CYREG_SFLASH_IMO_TRIM4
0ffff1f8 a CYREG_SFLASH_IMO_TRIM40
0ffff1f8 a CYREG_SFLASH_IMO_TRIM40
0ffff1f9 a CYREG_SFLASH_IMO_TRIM41
0ffff1f9 a CYREG_SFLASH_IMO_TRIM41
0ffff1fa a CYREG_SFLASH_IMO_TRIM42
0ffff1fa a CYREG_SFLASH_IMO_TRIM42
0ffff1fb a CYREG_SFLASH_IMO_TRIM43
0ffff1fb a CYREG_SFLASH_IMO_TRIM43
0ffff1fc a CYREG_SFLASH_IMO_TRIM44
0ffff1fc a CYREG_SFLASH_IMO_TRIM44
0ffff1fd a CYREG_SFLASH_IMO_TRIM45
0ffff1fd a CYREG_SFLASH_IMO_TRIM45
0ffff1d5 a CYREG_SFLASH_IMO_TRIM5
0ffff1d5 a CYREG_SFLASH_IMO_TRIM5
0ffff1d6 a CYREG_SFLASH_IMO_TRIM6
0ffff1d6 a CYREG_SFLASH_IMO_TRIM6
0ffff1d7 a CYREG_SFLASH_IMO_TRIM7
0ffff1d7 a CYREG_SFLASH_IMO_TRIM7
0ffff1d8 a CYREG_SFLASH_IMO_TRIM8
0ffff1d8 a CYREG_SFLASH_IMO_TRIM8
0ffff1d9 a CYREG_SFLASH_IMO_TRIM9
0ffff1d9 a CYREG_SFLASH_IMO_TRIM9
0ffff155 a CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0
0ffff155 a CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0
0ffff200 a CYREG_SFLASH_MACRO_0_FREE_SFLASH0
0ffff200 a CYREG_SFLASH_MACRO_0_FREE_SFLASH0
0ffff201 a CYREG_SFLASH_MACRO_0_FREE_SFLASH1
0ffff201 a CYREG_SFLASH_MACRO_0_FREE_SFLASH1
0ffff20a a CYREG_SFLASH_MACRO_0_FREE_SFLASH10
0ffff20a a CYREG_SFLASH_MACRO_0_FREE_SFLASH10
0ffff264 a CYREG_SFLASH_MACRO_0_FREE_SFLASH100
0ffff264 a CYREG_SFLASH_MACRO_0_FREE_SFLASH100
0ffff265 a CYREG_SFLASH_MACRO_0_FREE_SFLASH101
0ffff265 a CYREG_SFLASH_MACRO_0_FREE_SFLASH101
0ffff266 a CYREG_SFLASH_MACRO_0_FREE_SFLASH102
0ffff266 a CYREG_SFLASH_MACRO_0_FREE_SFLASH102
0ffff267 a CYREG_SFLASH_MACRO_0_FREE_SFLASH103
0ffff267 a CYREG_SFLASH_MACRO_0_FREE_SFLASH103
0ffff268 a CYREG_SFLASH_MACRO_0_FREE_SFLASH104
0ffff268 a CYREG_SFLASH_MACRO_0_FREE_SFLASH104
0ffff269 a CYREG_SFLASH_MACRO_0_FREE_SFLASH105
0ffff269 a CYREG_SFLASH_MACRO_0_FREE_SFLASH105
0ffff26a a CYREG_SFLASH_MACRO_0_FREE_SFLASH106
0ffff26a a CYREG_SFLASH_MACRO_0_FREE_SFLASH106
0ffff26b a CYREG_SFLASH_MACRO_0_FREE_SFLASH107
0ffff26b a CYREG_SFLASH_MACRO_0_FREE_SFLASH107
0ffff26c a CYREG_SFLASH_MACRO_0_FREE_SFLASH108
0ffff26c a CYREG_SFLASH_MACRO_0_FREE_SFLASH108
0ffff26d a CYREG_SFLASH_MACRO_0_FREE_SFLASH109
0ffff26d a CYREG_SFLASH_MACRO_0_FREE_SFLASH109
0ffff20b a CYREG_SFLASH_MACRO_0_FREE_SFLASH11
0ffff20b a CYREG_SFLASH_MACRO_0_FREE_SFLASH11
0ffff26e a CYREG_SFLASH_MACRO_0_FREE_SFLASH110
0ffff26e a CYREG_SFLASH_MACRO_0_FREE_SFLASH110
0ffff26f a CYREG_SFLASH_MACRO_0_FREE_SFLASH111
0ffff26f a CYREG_SFLASH_MACRO_0_FREE_SFLASH111
0ffff270 a CYREG_SFLASH_MACRO_0_FREE_SFLASH112
0ffff270 a CYREG_SFLASH_MACRO_0_FREE_SFLASH112
0ffff271 a CYREG_SFLASH_MACRO_0_FREE_SFLASH113
0ffff271 a CYREG_SFLASH_MACRO_0_FREE_SFLASH113
0ffff272 a CYREG_SFLASH_MACRO_0_FREE_SFLASH114
0ffff272 a CYREG_SFLASH_MACRO_0_FREE_SFLASH114
0ffff273 a CYREG_SFLASH_MACRO_0_FREE_SFLASH115
0ffff273 a CYREG_SFLASH_MACRO_0_FREE_SFLASH115
0ffff274 a CYREG_SFLASH_MACRO_0_FREE_SFLASH116
0ffff274 a CYREG_SFLASH_MACRO_0_FREE_SFLASH116
0ffff275 a CYREG_SFLASH_MACRO_0_FREE_SFLASH117
0ffff275 a CYREG_SFLASH_MACRO_0_FREE_SFLASH117
0ffff276 a CYREG_SFLASH_MACRO_0_FREE_SFLASH118
0ffff276 a CYREG_SFLASH_MACRO_0_FREE_SFLASH118
0ffff277 a CYREG_SFLASH_MACRO_0_FREE_SFLASH119
0ffff277 a CYREG_SFLASH_MACRO_0_FREE_SFLASH119
0ffff20c a CYREG_SFLASH_MACRO_0_FREE_SFLASH12
0ffff20c a CYREG_SFLASH_MACRO_0_FREE_SFLASH12
0ffff278 a CYREG_SFLASH_MACRO_0_FREE_SFLASH120
0ffff278 a CYREG_SFLASH_MACRO_0_FREE_SFLASH120
0ffff279 a CYREG_SFLASH_MACRO_0_FREE_SFLASH121
0ffff279 a CYREG_SFLASH_MACRO_0_FREE_SFLASH121
0ffff27a a CYREG_SFLASH_MACRO_0_FREE_SFLASH122
0ffff27a a CYREG_SFLASH_MACRO_0_FREE_SFLASH122
0ffff27b a CYREG_SFLASH_MACRO_0_FREE_SFLASH123
0ffff27b a CYREG_SFLASH_MACRO_0_FREE_SFLASH123
0ffff27c a CYREG_SFLASH_MACRO_0_FREE_SFLASH124
0ffff27c a CYREG_SFLASH_MACRO_0_FREE_SFLASH124
0ffff27d a CYREG_SFLASH_MACRO_0_FREE_SFLASH125
0ffff27d a CYREG_SFLASH_MACRO_0_FREE_SFLASH125
0ffff27e a CYREG_SFLASH_MACRO_0_FREE_SFLASH126
0ffff27e a CYREG_SFLASH_MACRO_0_FREE_SFLASH126
0ffff27f a CYREG_SFLASH_MACRO_0_FREE_SFLASH127
0ffff27f a CYREG_SFLASH_MACRO_0_FREE_SFLASH127
0ffff280 a CYREG_SFLASH_MACRO_0_FREE_SFLASH128
0ffff280 a CYREG_SFLASH_MACRO_0_FREE_SFLASH128
0ffff281 a CYREG_SFLASH_MACRO_0_FREE_SFLASH129
0ffff281 a CYREG_SFLASH_MACRO_0_FREE_SFLASH129
0ffff20d a CYREG_SFLASH_MACRO_0_FREE_SFLASH13
0ffff20d a CYREG_SFLASH_MACRO_0_FREE_SFLASH13
0ffff282 a CYREG_SFLASH_MACRO_0_FREE_SFLASH130
0ffff282 a CYREG_SFLASH_MACRO_0_FREE_SFLASH130
0ffff283 a CYREG_SFLASH_MACRO_0_FREE_SFLASH131
0ffff283 a CYREG_SFLASH_MACRO_0_FREE_SFLASH131
0ffff284 a CYREG_SFLASH_MACRO_0_FREE_SFLASH132
0ffff284 a CYREG_SFLASH_MACRO_0_FREE_SFLASH132
0ffff285 a CYREG_SFLASH_MACRO_0_FREE_SFLASH133
0ffff285 a CYREG_SFLASH_MACRO_0_FREE_SFLASH133
0ffff286 a CYREG_SFLASH_MACRO_0_FREE_SFLASH134
0ffff286 a CYREG_SFLASH_MACRO_0_FREE_SFLASH134
0ffff287 a CYREG_SFLASH_MACRO_0_FREE_SFLASH135
0ffff287 a CYREG_SFLASH_MACRO_0_FREE_SFLASH135
0ffff288 a CYREG_SFLASH_MACRO_0_FREE_SFLASH136
0ffff288 a CYREG_SFLASH_MACRO_0_FREE_SFLASH136
0ffff289 a CYREG_SFLASH_MACRO_0_FREE_SFLASH137
0ffff289 a CYREG_SFLASH_MACRO_0_FREE_SFLASH137
0ffff28a a CYREG_SFLASH_MACRO_0_FREE_SFLASH138
0ffff28a a CYREG_SFLASH_MACRO_0_FREE_SFLASH138
0ffff28b a CYREG_SFLASH_MACRO_0_FREE_SFLASH139
0ffff28b a CYREG_SFLASH_MACRO_0_FREE_SFLASH139
0ffff20e a CYREG_SFLASH_MACRO_0_FREE_SFLASH14
0ffff20e a CYREG_SFLASH_MACRO_0_FREE_SFLASH14
0ffff28c a CYREG_SFLASH_MACRO_0_FREE_SFLASH140
0ffff28c a CYREG_SFLASH_MACRO_0_FREE_SFLASH140
0ffff28d a CYREG_SFLASH_MACRO_0_FREE_SFLASH141
0ffff28d a CYREG_SFLASH_MACRO_0_FREE_SFLASH141
0ffff28e a CYREG_SFLASH_MACRO_0_FREE_SFLASH142
0ffff28e a CYREG_SFLASH_MACRO_0_FREE_SFLASH142
0ffff28f a CYREG_SFLASH_MACRO_0_FREE_SFLASH143
0ffff28f a CYREG_SFLASH_MACRO_0_FREE_SFLASH143
0ffff290 a CYREG_SFLASH_MACRO_0_FREE_SFLASH144
0ffff290 a CYREG_SFLASH_MACRO_0_FREE_SFLASH144
0ffff291 a CYREG_SFLASH_MACRO_0_FREE_SFLASH145
0ffff291 a CYREG_SFLASH_MACRO_0_FREE_SFLASH145
0ffff292 a CYREG_SFLASH_MACRO_0_FREE_SFLASH146
0ffff292 a CYREG_SFLASH_MACRO_0_FREE_SFLASH146
0ffff293 a CYREG_SFLASH_MACRO_0_FREE_SFLASH147
0ffff293 a CYREG_SFLASH_MACRO_0_FREE_SFLASH147
0ffff294 a CYREG_SFLASH_MACRO_0_FREE_SFLASH148
0ffff294 a CYREG_SFLASH_MACRO_0_FREE_SFLASH148
0ffff295 a CYREG_SFLASH_MACRO_0_FREE_SFLASH149
0ffff295 a CYREG_SFLASH_MACRO_0_FREE_SFLASH149
0ffff20f a CYREG_SFLASH_MACRO_0_FREE_SFLASH15
0ffff20f a CYREG_SFLASH_MACRO_0_FREE_SFLASH15
0ffff296 a CYREG_SFLASH_MACRO_0_FREE_SFLASH150
0ffff296 a CYREG_SFLASH_MACRO_0_FREE_SFLASH150
0ffff297 a CYREG_SFLASH_MACRO_0_FREE_SFLASH151
0ffff297 a CYREG_SFLASH_MACRO_0_FREE_SFLASH151
0ffff298 a CYREG_SFLASH_MACRO_0_FREE_SFLASH152
0ffff298 a CYREG_SFLASH_MACRO_0_FREE_SFLASH152
0ffff299 a CYREG_SFLASH_MACRO_0_FREE_SFLASH153
0ffff299 a CYREG_SFLASH_MACRO_0_FREE_SFLASH153
0ffff29a a CYREG_SFLASH_MACRO_0_FREE_SFLASH154
0ffff29a a CYREG_SFLASH_MACRO_0_FREE_SFLASH154
0ffff29b a CYREG_SFLASH_MACRO_0_FREE_SFLASH155
0ffff29b a CYREG_SFLASH_MACRO_0_FREE_SFLASH155
0ffff29c a CYREG_SFLASH_MACRO_0_FREE_SFLASH156
0ffff29c a CYREG_SFLASH_MACRO_0_FREE_SFLASH156
0ffff29d a CYREG_SFLASH_MACRO_0_FREE_SFLASH157
0ffff29d a CYREG_SFLASH_MACRO_0_FREE_SFLASH157
0ffff29e a CYREG_SFLASH_MACRO_0_FREE_SFLASH158
0ffff29e a CYREG_SFLASH_MACRO_0_FREE_SFLASH158
0ffff29f a CYREG_SFLASH_MACRO_0_FREE_SFLASH159
0ffff29f a CYREG_SFLASH_MACRO_0_FREE_SFLASH159
0ffff210 a CYREG_SFLASH_MACRO_0_FREE_SFLASH16
0ffff210 a CYREG_SFLASH_MACRO_0_FREE_SFLASH16
0ffff2a0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH160
0ffff2a0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH160
0ffff2a1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH161
0ffff2a1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH161
0ffff2a2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH162
0ffff2a2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH162
0ffff2a3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH163
0ffff2a3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH163
0ffff2a4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH164
0ffff2a4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH164
0ffff2a5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH165
0ffff2a5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH165
0ffff2a6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH166
0ffff2a6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH166
0ffff2a7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH167
0ffff2a7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH167
0ffff2a8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH168
0ffff2a8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH168
0ffff2a9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH169
0ffff2a9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH169
0ffff211 a CYREG_SFLASH_MACRO_0_FREE_SFLASH17
0ffff211 a CYREG_SFLASH_MACRO_0_FREE_SFLASH17
0ffff2aa a CYREG_SFLASH_MACRO_0_FREE_SFLASH170
0ffff2aa a CYREG_SFLASH_MACRO_0_FREE_SFLASH170
0ffff2ab a CYREG_SFLASH_MACRO_0_FREE_SFLASH171
0ffff2ab a CYREG_SFLASH_MACRO_0_FREE_SFLASH171
0ffff2ac a CYREG_SFLASH_MACRO_0_FREE_SFLASH172
0ffff2ac a CYREG_SFLASH_MACRO_0_FREE_SFLASH172
0ffff2ad a CYREG_SFLASH_MACRO_0_FREE_SFLASH173
0ffff2ad a CYREG_SFLASH_MACRO_0_FREE_SFLASH173
0ffff2ae a CYREG_SFLASH_MACRO_0_FREE_SFLASH174
0ffff2ae a CYREG_SFLASH_MACRO_0_FREE_SFLASH174
0ffff2af a CYREG_SFLASH_MACRO_0_FREE_SFLASH175
0ffff2af a CYREG_SFLASH_MACRO_0_FREE_SFLASH175
0ffff2b0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH176
0ffff2b0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH176
0ffff2b1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH177
0ffff2b1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH177
0ffff2b2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH178
0ffff2b2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH178
0ffff2b3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH179
0ffff2b3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH179
0ffff212 a CYREG_SFLASH_MACRO_0_FREE_SFLASH18
0ffff212 a CYREG_SFLASH_MACRO_0_FREE_SFLASH18
0ffff2b4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH180
0ffff2b4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH180
0ffff2b5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH181
0ffff2b5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH181
0ffff2b6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH182
0ffff2b6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH182
0ffff2b7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH183
0ffff2b7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH183
0ffff2b8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH184
0ffff2b8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH184
0ffff2b9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH185
0ffff2b9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH185
0ffff2ba a CYREG_SFLASH_MACRO_0_FREE_SFLASH186
0ffff2ba a CYREG_SFLASH_MACRO_0_FREE_SFLASH186
0ffff2bb a CYREG_SFLASH_MACRO_0_FREE_SFLASH187
0ffff2bb a CYREG_SFLASH_MACRO_0_FREE_SFLASH187
0ffff2bc a CYREG_SFLASH_MACRO_0_FREE_SFLASH188
0ffff2bc a CYREG_SFLASH_MACRO_0_FREE_SFLASH188
0ffff2bd a CYREG_SFLASH_MACRO_0_FREE_SFLASH189
0ffff2bd a CYREG_SFLASH_MACRO_0_FREE_SFLASH189
0ffff213 a CYREG_SFLASH_MACRO_0_FREE_SFLASH19
0ffff213 a CYREG_SFLASH_MACRO_0_FREE_SFLASH19
0ffff2be a CYREG_SFLASH_MACRO_0_FREE_SFLASH190
0ffff2be a CYREG_SFLASH_MACRO_0_FREE_SFLASH190
0ffff2bf a CYREG_SFLASH_MACRO_0_FREE_SFLASH191
0ffff2bf a CYREG_SFLASH_MACRO_0_FREE_SFLASH191
0ffff2c0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH192
0ffff2c0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH192
0ffff2c1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH193
0ffff2c1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH193
0ffff2c2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH194
0ffff2c2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH194
0ffff2c3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH195
0ffff2c3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH195
0ffff2c4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH196
0ffff2c4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH196
0ffff2c5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH197
0ffff2c5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH197
0ffff2c6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH198
0ffff2c6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH198
0ffff2c7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH199
0ffff2c7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH199
0ffff202 a CYREG_SFLASH_MACRO_0_FREE_SFLASH2
0ffff202 a CYREG_SFLASH_MACRO_0_FREE_SFLASH2
0ffff214 a CYREG_SFLASH_MACRO_0_FREE_SFLASH20
0ffff214 a CYREG_SFLASH_MACRO_0_FREE_SFLASH20
0ffff2c8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH200
0ffff2c8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH200
0ffff2c9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH201
0ffff2c9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH201
0ffff2ca a CYREG_SFLASH_MACRO_0_FREE_SFLASH202
0ffff2ca a CYREG_SFLASH_MACRO_0_FREE_SFLASH202
0ffff2cb a CYREG_SFLASH_MACRO_0_FREE_SFLASH203
0ffff2cb a CYREG_SFLASH_MACRO_0_FREE_SFLASH203
0ffff2cc a CYREG_SFLASH_MACRO_0_FREE_SFLASH204
0ffff2cc a CYREG_SFLASH_MACRO_0_FREE_SFLASH204
0ffff2cd a CYREG_SFLASH_MACRO_0_FREE_SFLASH205
0ffff2cd a CYREG_SFLASH_MACRO_0_FREE_SFLASH205
0ffff2ce a CYREG_SFLASH_MACRO_0_FREE_SFLASH206
0ffff2ce a CYREG_SFLASH_MACRO_0_FREE_SFLASH206
0ffff2cf a CYREG_SFLASH_MACRO_0_FREE_SFLASH207
0ffff2cf a CYREG_SFLASH_MACRO_0_FREE_SFLASH207
0ffff2d0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH208
0ffff2d0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH208
0ffff2d1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH209
0ffff2d1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH209
0ffff215 a CYREG_SFLASH_MACRO_0_FREE_SFLASH21
0ffff215 a CYREG_SFLASH_MACRO_0_FREE_SFLASH21
0ffff2d2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH210
0ffff2d2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH210
0ffff2d3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH211
0ffff2d3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH211
0ffff2d4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH212
0ffff2d4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH212
0ffff2d5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH213
0ffff2d5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH213
0ffff2d6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH214
0ffff2d6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH214
0ffff2d7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH215
0ffff2d7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH215
0ffff2d8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH216
0ffff2d8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH216
0ffff2d9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH217
0ffff2d9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH217
0ffff2da a CYREG_SFLASH_MACRO_0_FREE_SFLASH218
0ffff2da a CYREG_SFLASH_MACRO_0_FREE_SFLASH218
0ffff2db a CYREG_SFLASH_MACRO_0_FREE_SFLASH219
0ffff2db a CYREG_SFLASH_MACRO_0_FREE_SFLASH219
0ffff216 a CYREG_SFLASH_MACRO_0_FREE_SFLASH22
0ffff216 a CYREG_SFLASH_MACRO_0_FREE_SFLASH22
0ffff2dc a CYREG_SFLASH_MACRO_0_FREE_SFLASH220
0ffff2dc a CYREG_SFLASH_MACRO_0_FREE_SFLASH220
0ffff2dd a CYREG_SFLASH_MACRO_0_FREE_SFLASH221
0ffff2dd a CYREG_SFLASH_MACRO_0_FREE_SFLASH221
0ffff2de a CYREG_SFLASH_MACRO_0_FREE_SFLASH222
0ffff2de a CYREG_SFLASH_MACRO_0_FREE_SFLASH222
0ffff2df a CYREG_SFLASH_MACRO_0_FREE_SFLASH223
0ffff2df a CYREG_SFLASH_MACRO_0_FREE_SFLASH223
0ffff2e0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH224
0ffff2e0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH224
0ffff2e1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH225
0ffff2e1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH225
0ffff2e2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH226
0ffff2e2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH226
0ffff2e3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH227
0ffff2e3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH227
0ffff2e4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH228
0ffff2e4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH228
0ffff2e5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH229
0ffff2e5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH229
0ffff217 a CYREG_SFLASH_MACRO_0_FREE_SFLASH23
0ffff217 a CYREG_SFLASH_MACRO_0_FREE_SFLASH23
0ffff2e6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH230
0ffff2e6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH230
0ffff2e7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH231
0ffff2e7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH231
0ffff2e8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH232
0ffff2e8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH232
0ffff2e9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH233
0ffff2e9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH233
0ffff2ea a CYREG_SFLASH_MACRO_0_FREE_SFLASH234
0ffff2ea a CYREG_SFLASH_MACRO_0_FREE_SFLASH234
0ffff2eb a CYREG_SFLASH_MACRO_0_FREE_SFLASH235
0ffff2eb a CYREG_SFLASH_MACRO_0_FREE_SFLASH235
0ffff2ec a CYREG_SFLASH_MACRO_0_FREE_SFLASH236
0ffff2ec a CYREG_SFLASH_MACRO_0_FREE_SFLASH236
0ffff2ed a CYREG_SFLASH_MACRO_0_FREE_SFLASH237
0ffff2ed a CYREG_SFLASH_MACRO_0_FREE_SFLASH237
0ffff2ee a CYREG_SFLASH_MACRO_0_FREE_SFLASH238
0ffff2ee a CYREG_SFLASH_MACRO_0_FREE_SFLASH238
0ffff2ef a CYREG_SFLASH_MACRO_0_FREE_SFLASH239
0ffff2ef a CYREG_SFLASH_MACRO_0_FREE_SFLASH239
0ffff218 a CYREG_SFLASH_MACRO_0_FREE_SFLASH24
0ffff218 a CYREG_SFLASH_MACRO_0_FREE_SFLASH24
0ffff2f0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH240
0ffff2f0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH240
0ffff2f1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH241
0ffff2f1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH241
0ffff2f2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH242
0ffff2f2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH242
0ffff2f3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH243
0ffff2f3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH243
0ffff2f4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH244
0ffff2f4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH244
0ffff2f5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH245
0ffff2f5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH245
0ffff2f6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH246
0ffff2f6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH246
0ffff2f7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH247
0ffff2f7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH247
0ffff2f8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH248
0ffff2f8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH248
0ffff2f9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH249
0ffff2f9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH249
0ffff219 a CYREG_SFLASH_MACRO_0_FREE_SFLASH25
0ffff219 a CYREG_SFLASH_MACRO_0_FREE_SFLASH25
0ffff2fa a CYREG_SFLASH_MACRO_0_FREE_SFLASH250
0ffff2fa a CYREG_SFLASH_MACRO_0_FREE_SFLASH250
0ffff2fb a CYREG_SFLASH_MACRO_0_FREE_SFLASH251
0ffff2fb a CYREG_SFLASH_MACRO_0_FREE_SFLASH251
0ffff2fc a CYREG_SFLASH_MACRO_0_FREE_SFLASH252
0ffff2fc a CYREG_SFLASH_MACRO_0_FREE_SFLASH252
0ffff2fd a CYREG_SFLASH_MACRO_0_FREE_SFLASH253
0ffff2fd a CYREG_SFLASH_MACRO_0_FREE_SFLASH253
0ffff2fe a CYREG_SFLASH_MACRO_0_FREE_SFLASH254
0ffff2fe a CYREG_SFLASH_MACRO_0_FREE_SFLASH254
0ffff2ff a CYREG_SFLASH_MACRO_0_FREE_SFLASH255
0ffff2ff a CYREG_SFLASH_MACRO_0_FREE_SFLASH255
0ffff300 a CYREG_SFLASH_MACRO_0_FREE_SFLASH256
0ffff300 a CYREG_SFLASH_MACRO_0_FREE_SFLASH256
0ffff301 a CYREG_SFLASH_MACRO_0_FREE_SFLASH257
0ffff301 a CYREG_SFLASH_MACRO_0_FREE_SFLASH257
0ffff302 a CYREG_SFLASH_MACRO_0_FREE_SFLASH258
0ffff302 a CYREG_SFLASH_MACRO_0_FREE_SFLASH258
0ffff303 a CYREG_SFLASH_MACRO_0_FREE_SFLASH259
0ffff303 a CYREG_SFLASH_MACRO_0_FREE_SFLASH259
0ffff21a a CYREG_SFLASH_MACRO_0_FREE_SFLASH26
0ffff21a a CYREG_SFLASH_MACRO_0_FREE_SFLASH26
0ffff304 a CYREG_SFLASH_MACRO_0_FREE_SFLASH260
0ffff304 a CYREG_SFLASH_MACRO_0_FREE_SFLASH260
0ffff305 a CYREG_SFLASH_MACRO_0_FREE_SFLASH261
0ffff305 a CYREG_SFLASH_MACRO_0_FREE_SFLASH261
0ffff306 a CYREG_SFLASH_MACRO_0_FREE_SFLASH262
0ffff306 a CYREG_SFLASH_MACRO_0_FREE_SFLASH262
0ffff307 a CYREG_SFLASH_MACRO_0_FREE_SFLASH263
0ffff307 a CYREG_SFLASH_MACRO_0_FREE_SFLASH263
0ffff308 a CYREG_SFLASH_MACRO_0_FREE_SFLASH264
0ffff308 a CYREG_SFLASH_MACRO_0_FREE_SFLASH264
0ffff309 a CYREG_SFLASH_MACRO_0_FREE_SFLASH265
0ffff309 a CYREG_SFLASH_MACRO_0_FREE_SFLASH265
0ffff30a a CYREG_SFLASH_MACRO_0_FREE_SFLASH266
0ffff30a a CYREG_SFLASH_MACRO_0_FREE_SFLASH266
0ffff30b a CYREG_SFLASH_MACRO_0_FREE_SFLASH267
0ffff30b a CYREG_SFLASH_MACRO_0_FREE_SFLASH267
0ffff30c a CYREG_SFLASH_MACRO_0_FREE_SFLASH268
0ffff30c a CYREG_SFLASH_MACRO_0_FREE_SFLASH268
0ffff30d a CYREG_SFLASH_MACRO_0_FREE_SFLASH269
0ffff30d a CYREG_SFLASH_MACRO_0_FREE_SFLASH269
0ffff21b a CYREG_SFLASH_MACRO_0_FREE_SFLASH27
0ffff21b a CYREG_SFLASH_MACRO_0_FREE_SFLASH27
0ffff30e a CYREG_SFLASH_MACRO_0_FREE_SFLASH270
0ffff30e a CYREG_SFLASH_MACRO_0_FREE_SFLASH270
0ffff30f a CYREG_SFLASH_MACRO_0_FREE_SFLASH271
0ffff30f a CYREG_SFLASH_MACRO_0_FREE_SFLASH271
0ffff310 a CYREG_SFLASH_MACRO_0_FREE_SFLASH272
0ffff310 a CYREG_SFLASH_MACRO_0_FREE_SFLASH272
0ffff311 a CYREG_SFLASH_MACRO_0_FREE_SFLASH273
0ffff311 a CYREG_SFLASH_MACRO_0_FREE_SFLASH273
0ffff312 a CYREG_SFLASH_MACRO_0_FREE_SFLASH274
0ffff312 a CYREG_SFLASH_MACRO_0_FREE_SFLASH274
0ffff313 a CYREG_SFLASH_MACRO_0_FREE_SFLASH275
0ffff313 a CYREG_SFLASH_MACRO_0_FREE_SFLASH275
0ffff314 a CYREG_SFLASH_MACRO_0_FREE_SFLASH276
0ffff314 a CYREG_SFLASH_MACRO_0_FREE_SFLASH276
0ffff315 a CYREG_SFLASH_MACRO_0_FREE_SFLASH277
0ffff315 a CYREG_SFLASH_MACRO_0_FREE_SFLASH277
0ffff316 a CYREG_SFLASH_MACRO_0_FREE_SFLASH278
0ffff316 a CYREG_SFLASH_MACRO_0_FREE_SFLASH278
0ffff317 a CYREG_SFLASH_MACRO_0_FREE_SFLASH279
0ffff317 a CYREG_SFLASH_MACRO_0_FREE_SFLASH279
0ffff21c a CYREG_SFLASH_MACRO_0_FREE_SFLASH28
0ffff21c a CYREG_SFLASH_MACRO_0_FREE_SFLASH28
0ffff318 a CYREG_SFLASH_MACRO_0_FREE_SFLASH280
0ffff318 a CYREG_SFLASH_MACRO_0_FREE_SFLASH280
0ffff319 a CYREG_SFLASH_MACRO_0_FREE_SFLASH281
0ffff319 a CYREG_SFLASH_MACRO_0_FREE_SFLASH281
0ffff31a a CYREG_SFLASH_MACRO_0_FREE_SFLASH282
0ffff31a a CYREG_SFLASH_MACRO_0_FREE_SFLASH282
0ffff31b a CYREG_SFLASH_MACRO_0_FREE_SFLASH283
0ffff31b a CYREG_SFLASH_MACRO_0_FREE_SFLASH283
0ffff31c a CYREG_SFLASH_MACRO_0_FREE_SFLASH284
0ffff31c a CYREG_SFLASH_MACRO_0_FREE_SFLASH284
0ffff31d a CYREG_SFLASH_MACRO_0_FREE_SFLASH285
0ffff31d a CYREG_SFLASH_MACRO_0_FREE_SFLASH285
0ffff31e a CYREG_SFLASH_MACRO_0_FREE_SFLASH286
0ffff31e a CYREG_SFLASH_MACRO_0_FREE_SFLASH286
0ffff31f a CYREG_SFLASH_MACRO_0_FREE_SFLASH287
0ffff31f a CYREG_SFLASH_MACRO_0_FREE_SFLASH287
0ffff320 a CYREG_SFLASH_MACRO_0_FREE_SFLASH288
0ffff320 a CYREG_SFLASH_MACRO_0_FREE_SFLASH288
0ffff321 a CYREG_SFLASH_MACRO_0_FREE_SFLASH289
0ffff321 a CYREG_SFLASH_MACRO_0_FREE_SFLASH289
0ffff21d a CYREG_SFLASH_MACRO_0_FREE_SFLASH29
0ffff21d a CYREG_SFLASH_MACRO_0_FREE_SFLASH29
0ffff322 a CYREG_SFLASH_MACRO_0_FREE_SFLASH290
0ffff322 a CYREG_SFLASH_MACRO_0_FREE_SFLASH290
0ffff323 a CYREG_SFLASH_MACRO_0_FREE_SFLASH291
0ffff323 a CYREG_SFLASH_MACRO_0_FREE_SFLASH291
0ffff324 a CYREG_SFLASH_MACRO_0_FREE_SFLASH292
0ffff324 a CYREG_SFLASH_MACRO_0_FREE_SFLASH292
0ffff325 a CYREG_SFLASH_MACRO_0_FREE_SFLASH293
0ffff325 a CYREG_SFLASH_MACRO_0_FREE_SFLASH293
0ffff326 a CYREG_SFLASH_MACRO_0_FREE_SFLASH294
0ffff326 a CYREG_SFLASH_MACRO_0_FREE_SFLASH294
0ffff327 a CYREG_SFLASH_MACRO_0_FREE_SFLASH295
0ffff327 a CYREG_SFLASH_MACRO_0_FREE_SFLASH295
0ffff328 a CYREG_SFLASH_MACRO_0_FREE_SFLASH296
0ffff328 a CYREG_SFLASH_MACRO_0_FREE_SFLASH296
0ffff329 a CYREG_SFLASH_MACRO_0_FREE_SFLASH297
0ffff329 a CYREG_SFLASH_MACRO_0_FREE_SFLASH297
0ffff32a a CYREG_SFLASH_MACRO_0_FREE_SFLASH298
0ffff32a a CYREG_SFLASH_MACRO_0_FREE_SFLASH298
0ffff32b a CYREG_SFLASH_MACRO_0_FREE_SFLASH299
0ffff32b a CYREG_SFLASH_MACRO_0_FREE_SFLASH299
0ffff203 a CYREG_SFLASH_MACRO_0_FREE_SFLASH3
0ffff203 a CYREG_SFLASH_MACRO_0_FREE_SFLASH3
0ffff21e a CYREG_SFLASH_MACRO_0_FREE_SFLASH30
0ffff21e a CYREG_SFLASH_MACRO_0_FREE_SFLASH30
0ffff32c a CYREG_SFLASH_MACRO_0_FREE_SFLASH300
0ffff32c a CYREG_SFLASH_MACRO_0_FREE_SFLASH300
0ffff32d a CYREG_SFLASH_MACRO_0_FREE_SFLASH301
0ffff32d a CYREG_SFLASH_MACRO_0_FREE_SFLASH301
0ffff32e a CYREG_SFLASH_MACRO_0_FREE_SFLASH302
0ffff32e a CYREG_SFLASH_MACRO_0_FREE_SFLASH302
0ffff32f a CYREG_SFLASH_MACRO_0_FREE_SFLASH303
0ffff32f a CYREG_SFLASH_MACRO_0_FREE_SFLASH303
0ffff330 a CYREG_SFLASH_MACRO_0_FREE_SFLASH304
0ffff330 a CYREG_SFLASH_MACRO_0_FREE_SFLASH304
0ffff331 a CYREG_SFLASH_MACRO_0_FREE_SFLASH305
0ffff331 a CYREG_SFLASH_MACRO_0_FREE_SFLASH305
0ffff332 a CYREG_SFLASH_MACRO_0_FREE_SFLASH306
0ffff332 a CYREG_SFLASH_MACRO_0_FREE_SFLASH306
0ffff333 a CYREG_SFLASH_MACRO_0_FREE_SFLASH307
0ffff333 a CYREG_SFLASH_MACRO_0_FREE_SFLASH307
0ffff334 a CYREG_SFLASH_MACRO_0_FREE_SFLASH308
0ffff334 a CYREG_SFLASH_MACRO_0_FREE_SFLASH308
0ffff335 a CYREG_SFLASH_MACRO_0_FREE_SFLASH309
0ffff335 a CYREG_SFLASH_MACRO_0_FREE_SFLASH309
0ffff21f a CYREG_SFLASH_MACRO_0_FREE_SFLASH31
0ffff21f a CYREG_SFLASH_MACRO_0_FREE_SFLASH31
0ffff336 a CYREG_SFLASH_MACRO_0_FREE_SFLASH310
0ffff336 a CYREG_SFLASH_MACRO_0_FREE_SFLASH310
0ffff337 a CYREG_SFLASH_MACRO_0_FREE_SFLASH311
0ffff337 a CYREG_SFLASH_MACRO_0_FREE_SFLASH311
0ffff338 a CYREG_SFLASH_MACRO_0_FREE_SFLASH312
0ffff338 a CYREG_SFLASH_MACRO_0_FREE_SFLASH312
0ffff339 a CYREG_SFLASH_MACRO_0_FREE_SFLASH313
0ffff339 a CYREG_SFLASH_MACRO_0_FREE_SFLASH313
0ffff33a a CYREG_SFLASH_MACRO_0_FREE_SFLASH314
0ffff33a a CYREG_SFLASH_MACRO_0_FREE_SFLASH314
0ffff33b a CYREG_SFLASH_MACRO_0_FREE_SFLASH315
0ffff33b a CYREG_SFLASH_MACRO_0_FREE_SFLASH315
0ffff33c a CYREG_SFLASH_MACRO_0_FREE_SFLASH316
0ffff33c a CYREG_SFLASH_MACRO_0_FREE_SFLASH316
0ffff33d a CYREG_SFLASH_MACRO_0_FREE_SFLASH317
0ffff33d a CYREG_SFLASH_MACRO_0_FREE_SFLASH317
0ffff33e a CYREG_SFLASH_MACRO_0_FREE_SFLASH318
0ffff33e a CYREG_SFLASH_MACRO_0_FREE_SFLASH318
0ffff33f a CYREG_SFLASH_MACRO_0_FREE_SFLASH319
0ffff33f a CYREG_SFLASH_MACRO_0_FREE_SFLASH319
0ffff220 a CYREG_SFLASH_MACRO_0_FREE_SFLASH32
0ffff220 a CYREG_SFLASH_MACRO_0_FREE_SFLASH32
0ffff340 a CYREG_SFLASH_MACRO_0_FREE_SFLASH320
0ffff340 a CYREG_SFLASH_MACRO_0_FREE_SFLASH320
0ffff341 a CYREG_SFLASH_MACRO_0_FREE_SFLASH321
0ffff341 a CYREG_SFLASH_MACRO_0_FREE_SFLASH321
0ffff342 a CYREG_SFLASH_MACRO_0_FREE_SFLASH322
0ffff342 a CYREG_SFLASH_MACRO_0_FREE_SFLASH322
0ffff343 a CYREG_SFLASH_MACRO_0_FREE_SFLASH323
0ffff343 a CYREG_SFLASH_MACRO_0_FREE_SFLASH323
0ffff344 a CYREG_SFLASH_MACRO_0_FREE_SFLASH324
0ffff344 a CYREG_SFLASH_MACRO_0_FREE_SFLASH324
0ffff345 a CYREG_SFLASH_MACRO_0_FREE_SFLASH325
0ffff345 a CYREG_SFLASH_MACRO_0_FREE_SFLASH325
0ffff346 a CYREG_SFLASH_MACRO_0_FREE_SFLASH326
0ffff346 a CYREG_SFLASH_MACRO_0_FREE_SFLASH326
0ffff347 a CYREG_SFLASH_MACRO_0_FREE_SFLASH327
0ffff347 a CYREG_SFLASH_MACRO_0_FREE_SFLASH327
0ffff348 a CYREG_SFLASH_MACRO_0_FREE_SFLASH328
0ffff348 a CYREG_SFLASH_MACRO_0_FREE_SFLASH328
0ffff349 a CYREG_SFLASH_MACRO_0_FREE_SFLASH329
0ffff349 a CYREG_SFLASH_MACRO_0_FREE_SFLASH329
0ffff221 a CYREG_SFLASH_MACRO_0_FREE_SFLASH33
0ffff221 a CYREG_SFLASH_MACRO_0_FREE_SFLASH33
0ffff34a a CYREG_SFLASH_MACRO_0_FREE_SFLASH330
0ffff34a a CYREG_SFLASH_MACRO_0_FREE_SFLASH330
0ffff34b a CYREG_SFLASH_MACRO_0_FREE_SFLASH331
0ffff34b a CYREG_SFLASH_MACRO_0_FREE_SFLASH331
0ffff34c a CYREG_SFLASH_MACRO_0_FREE_SFLASH332
0ffff34c a CYREG_SFLASH_MACRO_0_FREE_SFLASH332
0ffff34d a CYREG_SFLASH_MACRO_0_FREE_SFLASH333
0ffff34d a CYREG_SFLASH_MACRO_0_FREE_SFLASH333
0ffff34e a CYREG_SFLASH_MACRO_0_FREE_SFLASH334
0ffff34e a CYREG_SFLASH_MACRO_0_FREE_SFLASH334
0ffff34f a CYREG_SFLASH_MACRO_0_FREE_SFLASH335
0ffff34f a CYREG_SFLASH_MACRO_0_FREE_SFLASH335
0ffff350 a CYREG_SFLASH_MACRO_0_FREE_SFLASH336
0ffff350 a CYREG_SFLASH_MACRO_0_FREE_SFLASH336
0ffff351 a CYREG_SFLASH_MACRO_0_FREE_SFLASH337
0ffff351 a CYREG_SFLASH_MACRO_0_FREE_SFLASH337
0ffff352 a CYREG_SFLASH_MACRO_0_FREE_SFLASH338
0ffff352 a CYREG_SFLASH_MACRO_0_FREE_SFLASH338
0ffff353 a CYREG_SFLASH_MACRO_0_FREE_SFLASH339
0ffff353 a CYREG_SFLASH_MACRO_0_FREE_SFLASH339
0ffff222 a CYREG_SFLASH_MACRO_0_FREE_SFLASH34
0ffff222 a CYREG_SFLASH_MACRO_0_FREE_SFLASH34
0ffff354 a CYREG_SFLASH_MACRO_0_FREE_SFLASH340
0ffff354 a CYREG_SFLASH_MACRO_0_FREE_SFLASH340
0ffff355 a CYREG_SFLASH_MACRO_0_FREE_SFLASH341
0ffff355 a CYREG_SFLASH_MACRO_0_FREE_SFLASH341
0ffff356 a CYREG_SFLASH_MACRO_0_FREE_SFLASH342
0ffff356 a CYREG_SFLASH_MACRO_0_FREE_SFLASH342
0ffff357 a CYREG_SFLASH_MACRO_0_FREE_SFLASH343
0ffff357 a CYREG_SFLASH_MACRO_0_FREE_SFLASH343
0ffff358 a CYREG_SFLASH_MACRO_0_FREE_SFLASH344
0ffff358 a CYREG_SFLASH_MACRO_0_FREE_SFLASH344
0ffff359 a CYREG_SFLASH_MACRO_0_FREE_SFLASH345
0ffff359 a CYREG_SFLASH_MACRO_0_FREE_SFLASH345
0ffff35a a CYREG_SFLASH_MACRO_0_FREE_SFLASH346
0ffff35a a CYREG_SFLASH_MACRO_0_FREE_SFLASH346
0ffff35b a CYREG_SFLASH_MACRO_0_FREE_SFLASH347
0ffff35b a CYREG_SFLASH_MACRO_0_FREE_SFLASH347
0ffff35c a CYREG_SFLASH_MACRO_0_FREE_SFLASH348
0ffff35c a CYREG_SFLASH_MACRO_0_FREE_SFLASH348
0ffff35d a CYREG_SFLASH_MACRO_0_FREE_SFLASH349
0ffff35d a CYREG_SFLASH_MACRO_0_FREE_SFLASH349
0ffff223 a CYREG_SFLASH_MACRO_0_FREE_SFLASH35
0ffff223 a CYREG_SFLASH_MACRO_0_FREE_SFLASH35
0ffff35e a CYREG_SFLASH_MACRO_0_FREE_SFLASH350
0ffff35e a CYREG_SFLASH_MACRO_0_FREE_SFLASH350
0ffff35f a CYREG_SFLASH_MACRO_0_FREE_SFLASH351
0ffff35f a CYREG_SFLASH_MACRO_0_FREE_SFLASH351
0ffff360 a CYREG_SFLASH_MACRO_0_FREE_SFLASH352
0ffff360 a CYREG_SFLASH_MACRO_0_FREE_SFLASH352
0ffff361 a CYREG_SFLASH_MACRO_0_FREE_SFLASH353
0ffff361 a CYREG_SFLASH_MACRO_0_FREE_SFLASH353
0ffff362 a CYREG_SFLASH_MACRO_0_FREE_SFLASH354
0ffff362 a CYREG_SFLASH_MACRO_0_FREE_SFLASH354
0ffff363 a CYREG_SFLASH_MACRO_0_FREE_SFLASH355
0ffff363 a CYREG_SFLASH_MACRO_0_FREE_SFLASH355
0ffff364 a CYREG_SFLASH_MACRO_0_FREE_SFLASH356
0ffff364 a CYREG_SFLASH_MACRO_0_FREE_SFLASH356
0ffff365 a CYREG_SFLASH_MACRO_0_FREE_SFLASH357
0ffff365 a CYREG_SFLASH_MACRO_0_FREE_SFLASH357
0ffff366 a CYREG_SFLASH_MACRO_0_FREE_SFLASH358
0ffff366 a CYREG_SFLASH_MACRO_0_FREE_SFLASH358
0ffff367 a CYREG_SFLASH_MACRO_0_FREE_SFLASH359
0ffff367 a CYREG_SFLASH_MACRO_0_FREE_SFLASH359
0ffff224 a CYREG_SFLASH_MACRO_0_FREE_SFLASH36
0ffff224 a CYREG_SFLASH_MACRO_0_FREE_SFLASH36
0ffff368 a CYREG_SFLASH_MACRO_0_FREE_SFLASH360
0ffff368 a CYREG_SFLASH_MACRO_0_FREE_SFLASH360
0ffff369 a CYREG_SFLASH_MACRO_0_FREE_SFLASH361
0ffff369 a CYREG_SFLASH_MACRO_0_FREE_SFLASH361
0ffff36a a CYREG_SFLASH_MACRO_0_FREE_SFLASH362
0ffff36a a CYREG_SFLASH_MACRO_0_FREE_SFLASH362
0ffff36b a CYREG_SFLASH_MACRO_0_FREE_SFLASH363
0ffff36b a CYREG_SFLASH_MACRO_0_FREE_SFLASH363
0ffff36c a CYREG_SFLASH_MACRO_0_FREE_SFLASH364
0ffff36c a CYREG_SFLASH_MACRO_0_FREE_SFLASH364
0ffff36d a CYREG_SFLASH_MACRO_0_FREE_SFLASH365
0ffff36d a CYREG_SFLASH_MACRO_0_FREE_SFLASH365
0ffff36e a CYREG_SFLASH_MACRO_0_FREE_SFLASH366
0ffff36e a CYREG_SFLASH_MACRO_0_FREE_SFLASH366
0ffff36f a CYREG_SFLASH_MACRO_0_FREE_SFLASH367
0ffff36f a CYREG_SFLASH_MACRO_0_FREE_SFLASH367
0ffff370 a CYREG_SFLASH_MACRO_0_FREE_SFLASH368
0ffff370 a CYREG_SFLASH_MACRO_0_FREE_SFLASH368
0ffff371 a CYREG_SFLASH_MACRO_0_FREE_SFLASH369
0ffff371 a CYREG_SFLASH_MACRO_0_FREE_SFLASH369
0ffff225 a CYREG_SFLASH_MACRO_0_FREE_SFLASH37
0ffff225 a CYREG_SFLASH_MACRO_0_FREE_SFLASH37
0ffff372 a CYREG_SFLASH_MACRO_0_FREE_SFLASH370
0ffff372 a CYREG_SFLASH_MACRO_0_FREE_SFLASH370
0ffff373 a CYREG_SFLASH_MACRO_0_FREE_SFLASH371
0ffff373 a CYREG_SFLASH_MACRO_0_FREE_SFLASH371
0ffff374 a CYREG_SFLASH_MACRO_0_FREE_SFLASH372
0ffff374 a CYREG_SFLASH_MACRO_0_FREE_SFLASH372
0ffff375 a CYREG_SFLASH_MACRO_0_FREE_SFLASH373
0ffff375 a CYREG_SFLASH_MACRO_0_FREE_SFLASH373
0ffff376 a CYREG_SFLASH_MACRO_0_FREE_SFLASH374
0ffff376 a CYREG_SFLASH_MACRO_0_FREE_SFLASH374
0ffff377 a CYREG_SFLASH_MACRO_0_FREE_SFLASH375
0ffff377 a CYREG_SFLASH_MACRO_0_FREE_SFLASH375
0ffff378 a CYREG_SFLASH_MACRO_0_FREE_SFLASH376
0ffff378 a CYREG_SFLASH_MACRO_0_FREE_SFLASH376
0ffff379 a CYREG_SFLASH_MACRO_0_FREE_SFLASH377
0ffff379 a CYREG_SFLASH_MACRO_0_FREE_SFLASH377
0ffff37a a CYREG_SFLASH_MACRO_0_FREE_SFLASH378
0ffff37a a CYREG_SFLASH_MACRO_0_FREE_SFLASH378
0ffff37b a CYREG_SFLASH_MACRO_0_FREE_SFLASH379
0ffff37b a CYREG_SFLASH_MACRO_0_FREE_SFLASH379
0ffff226 a CYREG_SFLASH_MACRO_0_FREE_SFLASH38
0ffff226 a CYREG_SFLASH_MACRO_0_FREE_SFLASH38
0ffff37c a CYREG_SFLASH_MACRO_0_FREE_SFLASH380
0ffff37c a CYREG_SFLASH_MACRO_0_FREE_SFLASH380
0ffff37d a CYREG_SFLASH_MACRO_0_FREE_SFLASH381
0ffff37d a CYREG_SFLASH_MACRO_0_FREE_SFLASH381
0ffff37e a CYREG_SFLASH_MACRO_0_FREE_SFLASH382
0ffff37e a CYREG_SFLASH_MACRO_0_FREE_SFLASH382
0ffff37f a CYREG_SFLASH_MACRO_0_FREE_SFLASH383
0ffff37f a CYREG_SFLASH_MACRO_0_FREE_SFLASH383
0ffff380 a CYREG_SFLASH_MACRO_0_FREE_SFLASH384
0ffff380 a CYREG_SFLASH_MACRO_0_FREE_SFLASH384
0ffff381 a CYREG_SFLASH_MACRO_0_FREE_SFLASH385
0ffff381 a CYREG_SFLASH_MACRO_0_FREE_SFLASH385
0ffff382 a CYREG_SFLASH_MACRO_0_FREE_SFLASH386
0ffff382 a CYREG_SFLASH_MACRO_0_FREE_SFLASH386
0ffff383 a CYREG_SFLASH_MACRO_0_FREE_SFLASH387
0ffff383 a CYREG_SFLASH_MACRO_0_FREE_SFLASH387
0ffff384 a CYREG_SFLASH_MACRO_0_FREE_SFLASH388
0ffff384 a CYREG_SFLASH_MACRO_0_FREE_SFLASH388
0ffff385 a CYREG_SFLASH_MACRO_0_FREE_SFLASH389
0ffff385 a CYREG_SFLASH_MACRO_0_FREE_SFLASH389
0ffff227 a CYREG_SFLASH_MACRO_0_FREE_SFLASH39
0ffff227 a CYREG_SFLASH_MACRO_0_FREE_SFLASH39
0ffff386 a CYREG_SFLASH_MACRO_0_FREE_SFLASH390
0ffff386 a CYREG_SFLASH_MACRO_0_FREE_SFLASH390
0ffff387 a CYREG_SFLASH_MACRO_0_FREE_SFLASH391
0ffff387 a CYREG_SFLASH_MACRO_0_FREE_SFLASH391
0ffff388 a CYREG_SFLASH_MACRO_0_FREE_SFLASH392
0ffff388 a CYREG_SFLASH_MACRO_0_FREE_SFLASH392
0ffff389 a CYREG_SFLASH_MACRO_0_FREE_SFLASH393
0ffff389 a CYREG_SFLASH_MACRO_0_FREE_SFLASH393
0ffff38a a CYREG_SFLASH_MACRO_0_FREE_SFLASH394
0ffff38a a CYREG_SFLASH_MACRO_0_FREE_SFLASH394
0ffff38b a CYREG_SFLASH_MACRO_0_FREE_SFLASH395
0ffff38b a CYREG_SFLASH_MACRO_0_FREE_SFLASH395
0ffff38c a CYREG_SFLASH_MACRO_0_FREE_SFLASH396
0ffff38c a CYREG_SFLASH_MACRO_0_FREE_SFLASH396
0ffff38d a CYREG_SFLASH_MACRO_0_FREE_SFLASH397
0ffff38d a CYREG_SFLASH_MACRO_0_FREE_SFLASH397
0ffff38e a CYREG_SFLASH_MACRO_0_FREE_SFLASH398
0ffff38e a CYREG_SFLASH_MACRO_0_FREE_SFLASH398
0ffff38f a CYREG_SFLASH_MACRO_0_FREE_SFLASH399
0ffff38f a CYREG_SFLASH_MACRO_0_FREE_SFLASH399
0ffff204 a CYREG_SFLASH_MACRO_0_FREE_SFLASH4
0ffff204 a CYREG_SFLASH_MACRO_0_FREE_SFLASH4
0ffff228 a CYREG_SFLASH_MACRO_0_FREE_SFLASH40
0ffff228 a CYREG_SFLASH_MACRO_0_FREE_SFLASH40
0ffff390 a CYREG_SFLASH_MACRO_0_FREE_SFLASH400
0ffff390 a CYREG_SFLASH_MACRO_0_FREE_SFLASH400
0ffff391 a CYREG_SFLASH_MACRO_0_FREE_SFLASH401
0ffff391 a CYREG_SFLASH_MACRO_0_FREE_SFLASH401
0ffff392 a CYREG_SFLASH_MACRO_0_FREE_SFLASH402
0ffff392 a CYREG_SFLASH_MACRO_0_FREE_SFLASH402
0ffff393 a CYREG_SFLASH_MACRO_0_FREE_SFLASH403
0ffff393 a CYREG_SFLASH_MACRO_0_FREE_SFLASH403
0ffff394 a CYREG_SFLASH_MACRO_0_FREE_SFLASH404
0ffff394 a CYREG_SFLASH_MACRO_0_FREE_SFLASH404
0ffff395 a CYREG_SFLASH_MACRO_0_FREE_SFLASH405
0ffff395 a CYREG_SFLASH_MACRO_0_FREE_SFLASH405
0ffff396 a CYREG_SFLASH_MACRO_0_FREE_SFLASH406
0ffff396 a CYREG_SFLASH_MACRO_0_FREE_SFLASH406
0ffff397 a CYREG_SFLASH_MACRO_0_FREE_SFLASH407
0ffff397 a CYREG_SFLASH_MACRO_0_FREE_SFLASH407
0ffff398 a CYREG_SFLASH_MACRO_0_FREE_SFLASH408
0ffff398 a CYREG_SFLASH_MACRO_0_FREE_SFLASH408
0ffff399 a CYREG_SFLASH_MACRO_0_FREE_SFLASH409
0ffff399 a CYREG_SFLASH_MACRO_0_FREE_SFLASH409
0ffff229 a CYREG_SFLASH_MACRO_0_FREE_SFLASH41
0ffff229 a CYREG_SFLASH_MACRO_0_FREE_SFLASH41
0ffff39a a CYREG_SFLASH_MACRO_0_FREE_SFLASH410
0ffff39a a CYREG_SFLASH_MACRO_0_FREE_SFLASH410
0ffff39b a CYREG_SFLASH_MACRO_0_FREE_SFLASH411
0ffff39b a CYREG_SFLASH_MACRO_0_FREE_SFLASH411
0ffff39c a CYREG_SFLASH_MACRO_0_FREE_SFLASH412
0ffff39c a CYREG_SFLASH_MACRO_0_FREE_SFLASH412
0ffff39d a CYREG_SFLASH_MACRO_0_FREE_SFLASH413
0ffff39d a CYREG_SFLASH_MACRO_0_FREE_SFLASH413
0ffff39e a CYREG_SFLASH_MACRO_0_FREE_SFLASH414
0ffff39e a CYREG_SFLASH_MACRO_0_FREE_SFLASH414
0ffff39f a CYREG_SFLASH_MACRO_0_FREE_SFLASH415
0ffff39f a CYREG_SFLASH_MACRO_0_FREE_SFLASH415
0ffff3a0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH416
0ffff3a0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH416
0ffff3a1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH417
0ffff3a1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH417
0ffff3a2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH418
0ffff3a2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH418
0ffff3a3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH419
0ffff3a3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH419
0ffff22a a CYREG_SFLASH_MACRO_0_FREE_SFLASH42
0ffff22a a CYREG_SFLASH_MACRO_0_FREE_SFLASH42
0ffff3a4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH420
0ffff3a4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH420
0ffff3a5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH421
0ffff3a5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH421
0ffff3a6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH422
0ffff3a6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH422
0ffff3a7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH423
0ffff3a7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH423
0ffff3a8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH424
0ffff3a8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH424
0ffff3a9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH425
0ffff3a9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH425
0ffff3aa a CYREG_SFLASH_MACRO_0_FREE_SFLASH426
0ffff3aa a CYREG_SFLASH_MACRO_0_FREE_SFLASH426
0ffff3ab a CYREG_SFLASH_MACRO_0_FREE_SFLASH427
0ffff3ab a CYREG_SFLASH_MACRO_0_FREE_SFLASH427
0ffff3ac a CYREG_SFLASH_MACRO_0_FREE_SFLASH428
0ffff3ac a CYREG_SFLASH_MACRO_0_FREE_SFLASH428
0ffff3ad a CYREG_SFLASH_MACRO_0_FREE_SFLASH429
0ffff3ad a CYREG_SFLASH_MACRO_0_FREE_SFLASH429
0ffff22b a CYREG_SFLASH_MACRO_0_FREE_SFLASH43
0ffff22b a CYREG_SFLASH_MACRO_0_FREE_SFLASH43
0ffff3ae a CYREG_SFLASH_MACRO_0_FREE_SFLASH430
0ffff3ae a CYREG_SFLASH_MACRO_0_FREE_SFLASH430
0ffff3af a CYREG_SFLASH_MACRO_0_FREE_SFLASH431
0ffff3af a CYREG_SFLASH_MACRO_0_FREE_SFLASH431
0ffff3b0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH432
0ffff3b0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH432
0ffff3b1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH433
0ffff3b1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH433
0ffff3b2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH434
0ffff3b2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH434
0ffff3b3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH435
0ffff3b3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH435
0ffff3b4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH436
0ffff3b4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH436
0ffff3b5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH437
0ffff3b5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH437
0ffff3b6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH438
0ffff3b6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH438
0ffff3b7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH439
0ffff3b7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH439
0ffff22c a CYREG_SFLASH_MACRO_0_FREE_SFLASH44
0ffff22c a CYREG_SFLASH_MACRO_0_FREE_SFLASH44
0ffff3b8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH440
0ffff3b8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH440
0ffff3b9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH441
0ffff3b9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH441
0ffff3ba a CYREG_SFLASH_MACRO_0_FREE_SFLASH442
0ffff3ba a CYREG_SFLASH_MACRO_0_FREE_SFLASH442
0ffff3bb a CYREG_SFLASH_MACRO_0_FREE_SFLASH443
0ffff3bb a CYREG_SFLASH_MACRO_0_FREE_SFLASH443
0ffff3bc a CYREG_SFLASH_MACRO_0_FREE_SFLASH444
0ffff3bc a CYREG_SFLASH_MACRO_0_FREE_SFLASH444
0ffff3bd a CYREG_SFLASH_MACRO_0_FREE_SFLASH445
0ffff3bd a CYREG_SFLASH_MACRO_0_FREE_SFLASH445
0ffff3be a CYREG_SFLASH_MACRO_0_FREE_SFLASH446
0ffff3be a CYREG_SFLASH_MACRO_0_FREE_SFLASH446
0ffff3bf a CYREG_SFLASH_MACRO_0_FREE_SFLASH447
0ffff3bf a CYREG_SFLASH_MACRO_0_FREE_SFLASH447
0ffff3c0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH448
0ffff3c0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH448
0ffff3c1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH449
0ffff3c1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH449
0ffff22d a CYREG_SFLASH_MACRO_0_FREE_SFLASH45
0ffff22d a CYREG_SFLASH_MACRO_0_FREE_SFLASH45
0ffff3c2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH450
0ffff3c2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH450
0ffff3c3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH451
0ffff3c3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH451
0ffff3c4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH452
0ffff3c4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH452
0ffff3c5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH453
0ffff3c5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH453
0ffff3c6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH454
0ffff3c6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH454
0ffff3c7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH455
0ffff3c7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH455
0ffff3c8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH456
0ffff3c8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH456
0ffff3c9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH457
0ffff3c9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH457
0ffff3ca a CYREG_SFLASH_MACRO_0_FREE_SFLASH458
0ffff3ca a CYREG_SFLASH_MACRO_0_FREE_SFLASH458
0ffff3cb a CYREG_SFLASH_MACRO_0_FREE_SFLASH459
0ffff3cb a CYREG_SFLASH_MACRO_0_FREE_SFLASH459
0ffff22e a CYREG_SFLASH_MACRO_0_FREE_SFLASH46
0ffff22e a CYREG_SFLASH_MACRO_0_FREE_SFLASH46
0ffff3cc a CYREG_SFLASH_MACRO_0_FREE_SFLASH460
0ffff3cc a CYREG_SFLASH_MACRO_0_FREE_SFLASH460
0ffff3cd a CYREG_SFLASH_MACRO_0_FREE_SFLASH461
0ffff3cd a CYREG_SFLASH_MACRO_0_FREE_SFLASH461
0ffff3ce a CYREG_SFLASH_MACRO_0_FREE_SFLASH462
0ffff3ce a CYREG_SFLASH_MACRO_0_FREE_SFLASH462
0ffff3cf a CYREG_SFLASH_MACRO_0_FREE_SFLASH463
0ffff3cf a CYREG_SFLASH_MACRO_0_FREE_SFLASH463
0ffff3d0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH464
0ffff3d0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH464
0ffff3d1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH465
0ffff3d1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH465
0ffff3d2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH466
0ffff3d2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH466
0ffff3d3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH467
0ffff3d3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH467
0ffff3d4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH468
0ffff3d4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH468
0ffff3d5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH469
0ffff3d5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH469
0ffff22f a CYREG_SFLASH_MACRO_0_FREE_SFLASH47
0ffff22f a CYREG_SFLASH_MACRO_0_FREE_SFLASH47
0ffff3d6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH470
0ffff3d6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH470
0ffff3d7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH471
0ffff3d7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH471
0ffff3d8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH472
0ffff3d8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH472
0ffff3d9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH473
0ffff3d9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH473
0ffff3da a CYREG_SFLASH_MACRO_0_FREE_SFLASH474
0ffff3da a CYREG_SFLASH_MACRO_0_FREE_SFLASH474
0ffff3db a CYREG_SFLASH_MACRO_0_FREE_SFLASH475
0ffff3db a CYREG_SFLASH_MACRO_0_FREE_SFLASH475
0ffff3dc a CYREG_SFLASH_MACRO_0_FREE_SFLASH476
0ffff3dc a CYREG_SFLASH_MACRO_0_FREE_SFLASH476
0ffff3dd a CYREG_SFLASH_MACRO_0_FREE_SFLASH477
0ffff3dd a CYREG_SFLASH_MACRO_0_FREE_SFLASH477
0ffff3de a CYREG_SFLASH_MACRO_0_FREE_SFLASH478
0ffff3de a CYREG_SFLASH_MACRO_0_FREE_SFLASH478
0ffff3df a CYREG_SFLASH_MACRO_0_FREE_SFLASH479
0ffff3df a CYREG_SFLASH_MACRO_0_FREE_SFLASH479
0ffff230 a CYREG_SFLASH_MACRO_0_FREE_SFLASH48
0ffff230 a CYREG_SFLASH_MACRO_0_FREE_SFLASH48
0ffff3e0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH480
0ffff3e0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH480
0ffff3e1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH481
0ffff3e1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH481
0ffff3e2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH482
0ffff3e2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH482
0ffff3e3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH483
0ffff3e3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH483
0ffff3e4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH484
0ffff3e4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH484
0ffff3e5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH485
0ffff3e5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH485
0ffff3e6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH486
0ffff3e6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH486
0ffff3e7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH487
0ffff3e7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH487
0ffff3e8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH488
0ffff3e8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH488
0ffff3e9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH489
0ffff3e9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH489
0ffff231 a CYREG_SFLASH_MACRO_0_FREE_SFLASH49
0ffff231 a CYREG_SFLASH_MACRO_0_FREE_SFLASH49
0ffff3ea a CYREG_SFLASH_MACRO_0_FREE_SFLASH490
0ffff3ea a CYREG_SFLASH_MACRO_0_FREE_SFLASH490
0ffff3eb a CYREG_SFLASH_MACRO_0_FREE_SFLASH491
0ffff3eb a CYREG_SFLASH_MACRO_0_FREE_SFLASH491
0ffff3ec a CYREG_SFLASH_MACRO_0_FREE_SFLASH492
0ffff3ec a CYREG_SFLASH_MACRO_0_FREE_SFLASH492
0ffff3ed a CYREG_SFLASH_MACRO_0_FREE_SFLASH493
0ffff3ed a CYREG_SFLASH_MACRO_0_FREE_SFLASH493
0ffff3ee a CYREG_SFLASH_MACRO_0_FREE_SFLASH494
0ffff3ee a CYREG_SFLASH_MACRO_0_FREE_SFLASH494
0ffff3ef a CYREG_SFLASH_MACRO_0_FREE_SFLASH495
0ffff3ef a CYREG_SFLASH_MACRO_0_FREE_SFLASH495
0ffff3f0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH496
0ffff3f0 a CYREG_SFLASH_MACRO_0_FREE_SFLASH496
0ffff3f1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH497
0ffff3f1 a CYREG_SFLASH_MACRO_0_FREE_SFLASH497
0ffff3f2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH498
0ffff3f2 a CYREG_SFLASH_MACRO_0_FREE_SFLASH498
0ffff3f3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH499
0ffff3f3 a CYREG_SFLASH_MACRO_0_FREE_SFLASH499
0ffff205 a CYREG_SFLASH_MACRO_0_FREE_SFLASH5
0ffff205 a CYREG_SFLASH_MACRO_0_FREE_SFLASH5
0ffff232 a CYREG_SFLASH_MACRO_0_FREE_SFLASH50
0ffff232 a CYREG_SFLASH_MACRO_0_FREE_SFLASH50
0ffff3f4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH500
0ffff3f4 a CYREG_SFLASH_MACRO_0_FREE_SFLASH500
0ffff3f5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH501
0ffff3f5 a CYREG_SFLASH_MACRO_0_FREE_SFLASH501
0ffff3f6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH502
0ffff3f6 a CYREG_SFLASH_MACRO_0_FREE_SFLASH502
0ffff3f7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH503
0ffff3f7 a CYREG_SFLASH_MACRO_0_FREE_SFLASH503
0ffff3f8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH504
0ffff3f8 a CYREG_SFLASH_MACRO_0_FREE_SFLASH504
0ffff3f9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH505
0ffff3f9 a CYREG_SFLASH_MACRO_0_FREE_SFLASH505
0ffff3fa a CYREG_SFLASH_MACRO_0_FREE_SFLASH506
0ffff3fa a CYREG_SFLASH_MACRO_0_FREE_SFLASH506
0ffff3fb a CYREG_SFLASH_MACRO_0_FREE_SFLASH507
0ffff3fb a CYREG_SFLASH_MACRO_0_FREE_SFLASH507
0ffff3fc a CYREG_SFLASH_MACRO_0_FREE_SFLASH508
0ffff3fc a CYREG_SFLASH_MACRO_0_FREE_SFLASH508
0ffff3fd a CYREG_SFLASH_MACRO_0_FREE_SFLASH509
0ffff3fd a CYREG_SFLASH_MACRO_0_FREE_SFLASH509
0ffff233 a CYREG_SFLASH_MACRO_0_FREE_SFLASH51
0ffff233 a CYREG_SFLASH_MACRO_0_FREE_SFLASH51
0ffff3fe a CYREG_SFLASH_MACRO_0_FREE_SFLASH510
0ffff3fe a CYREG_SFLASH_MACRO_0_FREE_SFLASH510
0ffff3ff a CYREG_SFLASH_MACRO_0_FREE_SFLASH511
0ffff3ff a CYREG_SFLASH_MACRO_0_FREE_SFLASH511
0ffff234 a CYREG_SFLASH_MACRO_0_FREE_SFLASH52
0ffff234 a CYREG_SFLASH_MACRO_0_FREE_SFLASH52
0ffff235 a CYREG_SFLASH_MACRO_0_FREE_SFLASH53
0ffff235 a CYREG_SFLASH_MACRO_0_FREE_SFLASH53
0ffff236 a CYREG_SFLASH_MACRO_0_FREE_SFLASH54
0ffff236 a CYREG_SFLASH_MACRO_0_FREE_SFLASH54
0ffff237 a CYREG_SFLASH_MACRO_0_FREE_SFLASH55
0ffff237 a CYREG_SFLASH_MACRO_0_FREE_SFLASH55
0ffff238 a CYREG_SFLASH_MACRO_0_FREE_SFLASH56
0ffff238 a CYREG_SFLASH_MACRO_0_FREE_SFLASH56
0ffff239 a CYREG_SFLASH_MACRO_0_FREE_SFLASH57
0ffff239 a CYREG_SFLASH_MACRO_0_FREE_SFLASH57
0ffff23a a CYREG_SFLASH_MACRO_0_FREE_SFLASH58
0ffff23a a CYREG_SFLASH_MACRO_0_FREE_SFLASH58
0ffff23b a CYREG_SFLASH_MACRO_0_FREE_SFLASH59
0ffff23b a CYREG_SFLASH_MACRO_0_FREE_SFLASH59
0ffff206 a CYREG_SFLASH_MACRO_0_FREE_SFLASH6
0ffff206 a CYREG_SFLASH_MACRO_0_FREE_SFLASH6
0ffff23c a CYREG_SFLASH_MACRO_0_FREE_SFLASH60
0ffff23c a CYREG_SFLASH_MACRO_0_FREE_SFLASH60
0ffff23d a CYREG_SFLASH_MACRO_0_FREE_SFLASH61
0ffff23d a CYREG_SFLASH_MACRO_0_FREE_SFLASH61
0ffff23e a CYREG_SFLASH_MACRO_0_FREE_SFLASH62
0ffff23e a CYREG_SFLASH_MACRO_0_FREE_SFLASH62
0ffff23f a CYREG_SFLASH_MACRO_0_FREE_SFLASH63
0ffff23f a CYREG_SFLASH_MACRO_0_FREE_SFLASH63
0ffff240 a CYREG_SFLASH_MACRO_0_FREE_SFLASH64
0ffff240 a CYREG_SFLASH_MACRO_0_FREE_SFLASH64
0ffff241 a CYREG_SFLASH_MACRO_0_FREE_SFLASH65
0ffff241 a CYREG_SFLASH_MACRO_0_FREE_SFLASH65
0ffff242 a CYREG_SFLASH_MACRO_0_FREE_SFLASH66
0ffff242 a CYREG_SFLASH_MACRO_0_FREE_SFLASH66
0ffff243 a CYREG_SFLASH_MACRO_0_FREE_SFLASH67
0ffff243 a CYREG_SFLASH_MACRO_0_FREE_SFLASH67
0ffff244 a CYREG_SFLASH_MACRO_0_FREE_SFLASH68
0ffff244 a CYREG_SFLASH_MACRO_0_FREE_SFLASH68
0ffff245 a CYREG_SFLASH_MACRO_0_FREE_SFLASH69
0ffff245 a CYREG_SFLASH_MACRO_0_FREE_SFLASH69
0ffff207 a CYREG_SFLASH_MACRO_0_FREE_SFLASH7
0ffff207 a CYREG_SFLASH_MACRO_0_FREE_SFLASH7
0ffff246 a CYREG_SFLASH_MACRO_0_FREE_SFLASH70
0ffff246 a CYREG_SFLASH_MACRO_0_FREE_SFLASH70
0ffff247 a CYREG_SFLASH_MACRO_0_FREE_SFLASH71
0ffff247 a CYREG_SFLASH_MACRO_0_FREE_SFLASH71
0ffff248 a CYREG_SFLASH_MACRO_0_FREE_SFLASH72
0ffff248 a CYREG_SFLASH_MACRO_0_FREE_SFLASH72
0ffff249 a CYREG_SFLASH_MACRO_0_FREE_SFLASH73
0ffff249 a CYREG_SFLASH_MACRO_0_FREE_SFLASH73
0ffff24a a CYREG_SFLASH_MACRO_0_FREE_SFLASH74
0ffff24a a CYREG_SFLASH_MACRO_0_FREE_SFLASH74
0ffff24b a CYREG_SFLASH_MACRO_0_FREE_SFLASH75
0ffff24b a CYREG_SFLASH_MACRO_0_FREE_SFLASH75
0ffff24c a CYREG_SFLASH_MACRO_0_FREE_SFLASH76
0ffff24c a CYREG_SFLASH_MACRO_0_FREE_SFLASH76
0ffff24d a CYREG_SFLASH_MACRO_0_FREE_SFLASH77
0ffff24d a CYREG_SFLASH_MACRO_0_FREE_SFLASH77
0ffff24e a CYREG_SFLASH_MACRO_0_FREE_SFLASH78
0ffff24e a CYREG_SFLASH_MACRO_0_FREE_SFLASH78
0ffff24f a CYREG_SFLASH_MACRO_0_FREE_SFLASH79
0ffff24f a CYREG_SFLASH_MACRO_0_FREE_SFLASH79
0ffff208 a CYREG_SFLASH_MACRO_0_FREE_SFLASH8
0ffff208 a CYREG_SFLASH_MACRO_0_FREE_SFLASH8
0ffff250 a CYREG_SFLASH_MACRO_0_FREE_SFLASH80
0ffff250 a CYREG_SFLASH_MACRO_0_FREE_SFLASH80
0ffff251 a CYREG_SFLASH_MACRO_0_FREE_SFLASH81
0ffff251 a CYREG_SFLASH_MACRO_0_FREE_SFLASH81
0ffff252 a CYREG_SFLASH_MACRO_0_FREE_SFLASH82
0ffff252 a CYREG_SFLASH_MACRO_0_FREE_SFLASH82
0ffff253 a CYREG_SFLASH_MACRO_0_FREE_SFLASH83
0ffff253 a CYREG_SFLASH_MACRO_0_FREE_SFLASH83
0ffff254 a CYREG_SFLASH_MACRO_0_FREE_SFLASH84
0ffff254 a CYREG_SFLASH_MACRO_0_FREE_SFLASH84
0ffff255 a CYREG_SFLASH_MACRO_0_FREE_SFLASH85
0ffff255 a CYREG_SFLASH_MACRO_0_FREE_SFLASH85
0ffff256 a CYREG_SFLASH_MACRO_0_FREE_SFLASH86
0ffff256 a CYREG_SFLASH_MACRO_0_FREE_SFLASH86
0ffff257 a CYREG_SFLASH_MACRO_0_FREE_SFLASH87
0ffff257 a CYREG_SFLASH_MACRO_0_FREE_SFLASH87
0ffff258 a CYREG_SFLASH_MACRO_0_FREE_SFLASH88
0ffff258 a CYREG_SFLASH_MACRO_0_FREE_SFLASH88
0ffff259 a CYREG_SFLASH_MACRO_0_FREE_SFLASH89
0ffff259 a CYREG_SFLASH_MACRO_0_FREE_SFLASH89
0ffff209 a CYREG_SFLASH_MACRO_0_FREE_SFLASH9
0ffff209 a CYREG_SFLASH_MACRO_0_FREE_SFLASH9
0ffff25a a CYREG_SFLASH_MACRO_0_FREE_SFLASH90
0ffff25a a CYREG_SFLASH_MACRO_0_FREE_SFLASH90
0ffff25b a CYREG_SFLASH_MACRO_0_FREE_SFLASH91
0ffff25b a CYREG_SFLASH_MACRO_0_FREE_SFLASH91
0ffff25c a CYREG_SFLASH_MACRO_0_FREE_SFLASH92
0ffff25c a CYREG_SFLASH_MACRO_0_FREE_SFLASH92
0ffff25d a CYREG_SFLASH_MACRO_0_FREE_SFLASH93
0ffff25d a CYREG_SFLASH_MACRO_0_FREE_SFLASH93
0ffff25e a CYREG_SFLASH_MACRO_0_FREE_SFLASH94
0ffff25e a CYREG_SFLASH_MACRO_0_FREE_SFLASH94
0ffff25f a CYREG_SFLASH_MACRO_0_FREE_SFLASH95
0ffff25f a CYREG_SFLASH_MACRO_0_FREE_SFLASH95
0ffff260 a CYREG_SFLASH_MACRO_0_FREE_SFLASH96
0ffff260 a CYREG_SFLASH_MACRO_0_FREE_SFLASH96
0ffff261 a CYREG_SFLASH_MACRO_0_FREE_SFLASH97
0ffff261 a CYREG_SFLASH_MACRO_0_FREE_SFLASH97
0ffff262 a CYREG_SFLASH_MACRO_0_FREE_SFLASH98
0ffff262 a CYREG_SFLASH_MACRO_0_FREE_SFLASH98
0ffff263 a CYREG_SFLASH_MACRO_0_FREE_SFLASH99
0ffff263 a CYREG_SFLASH_MACRO_0_FREE_SFLASH99
         U CYREG_SFLASH_PE_TE_DATA0
         U CYREG_SFLASH_PE_TE_DATA1
         U CYREG_SFLASH_PE_TE_DATA2
         U CYREG_SFLASH_PE_TE_DATA3
         U CYREG_SFLASH_PE_TE_DATA4
         U CYREG_SFLASH_PE_TE_DATA5
         U CYREG_SFLASH_PE_TE_DATA6
         U CYREG_SFLASH_PE_TE_DATA7
         U CYREG_SFLASH_PE_TE_DATA8
         U CYREG_SFLASH_PE_TE_DATA9
         U CYREG_SFLASH_PROT_ROW0
         U CYREG_SFLASH_PROT_ROW1
         U CYREG_SFLASH_PROT_ROW2
         U CYREG_SFLASH_PROT_ROW3
         U CYREG_SFLASH_PROT_ROW4
         U CYREG_SFLASH_PROT_ROW5
         U CYREG_SFLASH_PROT_ROW6
         U CYREG_SFLASH_PROT_ROW7
         U CYREG_SFLASH_PROT_ROW8
         U CYREG_SFLASH_PROT_ROW9
0ffff164 a CYREG_SFLASH_SAR_TEMP_MULTIPLIER
0ffff164 a CYREG_SFLASH_SAR_TEMP_MULTIPLIER
0ffff166 a CYREG_SFLASH_SAR_TEMP_OFFSET
0ffff166 a CYREG_SFLASH_SAR_TEMP_OFFSET
0ffff144 a CYREG_SFLASH_SILICON_ID
0ffff144 a CYREG_SFLASH_SILICON_ID
0ffff154 a CYREG_SFLASH_SWD_CONFIG
0ffff154 a CYREG_SFLASH_SWD_CONFIG
0ffff158 a CYREG_SFLASH_SWD_LISTEN
0ffff158 a CYREG_SFLASH_SWD_LISTEN
40110000 a CYREG_SPCIF_GEOMETRY
40110000 a CYREG_SPCIF_GEOMETRY
401107f0 a CYREG_SPCIF_INTR
401107f0 a CYREG_SPCIF_INTR
401107f8 a CYREG_SPCIF_INTR_MASK
401107f8 a CYREG_SPCIF_INTR_MASK
401107fc a CYREG_SPCIF_INTR_MASKED
401107fc a CYREG_SPCIF_INTR_MASKED
401107f4 a CYREG_SPCIF_INTR_SET
401107f4 a CYREG_SPCIF_INTR_SET
4011001c a CYREG_SPCIF_NVL_WR_DATA
4011001c a CYREG_SPCIF_NVL_WR_DATA
20000000 a CYREG_SRAM_DATA_MBASE
20000000 a CYREG_SRAM_DATA_MBASE
00004000 a CYREG_SRAM_DATA_MSIZE
00004000 a CYREG_SRAM_DATA_MSIZE
40200008 a CYREG_TCPWM_CMD
40200008 a CYREG_TCPWM_CMD
4020010c a CYREG_TCPWM_CNT0_CC
4020010c a CYREG_TCPWM_CNT0_CC
40200110 a CYREG_TCPWM_CNT0_CC_BUFF
40200110 a CYREG_TCPWM_CNT0_CC_BUFF
40200108 a CYREG_TCPWM_CNT0_COUNTER
40200108 a CYREG_TCPWM_CNT0_COUNTER
40200100 a CYREG_TCPWM_CNT0_CTRL
40200100 a CYREG_TCPWM_CNT0_CTRL
40200130 a CYREG_TCPWM_CNT0_INTR
40200130 a CYREG_TCPWM_CNT0_INTR
40200138 a CYREG_TCPWM_CNT0_INTR_MASK
40200138 a CYREG_TCPWM_CNT0_INTR_MASK
4020013c a CYREG_TCPWM_CNT0_INTR_MASKED
4020013c a CYREG_TCPWM_CNT0_INTR_MASKED
40200134 a CYREG_TCPWM_CNT0_INTR_SET
40200134 a CYREG_TCPWM_CNT0_INTR_SET
40200114 a CYREG_TCPWM_CNT0_PERIOD
40200114 a CYREG_TCPWM_CNT0_PERIOD
40200118 a CYREG_TCPWM_CNT0_PERIOD_BUFF
40200118 a CYREG_TCPWM_CNT0_PERIOD_BUFF
40200104 a CYREG_TCPWM_CNT0_STATUS
40200104 a CYREG_TCPWM_CNT0_STATUS
40200120 a CYREG_TCPWM_CNT0_TR_CTRL0
40200120 a CYREG_TCPWM_CNT0_TR_CTRL0
40200124 a CYREG_TCPWM_CNT0_TR_CTRL1
40200124 a CYREG_TCPWM_CNT0_TR_CTRL1
40200128 a CYREG_TCPWM_CNT0_TR_CTRL2
40200128 a CYREG_TCPWM_CNT0_TR_CTRL2
4020014c a CYREG_TCPWM_CNT1_CC
4020014c a CYREG_TCPWM_CNT1_CC
40200150 a CYREG_TCPWM_CNT1_CC_BUFF
40200150 a CYREG_TCPWM_CNT1_CC_BUFF
40200148 a CYREG_TCPWM_CNT1_COUNTER
40200148 a CYREG_TCPWM_CNT1_COUNTER
40200140 a CYREG_TCPWM_CNT1_CTRL
40200140 a CYREG_TCPWM_CNT1_CTRL
40200170 a CYREG_TCPWM_CNT1_INTR
40200170 a CYREG_TCPWM_CNT1_INTR
40200178 a CYREG_TCPWM_CNT1_INTR_MASK
40200178 a CYREG_TCPWM_CNT1_INTR_MASK
4020017c a CYREG_TCPWM_CNT1_INTR_MASKED
4020017c a CYREG_TCPWM_CNT1_INTR_MASKED
40200174 a CYREG_TCPWM_CNT1_INTR_SET
40200174 a CYREG_TCPWM_CNT1_INTR_SET
40200154 a CYREG_TCPWM_CNT1_PERIOD
40200154 a CYREG_TCPWM_CNT1_PERIOD
40200158 a CYREG_TCPWM_CNT1_PERIOD_BUFF
40200158 a CYREG_TCPWM_CNT1_PERIOD_BUFF
40200144 a CYREG_TCPWM_CNT1_STATUS
40200144 a CYREG_TCPWM_CNT1_STATUS
40200160 a CYREG_TCPWM_CNT1_TR_CTRL0
40200160 a CYREG_TCPWM_CNT1_TR_CTRL0
40200164 a CYREG_TCPWM_CNT1_TR_CTRL1
40200164 a CYREG_TCPWM_CNT1_TR_CTRL1
40200168 a CYREG_TCPWM_CNT1_TR_CTRL2
40200168 a CYREG_TCPWM_CNT1_TR_CTRL2
4020018c a CYREG_TCPWM_CNT2_CC
4020018c a CYREG_TCPWM_CNT2_CC
40200190 a CYREG_TCPWM_CNT2_CC_BUFF
40200190 a CYREG_TCPWM_CNT2_CC_BUFF
40200188 a CYREG_TCPWM_CNT2_COUNTER
40200188 a CYREG_TCPWM_CNT2_COUNTER
40200180 a CYREG_TCPWM_CNT2_CTRL
40200180 a CYREG_TCPWM_CNT2_CTRL
402001b0 a CYREG_TCPWM_CNT2_INTR
402001b0 a CYREG_TCPWM_CNT2_INTR
402001b8 a CYREG_TCPWM_CNT2_INTR_MASK
402001b8 a CYREG_TCPWM_CNT2_INTR_MASK
402001bc a CYREG_TCPWM_CNT2_INTR_MASKED
402001bc a CYREG_TCPWM_CNT2_INTR_MASKED
402001b4 a CYREG_TCPWM_CNT2_INTR_SET
402001b4 a CYREG_TCPWM_CNT2_INTR_SET
40200194 a CYREG_TCPWM_CNT2_PERIOD
40200194 a CYREG_TCPWM_CNT2_PERIOD
40200198 a CYREG_TCPWM_CNT2_PERIOD_BUFF
40200198 a CYREG_TCPWM_CNT2_PERIOD_BUFF
40200184 a CYREG_TCPWM_CNT2_STATUS
40200184 a CYREG_TCPWM_CNT2_STATUS
402001a0 a CYREG_TCPWM_CNT2_TR_CTRL0
402001a0 a CYREG_TCPWM_CNT2_TR_CTRL0
402001a4 a CYREG_TCPWM_CNT2_TR_CTRL1
402001a4 a CYREG_TCPWM_CNT2_TR_CTRL1
402001a8 a CYREG_TCPWM_CNT2_TR_CTRL2
402001a8 a CYREG_TCPWM_CNT2_TR_CTRL2
402001cc a CYREG_TCPWM_CNT3_CC
402001cc a CYREG_TCPWM_CNT3_CC
402001d0 a CYREG_TCPWM_CNT3_CC_BUFF
402001d0 a CYREG_TCPWM_CNT3_CC_BUFF
402001c8 a CYREG_TCPWM_CNT3_COUNTER
402001c8 a CYREG_TCPWM_CNT3_COUNTER
402001c0 a CYREG_TCPWM_CNT3_CTRL
402001c0 a CYREG_TCPWM_CNT3_CTRL
402001f0 a CYREG_TCPWM_CNT3_INTR
402001f0 a CYREG_TCPWM_CNT3_INTR
402001f8 a CYREG_TCPWM_CNT3_INTR_MASK
402001f8 a CYREG_TCPWM_CNT3_INTR_MASK
402001fc a CYREG_TCPWM_CNT3_INTR_MASKED
402001fc a CYREG_TCPWM_CNT3_INTR_MASKED
402001f4 a CYREG_TCPWM_CNT3_INTR_SET
402001f4 a CYREG_TCPWM_CNT3_INTR_SET
402001d4 a CYREG_TCPWM_CNT3_PERIOD
402001d4 a CYREG_TCPWM_CNT3_PERIOD
402001d8 a CYREG_TCPWM_CNT3_PERIOD_BUFF
402001d8 a CYREG_TCPWM_CNT3_PERIOD_BUFF
402001c4 a CYREG_TCPWM_CNT3_STATUS
402001c4 a CYREG_TCPWM_CNT3_STATUS
402001e0 a CYREG_TCPWM_CNT3_TR_CTRL0
402001e0 a CYREG_TCPWM_CNT3_TR_CTRL0
402001e4 a CYREG_TCPWM_CNT3_TR_CTRL1
402001e4 a CYREG_TCPWM_CNT3_TR_CTRL1
402001e8 a CYREG_TCPWM_CNT3_TR_CTRL2
402001e8 a CYREG_TCPWM_CNT3_TR_CTRL2
40200000 a CYREG_TCPWM_CTRL
40200000 a CYREG_TCPWM_CTRL
4020000c a CYREG_TCPWM_INTR_CAUSE
4020000c a CYREG_TCPWM_INTR_CAUSE
40030004 a CYREG_TST_ADFT_CTRL
40030004 a CYREG_TST_ADFT_CTRL
40030000 a CYREG_TST_CTRL
40030000 a CYREG_TST_CTRL
40030008 a CYREG_TST_DDFT_CTRL
40030008 a CYREG_TST_DDFT_CTRL
40030014 a CYREG_TST_MODE
40030014 a CYREG_TST_MODE
40030018 a CYREG_TST_TRIM_CNTR1
40030018 a CYREG_TST_TRIM_CNTR1
4003001c a CYREG_TST_TRIM_CNTR2
4003001c a CYREG_TST_TRIM_CNTR2
400f6008 a CYREG_UDB_BCTL0_BOTSEL_L
400f6008 a CYREG_UDB_BCTL0_BOTSEL_L
400f6009 a CYREG_UDB_BCTL0_BOTSEL_U
400f6009 a CYREG_UDB_BCTL0_BOTSEL_U
400f6000 a CYREG_UDB_BCTL0_DRV
400f6000 a CYREG_UDB_BCTL0_DRV
400f6002 a CYREG_UDB_BCTL0_MBCLK_EN
400f6002 a CYREG_UDB_BCTL0_MBCLK_EN
400f6001 a CYREG_UDB_BCTL0_MDCLK_EN
400f6001 a CYREG_UDB_BCTL0_MDCLK_EN
400f6010 a CYREG_UDB_BCTL0_QCLK_EN0
400f6010 a CYREG_UDB_BCTL0_QCLK_EN0
400f6012 a CYREG_UDB_BCTL0_QCLK_EN1
400f6012 a CYREG_UDB_BCTL0_QCLK_EN1
400f6014 a CYREG_UDB_BCTL0_QCLK_EN2
400f6014 a CYREG_UDB_BCTL0_QCLK_EN2
400f6016 a CYREG_UDB_BCTL0_QCLK_EN3
400f6016 a CYREG_UDB_BCTL0_QCLK_EN3
400f600a a CYREG_UDB_BCTL0_TOPSEL_L
400f600a a CYREG_UDB_BCTL0_TOPSEL_L
400f600b a CYREG_UDB_BCTL0_TOPSEL_U
400f600b a CYREG_UDB_BCTL0_TOPSEL_U
400f1000 a CYREG_UDB_CAT16_A_00
400f1000 a CYREG_UDB_CAT16_A_00
400f1002 a CYREG_UDB_CAT16_A_01
400f1002 a CYREG_UDB_CAT16_A_01
400f1004 a CYREG_UDB_CAT16_A_02
400f1004 a CYREG_UDB_CAT16_A_02
400f1006 a CYREG_UDB_CAT16_A_03
400f1006 a CYREG_UDB_CAT16_A_03
400f1000 a CYREG_UDB_CAT16_A0
400f1000 a CYREG_UDB_CAT16_A0
400f1002 a CYREG_UDB_CAT16_A1
400f1002 a CYREG_UDB_CAT16_A1
400f1004 a CYREG_UDB_CAT16_A2
400f1004 a CYREG_UDB_CAT16_A2
400f1006 a CYREG_UDB_CAT16_A3
400f1006 a CYREG_UDB_CAT16_A3
400f1100 a CYREG_UDB_CAT16_ACTL_MSK_00
400f1100 a CYREG_UDB_CAT16_ACTL_MSK_00
400f1102 a CYREG_UDB_CAT16_ACTL_MSK_01
400f1102 a CYREG_UDB_CAT16_ACTL_MSK_01
400f1104 a CYREG_UDB_CAT16_ACTL_MSK_02
400f1104 a CYREG_UDB_CAT16_ACTL_MSK_02
400f1106 a CYREG_UDB_CAT16_ACTL_MSK_03
400f1106 a CYREG_UDB_CAT16_ACTL_MSK_03
400f1100 a CYREG_UDB_CAT16_ACTL_MSK0
400f1100 a CYREG_UDB_CAT16_ACTL_MSK0
400f1102 a CYREG_UDB_CAT16_ACTL_MSK1
400f1102 a CYREG_UDB_CAT16_ACTL_MSK1
400f1104 a CYREG_UDB_CAT16_ACTL_MSK2
400f1104 a CYREG_UDB_CAT16_ACTL_MSK2
400f1106 a CYREG_UDB_CAT16_ACTL_MSK3
400f1106 a CYREG_UDB_CAT16_ACTL_MSK3
400f10c0 a CYREG_UDB_CAT16_CTL_ST_00
400f10c0 a CYREG_UDB_CAT16_CTL_ST_00
400f10c2 a CYREG_UDB_CAT16_CTL_ST_01
400f10c2 a CYREG_UDB_CAT16_CTL_ST_01
400f10c4 a CYREG_UDB_CAT16_CTL_ST_02
400f10c4 a CYREG_UDB_CAT16_CTL_ST_02
400f10c6 a CYREG_UDB_CAT16_CTL_ST_03
400f10c6 a CYREG_UDB_CAT16_CTL_ST_03
400f10c0 a CYREG_UDB_CAT16_CTL_ST0
400f10c0 a CYREG_UDB_CAT16_CTL_ST0
400f10c2 a CYREG_UDB_CAT16_CTL_ST1
400f10c2 a CYREG_UDB_CAT16_CTL_ST1
400f10c4 a CYREG_UDB_CAT16_CTL_ST2
400f10c4 a CYREG_UDB_CAT16_CTL_ST2
400f10c6 a CYREG_UDB_CAT16_CTL_ST3
400f10c6 a CYREG_UDB_CAT16_CTL_ST3
400f1040 a CYREG_UDB_CAT16_D_00
400f1040 a CYREG_UDB_CAT16_D_00
400f1042 a CYREG_UDB_CAT16_D_01
400f1042 a CYREG_UDB_CAT16_D_01
400f1044 a CYREG_UDB_CAT16_D_02
400f1044 a CYREG_UDB_CAT16_D_02
400f1046 a CYREG_UDB_CAT16_D_03
400f1046 a CYREG_UDB_CAT16_D_03
400f1040 a CYREG_UDB_CAT16_D0
400f1040 a CYREG_UDB_CAT16_D0
400f1042 a CYREG_UDB_CAT16_D1
400f1042 a CYREG_UDB_CAT16_D1
400f1044 a CYREG_UDB_CAT16_D2
400f1044 a CYREG_UDB_CAT16_D2
400f1046 a CYREG_UDB_CAT16_D3
400f1046 a CYREG_UDB_CAT16_D3
400f1080 a CYREG_UDB_CAT16_F_00
400f1080 a CYREG_UDB_CAT16_F_00
400f1082 a CYREG_UDB_CAT16_F_01
400f1082 a CYREG_UDB_CAT16_F_01
400f1084 a CYREG_UDB_CAT16_F_02
400f1084 a CYREG_UDB_CAT16_F_02
400f1086 a CYREG_UDB_CAT16_F_03
400f1086 a CYREG_UDB_CAT16_F_03
400f1080 a CYREG_UDB_CAT16_F0
400f1080 a CYREG_UDB_CAT16_F0
400f1082 a CYREG_UDB_CAT16_F1
400f1082 a CYREG_UDB_CAT16_F1
400f1084 a CYREG_UDB_CAT16_F2
400f1084 a CYREG_UDB_CAT16_F2
400f1086 a CYREG_UDB_CAT16_F3
400f1086 a CYREG_UDB_CAT16_F3
400f1140 a CYREG_UDB_CAT16_MC_00
400f1140 a CYREG_UDB_CAT16_MC_00
400f1142 a CYREG_UDB_CAT16_MC_01
400f1142 a CYREG_UDB_CAT16_MC_01
400f1144 a CYREG_UDB_CAT16_MC_02
400f1144 a CYREG_UDB_CAT16_MC_02
400f1146 a CYREG_UDB_CAT16_MC_03
400f1146 a CYREG_UDB_CAT16_MC_03
400f1140 a CYREG_UDB_CAT16_MC0
400f1140 a CYREG_UDB_CAT16_MC0
400f1142 a CYREG_UDB_CAT16_MC1
400f1142 a CYREG_UDB_CAT16_MC1
400f1144 a CYREG_UDB_CAT16_MC2
400f1144 a CYREG_UDB_CAT16_MC2
400f1146 a CYREG_UDB_CAT16_MC3
400f1146 a CYREG_UDB_CAT16_MC3
400f40c0 a CYREG_UDB_DSI0_DSIINP0
400f40c0 a CYREG_UDB_DSI0_DSIINP0
400f40c2 a CYREG_UDB_DSI0_DSIINP1
400f40c2 a CYREG_UDB_DSI0_DSIINP1
400f40c4 a CYREG_UDB_DSI0_DSIINP2
400f40c4 a CYREG_UDB_DSI0_DSIINP2
400f40c6 a CYREG_UDB_DSI0_DSIINP3
400f40c6 a CYREG_UDB_DSI0_DSIINP3
400f40c8 a CYREG_UDB_DSI0_DSIINP4
400f40c8 a CYREG_UDB_DSI0_DSIINP4
400f40ca a CYREG_UDB_DSI0_DSIINP5
400f40ca a CYREG_UDB_DSI0_DSIINP5
400f40cc a CYREG_UDB_DSI0_DSIOUTP0
400f40cc a CYREG_UDB_DSI0_DSIOUTP0
400f40ce a CYREG_UDB_DSI0_DSIOUTP1
400f40ce a CYREG_UDB_DSI0_DSIOUTP1
400f40d0 a CYREG_UDB_DSI0_DSIOUTP2
400f40d0 a CYREG_UDB_DSI0_DSIOUTP2
400f40d2 a CYREG_UDB_DSI0_DSIOUTP3
400f40d2 a CYREG_UDB_DSI0_DSIOUTP3
400f40d4 a CYREG_UDB_DSI0_DSIOUTT0
400f40d4 a CYREG_UDB_DSI0_DSIOUTT0
400f40d6 a CYREG_UDB_DSI0_DSIOUTT1
400f40d6 a CYREG_UDB_DSI0_DSIOUTT1
400f40d8 a CYREG_UDB_DSI0_DSIOUTT2
400f40d8 a CYREG_UDB_DSI0_DSIOUTT2
400f40da a CYREG_UDB_DSI0_DSIOUTT3
400f40da a CYREG_UDB_DSI0_DSIOUTT3
400f40dc a CYREG_UDB_DSI0_DSIOUTT4
400f40dc a CYREG_UDB_DSI0_DSIOUTT4
400f40de a CYREG_UDB_DSI0_DSIOUTT5
400f40de a CYREG_UDB_DSI0_DSIOUTT5
400f4000 a CYREG_UDB_DSI0_HC0
400f4000 a CYREG_UDB_DSI0_HC0
400f4001 a CYREG_UDB_DSI0_HC1
400f4001 a CYREG_UDB_DSI0_HC1
400f400a a CYREG_UDB_DSI0_HC10
400f400a a CYREG_UDB_DSI0_HC10
400f4064 a CYREG_UDB_DSI0_HC100
400f4064 a CYREG_UDB_DSI0_HC100
400f4065 a CYREG_UDB_DSI0_HC101
400f4065 a CYREG_UDB_DSI0_HC101
400f4066 a CYREG_UDB_DSI0_HC102
400f4066 a CYREG_UDB_DSI0_HC102
400f4067 a CYREG_UDB_DSI0_HC103
400f4067 a CYREG_UDB_DSI0_HC103
400f4068 a CYREG_UDB_DSI0_HC104
400f4068 a CYREG_UDB_DSI0_HC104
400f4069 a CYREG_UDB_DSI0_HC105
400f4069 a CYREG_UDB_DSI0_HC105
400f406a a CYREG_UDB_DSI0_HC106
400f406a a CYREG_UDB_DSI0_HC106
400f406b a CYREG_UDB_DSI0_HC107
400f406b a CYREG_UDB_DSI0_HC107
400f406c a CYREG_UDB_DSI0_HC108
400f406c a CYREG_UDB_DSI0_HC108
400f406d a CYREG_UDB_DSI0_HC109
400f406d a CYREG_UDB_DSI0_HC109
400f400b a CYREG_UDB_DSI0_HC11
400f400b a CYREG_UDB_DSI0_HC11
400f406e a CYREG_UDB_DSI0_HC110
400f406e a CYREG_UDB_DSI0_HC110
400f406f a CYREG_UDB_DSI0_HC111
400f406f a CYREG_UDB_DSI0_HC111
400f4070 a CYREG_UDB_DSI0_HC112
400f4070 a CYREG_UDB_DSI0_HC112
400f4071 a CYREG_UDB_DSI0_HC113
400f4071 a CYREG_UDB_DSI0_HC113
400f4072 a CYREG_UDB_DSI0_HC114
400f4072 a CYREG_UDB_DSI0_HC114
400f4073 a CYREG_UDB_DSI0_HC115
400f4073 a CYREG_UDB_DSI0_HC115
400f4074 a CYREG_UDB_DSI0_HC116
400f4074 a CYREG_UDB_DSI0_HC116
400f4075 a CYREG_UDB_DSI0_HC117
400f4075 a CYREG_UDB_DSI0_HC117
400f4076 a CYREG_UDB_DSI0_HC118
400f4076 a CYREG_UDB_DSI0_HC118
400f4077 a CYREG_UDB_DSI0_HC119
400f4077 a CYREG_UDB_DSI0_HC119
400f400c a CYREG_UDB_DSI0_HC12
400f400c a CYREG_UDB_DSI0_HC12
400f4078 a CYREG_UDB_DSI0_HC120
400f4078 a CYREG_UDB_DSI0_HC120
400f4079 a CYREG_UDB_DSI0_HC121
400f4079 a CYREG_UDB_DSI0_HC121
400f407a a CYREG_UDB_DSI0_HC122
400f407a a CYREG_UDB_DSI0_HC122
400f407b a CYREG_UDB_DSI0_HC123
400f407b a CYREG_UDB_DSI0_HC123
400f407c a CYREG_UDB_DSI0_HC124
400f407c a CYREG_UDB_DSI0_HC124
400f407d a CYREG_UDB_DSI0_HC125
400f407d a CYREG_UDB_DSI0_HC125
400f407e a CYREG_UDB_DSI0_HC126
400f407e a CYREG_UDB_DSI0_HC126
400f407f a CYREG_UDB_DSI0_HC127
400f407f a CYREG_UDB_DSI0_HC127
400f400d a CYREG_UDB_DSI0_HC13
400f400d a CYREG_UDB_DSI0_HC13
400f400e a CYREG_UDB_DSI0_HC14
400f400e a CYREG_UDB_DSI0_HC14
400f400f a CYREG_UDB_DSI0_HC15
400f400f a CYREG_UDB_DSI0_HC15
400f4010 a CYREG_UDB_DSI0_HC16
400f4010 a CYREG_UDB_DSI0_HC16
400f4011 a CYREG_UDB_DSI0_HC17
400f4011 a CYREG_UDB_DSI0_HC17
400f4012 a CYREG_UDB_DSI0_HC18
400f4012 a CYREG_UDB_DSI0_HC18
400f4013 a CYREG_UDB_DSI0_HC19
400f4013 a CYREG_UDB_DSI0_HC19
400f4002 a CYREG_UDB_DSI0_HC2
400f4002 a CYREG_UDB_DSI0_HC2
400f4014 a CYREG_UDB_DSI0_HC20
400f4014 a CYREG_UDB_DSI0_HC20
400f4015 a CYREG_UDB_DSI0_HC21
400f4015 a CYREG_UDB_DSI0_HC21
400f4016 a CYREG_UDB_DSI0_HC22
400f4016 a CYREG_UDB_DSI0_HC22
400f4017 a CYREG_UDB_DSI0_HC23
400f4017 a CYREG_UDB_DSI0_HC23
400f4018 a CYREG_UDB_DSI0_HC24
400f4018 a CYREG_UDB_DSI0_HC24
400f4019 a CYREG_UDB_DSI0_HC25
400f4019 a CYREG_UDB_DSI0_HC25
400f401a a CYREG_UDB_DSI0_HC26
400f401a a CYREG_UDB_DSI0_HC26
400f401b a CYREG_UDB_DSI0_HC27
400f401b a CYREG_UDB_DSI0_HC27
400f401c a CYREG_UDB_DSI0_HC28
400f401c a CYREG_UDB_DSI0_HC28
400f401d a CYREG_UDB_DSI0_HC29
400f401d a CYREG_UDB_DSI0_HC29
400f4003 a CYREG_UDB_DSI0_HC3
400f4003 a CYREG_UDB_DSI0_HC3
400f401e a CYREG_UDB_DSI0_HC30
400f401e a CYREG_UDB_DSI0_HC30
400f401f a CYREG_UDB_DSI0_HC31
400f401f a CYREG_UDB_DSI0_HC31
400f4020 a CYREG_UDB_DSI0_HC32
400f4020 a CYREG_UDB_DSI0_HC32
400f4021 a CYREG_UDB_DSI0_HC33
400f4021 a CYREG_UDB_DSI0_HC33
400f4022 a CYREG_UDB_DSI0_HC34
400f4022 a CYREG_UDB_DSI0_HC34
400f4023 a CYREG_UDB_DSI0_HC35
400f4023 a CYREG_UDB_DSI0_HC35
400f4024 a CYREG_UDB_DSI0_HC36
400f4024 a CYREG_UDB_DSI0_HC36
400f4025 a CYREG_UDB_DSI0_HC37
400f4025 a CYREG_UDB_DSI0_HC37
400f4026 a CYREG_UDB_DSI0_HC38
400f4026 a CYREG_UDB_DSI0_HC38
400f4027 a CYREG_UDB_DSI0_HC39
400f4027 a CYREG_UDB_DSI0_HC39
400f4004 a CYREG_UDB_DSI0_HC4
400f4004 a CYREG_UDB_DSI0_HC4
400f4028 a CYREG_UDB_DSI0_HC40
400f4028 a CYREG_UDB_DSI0_HC40
400f4029 a CYREG_UDB_DSI0_HC41
400f4029 a CYREG_UDB_DSI0_HC41
400f402a a CYREG_UDB_DSI0_HC42
400f402a a CYREG_UDB_DSI0_HC42
400f402b a CYREG_UDB_DSI0_HC43
400f402b a CYREG_UDB_DSI0_HC43
400f402c a CYREG_UDB_DSI0_HC44
400f402c a CYREG_UDB_DSI0_HC44
400f402d a CYREG_UDB_DSI0_HC45
400f402d a CYREG_UDB_DSI0_HC45
400f402e a CYREG_UDB_DSI0_HC46
400f402e a CYREG_UDB_DSI0_HC46
400f402f a CYREG_UDB_DSI0_HC47
400f402f a CYREG_UDB_DSI0_HC47
400f4030 a CYREG_UDB_DSI0_HC48
400f4030 a CYREG_UDB_DSI0_HC48
400f4031 a CYREG_UDB_DSI0_HC49
400f4031 a CYREG_UDB_DSI0_HC49
400f4005 a CYREG_UDB_DSI0_HC5
400f4005 a CYREG_UDB_DSI0_HC5
400f4032 a CYREG_UDB_DSI0_HC50
400f4032 a CYREG_UDB_DSI0_HC50
400f4033 a CYREG_UDB_DSI0_HC51
400f4033 a CYREG_UDB_DSI0_HC51
400f4034 a CYREG_UDB_DSI0_HC52
400f4034 a CYREG_UDB_DSI0_HC52
400f4035 a CYREG_UDB_DSI0_HC53
400f4035 a CYREG_UDB_DSI0_HC53
400f4036 a CYREG_UDB_DSI0_HC54
400f4036 a CYREG_UDB_DSI0_HC54
400f4037 a CYREG_UDB_DSI0_HC55
400f4037 a CYREG_UDB_DSI0_HC55
400f4038 a CYREG_UDB_DSI0_HC56
400f4038 a CYREG_UDB_DSI0_HC56
400f4039 a CYREG_UDB_DSI0_HC57
400f4039 a CYREG_UDB_DSI0_HC57
400f403a a CYREG_UDB_DSI0_HC58
400f403a a CYREG_UDB_DSI0_HC58
400f403b a CYREG_UDB_DSI0_HC59
400f403b a CYREG_UDB_DSI0_HC59
400f4006 a CYREG_UDB_DSI0_HC6
400f4006 a CYREG_UDB_DSI0_HC6
400f403c a CYREG_UDB_DSI0_HC60
400f403c a CYREG_UDB_DSI0_HC60
400f403d a CYREG_UDB_DSI0_HC61
400f403d a CYREG_UDB_DSI0_HC61
400f403e a CYREG_UDB_DSI0_HC62
400f403e a CYREG_UDB_DSI0_HC62
400f403f a CYREG_UDB_DSI0_HC63
400f403f a CYREG_UDB_DSI0_HC63
400f4040 a CYREG_UDB_DSI0_HC64
400f4040 a CYREG_UDB_DSI0_HC64
400f4041 a CYREG_UDB_DSI0_HC65
400f4041 a CYREG_UDB_DSI0_HC65
400f4042 a CYREG_UDB_DSI0_HC66
400f4042 a CYREG_UDB_DSI0_HC66
400f4043 a CYREG_UDB_DSI0_HC67
400f4043 a CYREG_UDB_DSI0_HC67
400f4044 a CYREG_UDB_DSI0_HC68
400f4044 a CYREG_UDB_DSI0_HC68
400f4045 a CYREG_UDB_DSI0_HC69
400f4045 a CYREG_UDB_DSI0_HC69
400f4007 a CYREG_UDB_DSI0_HC7
400f4007 a CYREG_UDB_DSI0_HC7
400f4046 a CYREG_UDB_DSI0_HC70
400f4046 a CYREG_UDB_DSI0_HC70
400f4047 a CYREG_UDB_DSI0_HC71
400f4047 a CYREG_UDB_DSI0_HC71
400f4048 a CYREG_UDB_DSI0_HC72
400f4048 a CYREG_UDB_DSI0_HC72
400f4049 a CYREG_UDB_DSI0_HC73
400f4049 a CYREG_UDB_DSI0_HC73
400f404a a CYREG_UDB_DSI0_HC74
400f404a a CYREG_UDB_DSI0_HC74
400f404b a CYREG_UDB_DSI0_HC75
400f404b a CYREG_UDB_DSI0_HC75
400f404c a CYREG_UDB_DSI0_HC76
400f404c a CYREG_UDB_DSI0_HC76
400f404d a CYREG_UDB_DSI0_HC77
400f404d a CYREG_UDB_DSI0_HC77
400f404e a CYREG_UDB_DSI0_HC78
400f404e a CYREG_UDB_DSI0_HC78
400f404f a CYREG_UDB_DSI0_HC79
400f404f a CYREG_UDB_DSI0_HC79
400f4008 a CYREG_UDB_DSI0_HC8
400f4008 a CYREG_UDB_DSI0_HC8
400f4050 a CYREG_UDB_DSI0_HC80
400f4050 a CYREG_UDB_DSI0_HC80
400f4051 a CYREG_UDB_DSI0_HC81
400f4051 a CYREG_UDB_DSI0_HC81
400f4052 a CYREG_UDB_DSI0_HC82
400f4052 a CYREG_UDB_DSI0_HC82
400f4053 a CYREG_UDB_DSI0_HC83
400f4053 a CYREG_UDB_DSI0_HC83
400f4054 a CYREG_UDB_DSI0_HC84
400f4054 a CYREG_UDB_DSI0_HC84
400f4055 a CYREG_UDB_DSI0_HC85
400f4055 a CYREG_UDB_DSI0_HC85
400f4056 a CYREG_UDB_DSI0_HC86
400f4056 a CYREG_UDB_DSI0_HC86
400f4057 a CYREG_UDB_DSI0_HC87
400f4057 a CYREG_UDB_DSI0_HC87
400f4058 a CYREG_UDB_DSI0_HC88
400f4058 a CYREG_UDB_DSI0_HC88
400f4059 a CYREG_UDB_DSI0_HC89
400f4059 a CYREG_UDB_DSI0_HC89
400f4009 a CYREG_UDB_DSI0_HC9
400f4009 a CYREG_UDB_DSI0_HC9
400f405a a CYREG_UDB_DSI0_HC90
400f405a a CYREG_UDB_DSI0_HC90
400f405b a CYREG_UDB_DSI0_HC91
400f405b a CYREG_UDB_DSI0_HC91
400f405c a CYREG_UDB_DSI0_HC92
400f405c a CYREG_UDB_DSI0_HC92
400f405d a CYREG_UDB_DSI0_HC93
400f405d a CYREG_UDB_DSI0_HC93
400f405e a CYREG_UDB_DSI0_HC94
400f405e a CYREG_UDB_DSI0_HC94
400f405f a CYREG_UDB_DSI0_HC95
400f405f a CYREG_UDB_DSI0_HC95
400f4060 a CYREG_UDB_DSI0_HC96
400f4060 a CYREG_UDB_DSI0_HC96
400f4061 a CYREG_UDB_DSI0_HC97
400f4061 a CYREG_UDB_DSI0_HC97
400f4062 a CYREG_UDB_DSI0_HC98
400f4062 a CYREG_UDB_DSI0_HC98
400f4063 a CYREG_UDB_DSI0_HC99
400f4063 a CYREG_UDB_DSI0_HC99
400f4090 a CYREG_UDB_DSI0_HS0
400f4090 a CYREG_UDB_DSI0_HS0
400f4091 a CYREG_UDB_DSI0_HS1
400f4091 a CYREG_UDB_DSI0_HS1
400f409a a CYREG_UDB_DSI0_HS10
400f409a a CYREG_UDB_DSI0_HS10
400f409b a CYREG_UDB_DSI0_HS11
400f409b a CYREG_UDB_DSI0_HS11
400f409c a CYREG_UDB_DSI0_HS12
400f409c a CYREG_UDB_DSI0_HS12
400f409d a CYREG_UDB_DSI0_HS13
400f409d a CYREG_UDB_DSI0_HS13
400f409e a CYREG_UDB_DSI0_HS14
400f409e a CYREG_UDB_DSI0_HS14
400f409f a CYREG_UDB_DSI0_HS15
400f409f a CYREG_UDB_DSI0_HS15
400f40a0 a CYREG_UDB_DSI0_HS16
400f40a0 a CYREG_UDB_DSI0_HS16
400f40a1 a CYREG_UDB_DSI0_HS17
400f40a1 a CYREG_UDB_DSI0_HS17
400f40a2 a CYREG_UDB_DSI0_HS18
400f40a2 a CYREG_UDB_DSI0_HS18
400f40a3 a CYREG_UDB_DSI0_HS19
400f40a3 a CYREG_UDB_DSI0_HS19
400f4092 a CYREG_UDB_DSI0_HS2
400f4092 a CYREG_UDB_DSI0_HS2
400f40a4 a CYREG_UDB_DSI0_HS20
400f40a4 a CYREG_UDB_DSI0_HS20
400f40a5 a CYREG_UDB_DSI0_HS21
400f40a5 a CYREG_UDB_DSI0_HS21
400f40a6 a CYREG_UDB_DSI0_HS22
400f40a6 a CYREG_UDB_DSI0_HS22
400f40a7 a CYREG_UDB_DSI0_HS23
400f40a7 a CYREG_UDB_DSI0_HS23
400f4093 a CYREG_UDB_DSI0_HS3
400f4093 a CYREG_UDB_DSI0_HS3
400f4094 a CYREG_UDB_DSI0_HS4
400f4094 a CYREG_UDB_DSI0_HS4
400f4095 a CYREG_UDB_DSI0_HS5
400f4095 a CYREG_UDB_DSI0_HS5
400f4096 a CYREG_UDB_DSI0_HS6
400f4096 a CYREG_UDB_DSI0_HS6
400f4097 a CYREG_UDB_DSI0_HS7
400f4097 a CYREG_UDB_DSI0_HS7
400f4098 a CYREG_UDB_DSI0_HS8
400f4098 a CYREG_UDB_DSI0_HS8
400f4099 a CYREG_UDB_DSI0_HS9
400f4099 a CYREG_UDB_DSI0_HS9
400f4080 a CYREG_UDB_DSI0_HV_L0
400f4080 a CYREG_UDB_DSI0_HV_L0
400f4081 a CYREG_UDB_DSI0_HV_L1
400f4081 a CYREG_UDB_DSI0_HV_L1
400f408a a CYREG_UDB_DSI0_HV_L10
400f408a a CYREG_UDB_DSI0_HV_L10
400f408b a CYREG_UDB_DSI0_HV_L11
400f408b a CYREG_UDB_DSI0_HV_L11
400f408c a CYREG_UDB_DSI0_HV_L12
400f408c a CYREG_UDB_DSI0_HV_L12
400f408d a CYREG_UDB_DSI0_HV_L13
400f408d a CYREG_UDB_DSI0_HV_L13
400f408e a CYREG_UDB_DSI0_HV_L14
400f408e a CYREG_UDB_DSI0_HV_L14
400f408f a CYREG_UDB_DSI0_HV_L15
400f408f a CYREG_UDB_DSI0_HV_L15
400f4082 a CYREG_UDB_DSI0_HV_L2
400f4082 a CYREG_UDB_DSI0_HV_L2
400f4083 a CYREG_UDB_DSI0_HV_L3
400f4083 a CYREG_UDB_DSI0_HV_L3
400f4084 a CYREG_UDB_DSI0_HV_L4
400f4084 a CYREG_UDB_DSI0_HV_L4
400f4085 a CYREG_UDB_DSI0_HV_L5
400f4085 a CYREG_UDB_DSI0_HV_L5
400f4086 a CYREG_UDB_DSI0_HV_L6
400f4086 a CYREG_UDB_DSI0_HV_L6
400f4087 a CYREG_UDB_DSI0_HV_L7
400f4087 a CYREG_UDB_DSI0_HV_L7
400f4088 a CYREG_UDB_DSI0_HV_L8
400f4088 a CYREG_UDB_DSI0_HV_L8
400f4089 a CYREG_UDB_DSI0_HV_L9
400f4089 a CYREG_UDB_DSI0_HV_L9
400f40a8 a CYREG_UDB_DSI0_HV_R0
400f40a8 a CYREG_UDB_DSI0_HV_R0
400f40a9 a CYREG_UDB_DSI0_HV_R1
400f40a9 a CYREG_UDB_DSI0_HV_R1
400f40b2 a CYREG_UDB_DSI0_HV_R10
400f40b2 a CYREG_UDB_DSI0_HV_R10
400f40b3 a CYREG_UDB_DSI0_HV_R11
400f40b3 a CYREG_UDB_DSI0_HV_R11
400f40b4 a CYREG_UDB_DSI0_HV_R12
400f40b4 a CYREG_UDB_DSI0_HV_R12
400f40b5 a CYREG_UDB_DSI0_HV_R13
400f40b5 a CYREG_UDB_DSI0_HV_R13
400f40b6 a CYREG_UDB_DSI0_HV_R14
400f40b6 a CYREG_UDB_DSI0_HV_R14
400f40b7 a CYREG_UDB_DSI0_HV_R15
400f40b7 a CYREG_UDB_DSI0_HV_R15
400f40aa a CYREG_UDB_DSI0_HV_R2
400f40aa a CYREG_UDB_DSI0_HV_R2
400f40ab a CYREG_UDB_DSI0_HV_R3
400f40ab a CYREG_UDB_DSI0_HV_R3
400f40ac a CYREG_UDB_DSI0_HV_R4
400f40ac a CYREG_UDB_DSI0_HV_R4
400f40ad a CYREG_UDB_DSI0_HV_R5
400f40ad a CYREG_UDB_DSI0_HV_R5
400f40ae a CYREG_UDB_DSI0_HV_R6
400f40ae a CYREG_UDB_DSI0_HV_R6
400f40af a CYREG_UDB_DSI0_HV_R7
400f40af a CYREG_UDB_DSI0_HV_R7
400f40b0 a CYREG_UDB_DSI0_HV_R8
400f40b0 a CYREG_UDB_DSI0_HV_R8
400f40b1 a CYREG_UDB_DSI0_HV_R9
400f40b1 a CYREG_UDB_DSI0_HV_R9
400f40e0 a CYREG_UDB_DSI0_VS0
400f40e0 a CYREG_UDB_DSI0_VS0
400f40e2 a CYREG_UDB_DSI0_VS1
400f40e2 a CYREG_UDB_DSI0_VS1
400f40e4 a CYREG_UDB_DSI0_VS2
400f40e4 a CYREG_UDB_DSI0_VS2
400f40e6 a CYREG_UDB_DSI0_VS3
400f40e6 a CYREG_UDB_DSI0_VS3
400f40e8 a CYREG_UDB_DSI0_VS4
400f40e8 a CYREG_UDB_DSI0_VS4
400f40ea a CYREG_UDB_DSI0_VS5
400f40ea a CYREG_UDB_DSI0_VS5
400f40ec a CYREG_UDB_DSI0_VS6
400f40ec a CYREG_UDB_DSI0_VS6
400f40ee a CYREG_UDB_DSI0_VS7
400f40ee a CYREG_UDB_DSI0_VS7
400f41c0 a CYREG_UDB_DSI1_DSIINP0
400f41c0 a CYREG_UDB_DSI1_DSIINP0
400f41c2 a CYREG_UDB_DSI1_DSIINP1
400f41c2 a CYREG_UDB_DSI1_DSIINP1
400f41c4 a CYREG_UDB_DSI1_DSIINP2
400f41c4 a CYREG_UDB_DSI1_DSIINP2
400f41c6 a CYREG_UDB_DSI1_DSIINP3
400f41c6 a CYREG_UDB_DSI1_DSIINP3
400f41c8 a CYREG_UDB_DSI1_DSIINP4
400f41c8 a CYREG_UDB_DSI1_DSIINP4
400f41ca a CYREG_UDB_DSI1_DSIINP5
400f41ca a CYREG_UDB_DSI1_DSIINP5
400f41cc a CYREG_UDB_DSI1_DSIOUTP0
400f41cc a CYREG_UDB_DSI1_DSIOUTP0
400f41ce a CYREG_UDB_DSI1_DSIOUTP1
400f41ce a CYREG_UDB_DSI1_DSIOUTP1
400f41d0 a CYREG_UDB_DSI1_DSIOUTP2
400f41d0 a CYREG_UDB_DSI1_DSIOUTP2
400f41d2 a CYREG_UDB_DSI1_DSIOUTP3
400f41d2 a CYREG_UDB_DSI1_DSIOUTP3
400f41d4 a CYREG_UDB_DSI1_DSIOUTT0
400f41d4 a CYREG_UDB_DSI1_DSIOUTT0
400f41d6 a CYREG_UDB_DSI1_DSIOUTT1
400f41d6 a CYREG_UDB_DSI1_DSIOUTT1
400f41d8 a CYREG_UDB_DSI1_DSIOUTT2
400f41d8 a CYREG_UDB_DSI1_DSIOUTT2
400f41da a CYREG_UDB_DSI1_DSIOUTT3
400f41da a CYREG_UDB_DSI1_DSIOUTT3
400f41dc a CYREG_UDB_DSI1_DSIOUTT4
400f41dc a CYREG_UDB_DSI1_DSIOUTT4
400f41de a CYREG_UDB_DSI1_DSIOUTT5
400f41de a CYREG_UDB_DSI1_DSIOUTT5
400f4100 a CYREG_UDB_DSI1_HC0
400f4100 a CYREG_UDB_DSI1_HC0
400f4101 a CYREG_UDB_DSI1_HC1
400f4101 a CYREG_UDB_DSI1_HC1
400f410a a CYREG_UDB_DSI1_HC10
400f410a a CYREG_UDB_DSI1_HC10
400f4164 a CYREG_UDB_DSI1_HC100
400f4164 a CYREG_UDB_DSI1_HC100
400f4165 a CYREG_UDB_DSI1_HC101
400f4165 a CYREG_UDB_DSI1_HC101
400f4166 a CYREG_UDB_DSI1_HC102
400f4166 a CYREG_UDB_DSI1_HC102
400f4167 a CYREG_UDB_DSI1_HC103
400f4167 a CYREG_UDB_DSI1_HC103
400f4168 a CYREG_UDB_DSI1_HC104
400f4168 a CYREG_UDB_DSI1_HC104
400f4169 a CYREG_UDB_DSI1_HC105
400f4169 a CYREG_UDB_DSI1_HC105
400f416a a CYREG_UDB_DSI1_HC106
400f416a a CYREG_UDB_DSI1_HC106
400f416b a CYREG_UDB_DSI1_HC107
400f416b a CYREG_UDB_DSI1_HC107
400f416c a CYREG_UDB_DSI1_HC108
400f416c a CYREG_UDB_DSI1_HC108
400f416d a CYREG_UDB_DSI1_HC109
400f416d a CYREG_UDB_DSI1_HC109
400f410b a CYREG_UDB_DSI1_HC11
400f410b a CYREG_UDB_DSI1_HC11
400f416e a CYREG_UDB_DSI1_HC110
400f416e a CYREG_UDB_DSI1_HC110
400f416f a CYREG_UDB_DSI1_HC111
400f416f a CYREG_UDB_DSI1_HC111
400f4170 a CYREG_UDB_DSI1_HC112
400f4170 a CYREG_UDB_DSI1_HC112
400f4171 a CYREG_UDB_DSI1_HC113
400f4171 a CYREG_UDB_DSI1_HC113
400f4172 a CYREG_UDB_DSI1_HC114
400f4172 a CYREG_UDB_DSI1_HC114
400f4173 a CYREG_UDB_DSI1_HC115
400f4173 a CYREG_UDB_DSI1_HC115
400f4174 a CYREG_UDB_DSI1_HC116
400f4174 a CYREG_UDB_DSI1_HC116
400f4175 a CYREG_UDB_DSI1_HC117
400f4175 a CYREG_UDB_DSI1_HC117
400f4176 a CYREG_UDB_DSI1_HC118
400f4176 a CYREG_UDB_DSI1_HC118
400f4177 a CYREG_UDB_DSI1_HC119
400f4177 a CYREG_UDB_DSI1_HC119
400f410c a CYREG_UDB_DSI1_HC12
400f410c a CYREG_UDB_DSI1_HC12
400f4178 a CYREG_UDB_DSI1_HC120
400f4178 a CYREG_UDB_DSI1_HC120
400f4179 a CYREG_UDB_DSI1_HC121
400f4179 a CYREG_UDB_DSI1_HC121
400f417a a CYREG_UDB_DSI1_HC122
400f417a a CYREG_UDB_DSI1_HC122
400f417b a CYREG_UDB_DSI1_HC123
400f417b a CYREG_UDB_DSI1_HC123
400f417c a CYREG_UDB_DSI1_HC124
400f417c a CYREG_UDB_DSI1_HC124
400f417d a CYREG_UDB_DSI1_HC125
400f417d a CYREG_UDB_DSI1_HC125
400f417e a CYREG_UDB_DSI1_HC126
400f417e a CYREG_UDB_DSI1_HC126
400f417f a CYREG_UDB_DSI1_HC127
400f417f a CYREG_UDB_DSI1_HC127
400f410d a CYREG_UDB_DSI1_HC13
400f410d a CYREG_UDB_DSI1_HC13
400f410e a CYREG_UDB_DSI1_HC14
400f410e a CYREG_UDB_DSI1_HC14
400f410f a CYREG_UDB_DSI1_HC15
400f410f a CYREG_UDB_DSI1_HC15
400f4110 a CYREG_UDB_DSI1_HC16
400f4110 a CYREG_UDB_DSI1_HC16
400f4111 a CYREG_UDB_DSI1_HC17
400f4111 a CYREG_UDB_DSI1_HC17
400f4112 a CYREG_UDB_DSI1_HC18
400f4112 a CYREG_UDB_DSI1_HC18
400f4113 a CYREG_UDB_DSI1_HC19
400f4113 a CYREG_UDB_DSI1_HC19
400f4102 a CYREG_UDB_DSI1_HC2
400f4102 a CYREG_UDB_DSI1_HC2
400f4114 a CYREG_UDB_DSI1_HC20
400f4114 a CYREG_UDB_DSI1_HC20
400f4115 a CYREG_UDB_DSI1_HC21
400f4115 a CYREG_UDB_DSI1_HC21
400f4116 a CYREG_UDB_DSI1_HC22
400f4116 a CYREG_UDB_DSI1_HC22
400f4117 a CYREG_UDB_DSI1_HC23
400f4117 a CYREG_UDB_DSI1_HC23
400f4118 a CYREG_UDB_DSI1_HC24
400f4118 a CYREG_UDB_DSI1_HC24
400f4119 a CYREG_UDB_DSI1_HC25
400f4119 a CYREG_UDB_DSI1_HC25
400f411a a CYREG_UDB_DSI1_HC26
400f411a a CYREG_UDB_DSI1_HC26
400f411b a CYREG_UDB_DSI1_HC27
400f411b a CYREG_UDB_DSI1_HC27
400f411c a CYREG_UDB_DSI1_HC28
400f411c a CYREG_UDB_DSI1_HC28
400f411d a CYREG_UDB_DSI1_HC29
400f411d a CYREG_UDB_DSI1_HC29
400f4103 a CYREG_UDB_DSI1_HC3
400f4103 a CYREG_UDB_DSI1_HC3
400f411e a CYREG_UDB_DSI1_HC30
400f411e a CYREG_UDB_DSI1_HC30
400f411f a CYREG_UDB_DSI1_HC31
400f411f a CYREG_UDB_DSI1_HC31
400f4120 a CYREG_UDB_DSI1_HC32
400f4120 a CYREG_UDB_DSI1_HC32
400f4121 a CYREG_UDB_DSI1_HC33
400f4121 a CYREG_UDB_DSI1_HC33
400f4122 a CYREG_UDB_DSI1_HC34
400f4122 a CYREG_UDB_DSI1_HC34
400f4123 a CYREG_UDB_DSI1_HC35
400f4123 a CYREG_UDB_DSI1_HC35
400f4124 a CYREG_UDB_DSI1_HC36
400f4124 a CYREG_UDB_DSI1_HC36
400f4125 a CYREG_UDB_DSI1_HC37
400f4125 a CYREG_UDB_DSI1_HC37
400f4126 a CYREG_UDB_DSI1_HC38
400f4126 a CYREG_UDB_DSI1_HC38
400f4127 a CYREG_UDB_DSI1_HC39
400f4127 a CYREG_UDB_DSI1_HC39
400f4104 a CYREG_UDB_DSI1_HC4
400f4104 a CYREG_UDB_DSI1_HC4
400f4128 a CYREG_UDB_DSI1_HC40
400f4128 a CYREG_UDB_DSI1_HC40
400f4129 a CYREG_UDB_DSI1_HC41
400f4129 a CYREG_UDB_DSI1_HC41
400f412a a CYREG_UDB_DSI1_HC42
400f412a a CYREG_UDB_DSI1_HC42
400f412b a CYREG_UDB_DSI1_HC43
400f412b a CYREG_UDB_DSI1_HC43
400f412c a CYREG_UDB_DSI1_HC44
400f412c a CYREG_UDB_DSI1_HC44
400f412d a CYREG_UDB_DSI1_HC45
400f412d a CYREG_UDB_DSI1_HC45
400f412e a CYREG_UDB_DSI1_HC46
400f412e a CYREG_UDB_DSI1_HC46
400f412f a CYREG_UDB_DSI1_HC47
400f412f a CYREG_UDB_DSI1_HC47
400f4130 a CYREG_UDB_DSI1_HC48
400f4130 a CYREG_UDB_DSI1_HC48
400f4131 a CYREG_UDB_DSI1_HC49
400f4131 a CYREG_UDB_DSI1_HC49
400f4105 a CYREG_UDB_DSI1_HC5
400f4105 a CYREG_UDB_DSI1_HC5
400f4132 a CYREG_UDB_DSI1_HC50
400f4132 a CYREG_UDB_DSI1_HC50
400f4133 a CYREG_UDB_DSI1_HC51
400f4133 a CYREG_UDB_DSI1_HC51
400f4134 a CYREG_UDB_DSI1_HC52
400f4134 a CYREG_UDB_DSI1_HC52
400f4135 a CYREG_UDB_DSI1_HC53
400f4135 a CYREG_UDB_DSI1_HC53
400f4136 a CYREG_UDB_DSI1_HC54
400f4136 a CYREG_UDB_DSI1_HC54
400f4137 a CYREG_UDB_DSI1_HC55
400f4137 a CYREG_UDB_DSI1_HC55
400f4138 a CYREG_UDB_DSI1_HC56
400f4138 a CYREG_UDB_DSI1_HC56
400f4139 a CYREG_UDB_DSI1_HC57
400f4139 a CYREG_UDB_DSI1_HC57
400f413a a CYREG_UDB_DSI1_HC58
400f413a a CYREG_UDB_DSI1_HC58
400f413b a CYREG_UDB_DSI1_HC59
400f413b a CYREG_UDB_DSI1_HC59
400f4106 a CYREG_UDB_DSI1_HC6
400f4106 a CYREG_UDB_DSI1_HC6
400f413c a CYREG_UDB_DSI1_HC60
400f413c a CYREG_UDB_DSI1_HC60
400f413d a CYREG_UDB_DSI1_HC61
400f413d a CYREG_UDB_DSI1_HC61
400f413e a CYREG_UDB_DSI1_HC62
400f413e a CYREG_UDB_DSI1_HC62
400f413f a CYREG_UDB_DSI1_HC63
400f413f a CYREG_UDB_DSI1_HC63
400f4140 a CYREG_UDB_DSI1_HC64
400f4140 a CYREG_UDB_DSI1_HC64
400f4141 a CYREG_UDB_DSI1_HC65
400f4141 a CYREG_UDB_DSI1_HC65
400f4142 a CYREG_UDB_DSI1_HC66
400f4142 a CYREG_UDB_DSI1_HC66
400f4143 a CYREG_UDB_DSI1_HC67
400f4143 a CYREG_UDB_DSI1_HC67
400f4144 a CYREG_UDB_DSI1_HC68
400f4144 a CYREG_UDB_DSI1_HC68
400f4145 a CYREG_UDB_DSI1_HC69
400f4145 a CYREG_UDB_DSI1_HC69
400f4107 a CYREG_UDB_DSI1_HC7
400f4107 a CYREG_UDB_DSI1_HC7
400f4146 a CYREG_UDB_DSI1_HC70
400f4146 a CYREG_UDB_DSI1_HC70
400f4147 a CYREG_UDB_DSI1_HC71
400f4147 a CYREG_UDB_DSI1_HC71
400f4148 a CYREG_UDB_DSI1_HC72
400f4148 a CYREG_UDB_DSI1_HC72
400f4149 a CYREG_UDB_DSI1_HC73
400f4149 a CYREG_UDB_DSI1_HC73
400f414a a CYREG_UDB_DSI1_HC74
400f414a a CYREG_UDB_DSI1_HC74
400f414b a CYREG_UDB_DSI1_HC75
400f414b a CYREG_UDB_DSI1_HC75
400f414c a CYREG_UDB_DSI1_HC76
400f414c a CYREG_UDB_DSI1_HC76
400f414d a CYREG_UDB_DSI1_HC77
400f414d a CYREG_UDB_DSI1_HC77
400f414e a CYREG_UDB_DSI1_HC78
400f414e a CYREG_UDB_DSI1_HC78
400f414f a CYREG_UDB_DSI1_HC79
400f414f a CYREG_UDB_DSI1_HC79
400f4108 a CYREG_UDB_DSI1_HC8
400f4108 a CYREG_UDB_DSI1_HC8
400f4150 a CYREG_UDB_DSI1_HC80
400f4150 a CYREG_UDB_DSI1_HC80
400f4151 a CYREG_UDB_DSI1_HC81
400f4151 a CYREG_UDB_DSI1_HC81
400f4152 a CYREG_UDB_DSI1_HC82
400f4152 a CYREG_UDB_DSI1_HC82
400f4153 a CYREG_UDB_DSI1_HC83
400f4153 a CYREG_UDB_DSI1_HC83
400f4154 a CYREG_UDB_DSI1_HC84
400f4154 a CYREG_UDB_DSI1_HC84
400f4155 a CYREG_UDB_DSI1_HC85
400f4155 a CYREG_UDB_DSI1_HC85
400f4156 a CYREG_UDB_DSI1_HC86
400f4156 a CYREG_UDB_DSI1_HC86
400f4157 a CYREG_UDB_DSI1_HC87
400f4157 a CYREG_UDB_DSI1_HC87
400f4158 a CYREG_UDB_DSI1_HC88
400f4158 a CYREG_UDB_DSI1_HC88
400f4159 a CYREG_UDB_DSI1_HC89
400f4159 a CYREG_UDB_DSI1_HC89
400f4109 a CYREG_UDB_DSI1_HC9
400f4109 a CYREG_UDB_DSI1_HC9
400f415a a CYREG_UDB_DSI1_HC90
400f415a a CYREG_UDB_DSI1_HC90
400f415b a CYREG_UDB_DSI1_HC91
400f415b a CYREG_UDB_DSI1_HC91
400f415c a CYREG_UDB_DSI1_HC92
400f415c a CYREG_UDB_DSI1_HC92
400f415d a CYREG_UDB_DSI1_HC93
400f415d a CYREG_UDB_DSI1_HC93
400f415e a CYREG_UDB_DSI1_HC94
400f415e a CYREG_UDB_DSI1_HC94
400f415f a CYREG_UDB_DSI1_HC95
400f415f a CYREG_UDB_DSI1_HC95
400f4160 a CYREG_UDB_DSI1_HC96
400f4160 a CYREG_UDB_DSI1_HC96
400f4161 a CYREG_UDB_DSI1_HC97
400f4161 a CYREG_UDB_DSI1_HC97
400f4162 a CYREG_UDB_DSI1_HC98
400f4162 a CYREG_UDB_DSI1_HC98
400f4163 a CYREG_UDB_DSI1_HC99
400f4163 a CYREG_UDB_DSI1_HC99
400f4190 a CYREG_UDB_DSI1_HS0
400f4190 a CYREG_UDB_DSI1_HS0
400f4191 a CYREG_UDB_DSI1_HS1
400f4191 a CYREG_UDB_DSI1_HS1
400f419a a CYREG_UDB_DSI1_HS10
400f419a a CYREG_UDB_DSI1_HS10
400f419b a CYREG_UDB_DSI1_HS11
400f419b a CYREG_UDB_DSI1_HS11
400f419c a CYREG_UDB_DSI1_HS12
400f419c a CYREG_UDB_DSI1_HS12
400f419d a CYREG_UDB_DSI1_HS13
400f419d a CYREG_UDB_DSI1_HS13
400f419e a CYREG_UDB_DSI1_HS14
400f419e a CYREG_UDB_DSI1_HS14
400f419f a CYREG_UDB_DSI1_HS15
400f419f a CYREG_UDB_DSI1_HS15
400f41a0 a CYREG_UDB_DSI1_HS16
400f41a0 a CYREG_UDB_DSI1_HS16
400f41a1 a CYREG_UDB_DSI1_HS17
400f41a1 a CYREG_UDB_DSI1_HS17
400f41a2 a CYREG_UDB_DSI1_HS18
400f41a2 a CYREG_UDB_DSI1_HS18
400f41a3 a CYREG_UDB_DSI1_HS19
400f41a3 a CYREG_UDB_DSI1_HS19
400f4192 a CYREG_UDB_DSI1_HS2
400f4192 a CYREG_UDB_DSI1_HS2
400f41a4 a CYREG_UDB_DSI1_HS20
400f41a4 a CYREG_UDB_DSI1_HS20
400f41a5 a CYREG_UDB_DSI1_HS21
400f41a5 a CYREG_UDB_DSI1_HS21
400f41a6 a CYREG_UDB_DSI1_HS22
400f41a6 a CYREG_UDB_DSI1_HS22
400f41a7 a CYREG_UDB_DSI1_HS23
400f41a7 a CYREG_UDB_DSI1_HS23
400f4193 a CYREG_UDB_DSI1_HS3
400f4193 a CYREG_UDB_DSI1_HS3
400f4194 a CYREG_UDB_DSI1_HS4
400f4194 a CYREG_UDB_DSI1_HS4
400f4195 a CYREG_UDB_DSI1_HS5
400f4195 a CYREG_UDB_DSI1_HS5
400f4196 a CYREG_UDB_DSI1_HS6
400f4196 a CYREG_UDB_DSI1_HS6
400f4197 a CYREG_UDB_DSI1_HS7
400f4197 a CYREG_UDB_DSI1_HS7
400f4198 a CYREG_UDB_DSI1_HS8
400f4198 a CYREG_UDB_DSI1_HS8
400f4199 a CYREG_UDB_DSI1_HS9
400f4199 a CYREG_UDB_DSI1_HS9
400f4180 a CYREG_UDB_DSI1_HV_L0
400f4180 a CYREG_UDB_DSI1_HV_L0
400f4181 a CYREG_UDB_DSI1_HV_L1
400f4181 a CYREG_UDB_DSI1_HV_L1
400f418a a CYREG_UDB_DSI1_HV_L10
400f418a a CYREG_UDB_DSI1_HV_L10
400f418b a CYREG_UDB_DSI1_HV_L11
400f418b a CYREG_UDB_DSI1_HV_L11
400f418c a CYREG_UDB_DSI1_HV_L12
400f418c a CYREG_UDB_DSI1_HV_L12
400f418d a CYREG_UDB_DSI1_HV_L13
400f418d a CYREG_UDB_DSI1_HV_L13
400f418e a CYREG_UDB_DSI1_HV_L14
400f418e a CYREG_UDB_DSI1_HV_L14
400f418f a CYREG_UDB_DSI1_HV_L15
400f418f a CYREG_UDB_DSI1_HV_L15
400f4182 a CYREG_UDB_DSI1_HV_L2
400f4182 a CYREG_UDB_DSI1_HV_L2
400f4183 a CYREG_UDB_DSI1_HV_L3
400f4183 a CYREG_UDB_DSI1_HV_L3
400f4184 a CYREG_UDB_DSI1_HV_L4
400f4184 a CYREG_UDB_DSI1_HV_L4
400f4185 a CYREG_UDB_DSI1_HV_L5
400f4185 a CYREG_UDB_DSI1_HV_L5
400f4186 a CYREG_UDB_DSI1_HV_L6
400f4186 a CYREG_UDB_DSI1_HV_L6
400f4187 a CYREG_UDB_DSI1_HV_L7
400f4187 a CYREG_UDB_DSI1_HV_L7
400f4188 a CYREG_UDB_DSI1_HV_L8
400f4188 a CYREG_UDB_DSI1_HV_L8
400f4189 a CYREG_UDB_DSI1_HV_L9
400f4189 a CYREG_UDB_DSI1_HV_L9
400f41a8 a CYREG_UDB_DSI1_HV_R0
400f41a8 a CYREG_UDB_DSI1_HV_R0
400f41a9 a CYREG_UDB_DSI1_HV_R1
400f41a9 a CYREG_UDB_DSI1_HV_R1
400f41b2 a CYREG_UDB_DSI1_HV_R10
400f41b2 a CYREG_UDB_DSI1_HV_R10
400f41b3 a CYREG_UDB_DSI1_HV_R11
400f41b3 a CYREG_UDB_DSI1_HV_R11
400f41b4 a CYREG_UDB_DSI1_HV_R12
400f41b4 a CYREG_UDB_DSI1_HV_R12
400f41b5 a CYREG_UDB_DSI1_HV_R13
400f41b5 a CYREG_UDB_DSI1_HV_R13
400f41b6 a CYREG_UDB_DSI1_HV_R14
400f41b6 a CYREG_UDB_DSI1_HV_R14
400f41b7 a CYREG_UDB_DSI1_HV_R15
400f41b7 a CYREG_UDB_DSI1_HV_R15
400f41aa a CYREG_UDB_DSI1_HV_R2
400f41aa a CYREG_UDB_DSI1_HV_R2
400f41ab a CYREG_UDB_DSI1_HV_R3
400f41ab a CYREG_UDB_DSI1_HV_R3
400f41ac a CYREG_UDB_DSI1_HV_R4
400f41ac a CYREG_UDB_DSI1_HV_R4
400f41ad a CYREG_UDB_DSI1_HV_R5
400f41ad a CYREG_UDB_DSI1_HV_R5
400f41ae a CYREG_UDB_DSI1_HV_R6
400f41ae a CYREG_UDB_DSI1_HV_R6
400f41af a CYREG_UDB_DSI1_HV_R7
400f41af a CYREG_UDB_DSI1_HV_R7
400f41b0 a CYREG_UDB_DSI1_HV_R8
400f41b0 a CYREG_UDB_DSI1_HV_R8
400f41b1 a CYREG_UDB_DSI1_HV_R9
400f41b1 a CYREG_UDB_DSI1_HV_R9
400f41e0 a CYREG_UDB_DSI1_VS0
400f41e0 a CYREG_UDB_DSI1_VS0
400f41e2 a CYREG_UDB_DSI1_VS1
400f41e2 a CYREG_UDB_DSI1_VS1
400f41e4 a CYREG_UDB_DSI1_VS2
400f41e4 a CYREG_UDB_DSI1_VS2
400f41e6 a CYREG_UDB_DSI1_VS3
400f41e6 a CYREG_UDB_DSI1_VS3
400f41e8 a CYREG_UDB_DSI1_VS4
400f41e8 a CYREG_UDB_DSI1_VS4
400f41ea a CYREG_UDB_DSI1_VS5
400f41ea a CYREG_UDB_DSI1_VS5
400f41ec a CYREG_UDB_DSI1_VS6
400f41ec a CYREG_UDB_DSI1_VS6
400f41ee a CYREG_UDB_DSI1_VS7
400f41ee a CYREG_UDB_DSI1_VS7
400f42c0 a CYREG_UDB_DSI2_DSIINP0
400f42c0 a CYREG_UDB_DSI2_DSIINP0
400f42c2 a CYREG_UDB_DSI2_DSIINP1
400f42c2 a CYREG_UDB_DSI2_DSIINP1
400f42c4 a CYREG_UDB_DSI2_DSIINP2
400f42c4 a CYREG_UDB_DSI2_DSIINP2
400f42c6 a CYREG_UDB_DSI2_DSIINP3
400f42c6 a CYREG_UDB_DSI2_DSIINP3
400f42c8 a CYREG_UDB_DSI2_DSIINP4
400f42c8 a CYREG_UDB_DSI2_DSIINP4
400f42ca a CYREG_UDB_DSI2_DSIINP5
400f42ca a CYREG_UDB_DSI2_DSIINP5
400f42cc a CYREG_UDB_DSI2_DSIOUTP0
400f42cc a CYREG_UDB_DSI2_DSIOUTP0
400f42ce a CYREG_UDB_DSI2_DSIOUTP1
400f42ce a CYREG_UDB_DSI2_DSIOUTP1
400f42d0 a CYREG_UDB_DSI2_DSIOUTP2
400f42d0 a CYREG_UDB_DSI2_DSIOUTP2
400f42d2 a CYREG_UDB_DSI2_DSIOUTP3
400f42d2 a CYREG_UDB_DSI2_DSIOUTP3
400f42d4 a CYREG_UDB_DSI2_DSIOUTT0
400f42d4 a CYREG_UDB_DSI2_DSIOUTT0
400f42d6 a CYREG_UDB_DSI2_DSIOUTT1
400f42d6 a CYREG_UDB_DSI2_DSIOUTT1
400f42d8 a CYREG_UDB_DSI2_DSIOUTT2
400f42d8 a CYREG_UDB_DSI2_DSIOUTT2
400f42da a CYREG_UDB_DSI2_DSIOUTT3
400f42da a CYREG_UDB_DSI2_DSIOUTT3
400f42dc a CYREG_UDB_DSI2_DSIOUTT4
400f42dc a CYREG_UDB_DSI2_DSIOUTT4
400f42de a CYREG_UDB_DSI2_DSIOUTT5
400f42de a CYREG_UDB_DSI2_DSIOUTT5
400f4200 a CYREG_UDB_DSI2_HC0
400f4200 a CYREG_UDB_DSI2_HC0
400f4201 a CYREG_UDB_DSI2_HC1
400f4201 a CYREG_UDB_DSI2_HC1
400f420a a CYREG_UDB_DSI2_HC10
400f420a a CYREG_UDB_DSI2_HC10
400f4264 a CYREG_UDB_DSI2_HC100
400f4264 a CYREG_UDB_DSI2_HC100
400f4265 a CYREG_UDB_DSI2_HC101
400f4265 a CYREG_UDB_DSI2_HC101
400f4266 a CYREG_UDB_DSI2_HC102
400f4266 a CYREG_UDB_DSI2_HC102
400f4267 a CYREG_UDB_DSI2_HC103
400f4267 a CYREG_UDB_DSI2_HC103
400f4268 a CYREG_UDB_DSI2_HC104
400f4268 a CYREG_UDB_DSI2_HC104
400f4269 a CYREG_UDB_DSI2_HC105
400f4269 a CYREG_UDB_DSI2_HC105
400f426a a CYREG_UDB_DSI2_HC106
400f426a a CYREG_UDB_DSI2_HC106
400f426b a CYREG_UDB_DSI2_HC107
400f426b a CYREG_UDB_DSI2_HC107
400f426c a CYREG_UDB_DSI2_HC108
400f426c a CYREG_UDB_DSI2_HC108
400f426d a CYREG_UDB_DSI2_HC109
400f426d a CYREG_UDB_DSI2_HC109
400f420b a CYREG_UDB_DSI2_HC11
400f420b a CYREG_UDB_DSI2_HC11
400f426e a CYREG_UDB_DSI2_HC110
400f426e a CYREG_UDB_DSI2_HC110
400f426f a CYREG_UDB_DSI2_HC111
400f426f a CYREG_UDB_DSI2_HC111
400f4270 a CYREG_UDB_DSI2_HC112
400f4270 a CYREG_UDB_DSI2_HC112
400f4271 a CYREG_UDB_DSI2_HC113
400f4271 a CYREG_UDB_DSI2_HC113
400f4272 a CYREG_UDB_DSI2_HC114
400f4272 a CYREG_UDB_DSI2_HC114
400f4273 a CYREG_UDB_DSI2_HC115
400f4273 a CYREG_UDB_DSI2_HC115
400f4274 a CYREG_UDB_DSI2_HC116
400f4274 a CYREG_UDB_DSI2_HC116
400f4275 a CYREG_UDB_DSI2_HC117
400f4275 a CYREG_UDB_DSI2_HC117
400f4276 a CYREG_UDB_DSI2_HC118
400f4276 a CYREG_UDB_DSI2_HC118
400f4277 a CYREG_UDB_DSI2_HC119
400f4277 a CYREG_UDB_DSI2_HC119
400f420c a CYREG_UDB_DSI2_HC12
400f420c a CYREG_UDB_DSI2_HC12
400f4278 a CYREG_UDB_DSI2_HC120
400f4278 a CYREG_UDB_DSI2_HC120
400f4279 a CYREG_UDB_DSI2_HC121
400f4279 a CYREG_UDB_DSI2_HC121
400f427a a CYREG_UDB_DSI2_HC122
400f427a a CYREG_UDB_DSI2_HC122
400f427b a CYREG_UDB_DSI2_HC123
400f427b a CYREG_UDB_DSI2_HC123
400f427c a CYREG_UDB_DSI2_HC124
400f427c a CYREG_UDB_DSI2_HC124
400f427d a CYREG_UDB_DSI2_HC125
400f427d a CYREG_UDB_DSI2_HC125
400f427e a CYREG_UDB_DSI2_HC126
400f427e a CYREG_UDB_DSI2_HC126
400f427f a CYREG_UDB_DSI2_HC127
400f427f a CYREG_UDB_DSI2_HC127
400f420d a CYREG_UDB_DSI2_HC13
400f420d a CYREG_UDB_DSI2_HC13
400f420e a CYREG_UDB_DSI2_HC14
400f420e a CYREG_UDB_DSI2_HC14
400f420f a CYREG_UDB_DSI2_HC15
400f420f a CYREG_UDB_DSI2_HC15
400f4210 a CYREG_UDB_DSI2_HC16
400f4210 a CYREG_UDB_DSI2_HC16
400f4211 a CYREG_UDB_DSI2_HC17
400f4211 a CYREG_UDB_DSI2_HC17
400f4212 a CYREG_UDB_DSI2_HC18
400f4212 a CYREG_UDB_DSI2_HC18
400f4213 a CYREG_UDB_DSI2_HC19
400f4213 a CYREG_UDB_DSI2_HC19
400f4202 a CYREG_UDB_DSI2_HC2
400f4202 a CYREG_UDB_DSI2_HC2
400f4214 a CYREG_UDB_DSI2_HC20
400f4214 a CYREG_UDB_DSI2_HC20
400f4215 a CYREG_UDB_DSI2_HC21
400f4215 a CYREG_UDB_DSI2_HC21
400f4216 a CYREG_UDB_DSI2_HC22
400f4216 a CYREG_UDB_DSI2_HC22
400f4217 a CYREG_UDB_DSI2_HC23
400f4217 a CYREG_UDB_DSI2_HC23
400f4218 a CYREG_UDB_DSI2_HC24
400f4218 a CYREG_UDB_DSI2_HC24
400f4219 a CYREG_UDB_DSI2_HC25
400f4219 a CYREG_UDB_DSI2_HC25
400f421a a CYREG_UDB_DSI2_HC26
400f421a a CYREG_UDB_DSI2_HC26
400f421b a CYREG_UDB_DSI2_HC27
400f421b a CYREG_UDB_DSI2_HC27
400f421c a CYREG_UDB_DSI2_HC28
400f421c a CYREG_UDB_DSI2_HC28
400f421d a CYREG_UDB_DSI2_HC29
400f421d a CYREG_UDB_DSI2_HC29
400f4203 a CYREG_UDB_DSI2_HC3
400f4203 a CYREG_UDB_DSI2_HC3
400f421e a CYREG_UDB_DSI2_HC30
400f421e a CYREG_UDB_DSI2_HC30
400f421f a CYREG_UDB_DSI2_HC31
400f421f a CYREG_UDB_DSI2_HC31
400f4220 a CYREG_UDB_DSI2_HC32
400f4220 a CYREG_UDB_DSI2_HC32
400f4221 a CYREG_UDB_DSI2_HC33
400f4221 a CYREG_UDB_DSI2_HC33
400f4222 a CYREG_UDB_DSI2_HC34
400f4222 a CYREG_UDB_DSI2_HC34
400f4223 a CYREG_UDB_DSI2_HC35
400f4223 a CYREG_UDB_DSI2_HC35
400f4224 a CYREG_UDB_DSI2_HC36
400f4224 a CYREG_UDB_DSI2_HC36
400f4225 a CYREG_UDB_DSI2_HC37
400f4225 a CYREG_UDB_DSI2_HC37
400f4226 a CYREG_UDB_DSI2_HC38
400f4226 a CYREG_UDB_DSI2_HC38
400f4227 a CYREG_UDB_DSI2_HC39
400f4227 a CYREG_UDB_DSI2_HC39
400f4204 a CYREG_UDB_DSI2_HC4
400f4204 a CYREG_UDB_DSI2_HC4
400f4228 a CYREG_UDB_DSI2_HC40
400f4228 a CYREG_UDB_DSI2_HC40
400f4229 a CYREG_UDB_DSI2_HC41
400f4229 a CYREG_UDB_DSI2_HC41
400f422a a CYREG_UDB_DSI2_HC42
400f422a a CYREG_UDB_DSI2_HC42
400f422b a CYREG_UDB_DSI2_HC43
400f422b a CYREG_UDB_DSI2_HC43
400f422c a CYREG_UDB_DSI2_HC44
400f422c a CYREG_UDB_DSI2_HC44
400f422d a CYREG_UDB_DSI2_HC45
400f422d a CYREG_UDB_DSI2_HC45
400f422e a CYREG_UDB_DSI2_HC46
400f422e a CYREG_UDB_DSI2_HC46
400f422f a CYREG_UDB_DSI2_HC47
400f422f a CYREG_UDB_DSI2_HC47
400f4230 a CYREG_UDB_DSI2_HC48
400f4230 a CYREG_UDB_DSI2_HC48
400f4231 a CYREG_UDB_DSI2_HC49
400f4231 a CYREG_UDB_DSI2_HC49
400f4205 a CYREG_UDB_DSI2_HC5
400f4205 a CYREG_UDB_DSI2_HC5
400f4232 a CYREG_UDB_DSI2_HC50
400f4232 a CYREG_UDB_DSI2_HC50
400f4233 a CYREG_UDB_DSI2_HC51
400f4233 a CYREG_UDB_DSI2_HC51
400f4234 a CYREG_UDB_DSI2_HC52
400f4234 a CYREG_UDB_DSI2_HC52
400f4235 a CYREG_UDB_DSI2_HC53
400f4235 a CYREG_UDB_DSI2_HC53
400f4236 a CYREG_UDB_DSI2_HC54
400f4236 a CYREG_UDB_DSI2_HC54
400f4237 a CYREG_UDB_DSI2_HC55
400f4237 a CYREG_UDB_DSI2_HC55
400f4238 a CYREG_UDB_DSI2_HC56
400f4238 a CYREG_UDB_DSI2_HC56
400f4239 a CYREG_UDB_DSI2_HC57
400f4239 a CYREG_UDB_DSI2_HC57
400f423a a CYREG_UDB_DSI2_HC58
400f423a a CYREG_UDB_DSI2_HC58
400f423b a CYREG_UDB_DSI2_HC59
400f423b a CYREG_UDB_DSI2_HC59
400f4206 a CYREG_UDB_DSI2_HC6
400f4206 a CYREG_UDB_DSI2_HC6
400f423c a CYREG_UDB_DSI2_HC60
400f423c a CYREG_UDB_DSI2_HC60
400f423d a CYREG_UDB_DSI2_HC61
400f423d a CYREG_UDB_DSI2_HC61
400f423e a CYREG_UDB_DSI2_HC62
400f423e a CYREG_UDB_DSI2_HC62
400f423f a CYREG_UDB_DSI2_HC63
400f423f a CYREG_UDB_DSI2_HC63
400f4240 a CYREG_UDB_DSI2_HC64
400f4240 a CYREG_UDB_DSI2_HC64
400f4241 a CYREG_UDB_DSI2_HC65
400f4241 a CYREG_UDB_DSI2_HC65
400f4242 a CYREG_UDB_DSI2_HC66
400f4242 a CYREG_UDB_DSI2_HC66
400f4243 a CYREG_UDB_DSI2_HC67
400f4243 a CYREG_UDB_DSI2_HC67
400f4244 a CYREG_UDB_DSI2_HC68
400f4244 a CYREG_UDB_DSI2_HC68
400f4245 a CYREG_UDB_DSI2_HC69
400f4245 a CYREG_UDB_DSI2_HC69
400f4207 a CYREG_UDB_DSI2_HC7
400f4207 a CYREG_UDB_DSI2_HC7
400f4246 a CYREG_UDB_DSI2_HC70
400f4246 a CYREG_UDB_DSI2_HC70
400f4247 a CYREG_UDB_DSI2_HC71
400f4247 a CYREG_UDB_DSI2_HC71
400f4248 a CYREG_UDB_DSI2_HC72
400f4248 a CYREG_UDB_DSI2_HC72
400f4249 a CYREG_UDB_DSI2_HC73
400f4249 a CYREG_UDB_DSI2_HC73
400f424a a CYREG_UDB_DSI2_HC74
400f424a a CYREG_UDB_DSI2_HC74
400f424b a CYREG_UDB_DSI2_HC75
400f424b a CYREG_UDB_DSI2_HC75
400f424c a CYREG_UDB_DSI2_HC76
400f424c a CYREG_UDB_DSI2_HC76
400f424d a CYREG_UDB_DSI2_HC77
400f424d a CYREG_UDB_DSI2_HC77
400f424e a CYREG_UDB_DSI2_HC78
400f424e a CYREG_UDB_DSI2_HC78
400f424f a CYREG_UDB_DSI2_HC79
400f424f a CYREG_UDB_DSI2_HC79
400f4208 a CYREG_UDB_DSI2_HC8
400f4208 a CYREG_UDB_DSI2_HC8
400f4250 a CYREG_UDB_DSI2_HC80
400f4250 a CYREG_UDB_DSI2_HC80
400f4251 a CYREG_UDB_DSI2_HC81
400f4251 a CYREG_UDB_DSI2_HC81
400f4252 a CYREG_UDB_DSI2_HC82
400f4252 a CYREG_UDB_DSI2_HC82
400f4253 a CYREG_UDB_DSI2_HC83
400f4253 a CYREG_UDB_DSI2_HC83
400f4254 a CYREG_UDB_DSI2_HC84
400f4254 a CYREG_UDB_DSI2_HC84
400f4255 a CYREG_UDB_DSI2_HC85
400f4255 a CYREG_UDB_DSI2_HC85
400f4256 a CYREG_UDB_DSI2_HC86
400f4256 a CYREG_UDB_DSI2_HC86
400f4257 a CYREG_UDB_DSI2_HC87
400f4257 a CYREG_UDB_DSI2_HC87
400f4258 a CYREG_UDB_DSI2_HC88
400f4258 a CYREG_UDB_DSI2_HC88
400f4259 a CYREG_UDB_DSI2_HC89
400f4259 a CYREG_UDB_DSI2_HC89
400f4209 a CYREG_UDB_DSI2_HC9
400f4209 a CYREG_UDB_DSI2_HC9
400f425a a CYREG_UDB_DSI2_HC90
400f425a a CYREG_UDB_DSI2_HC90
400f425b a CYREG_UDB_DSI2_HC91
400f425b a CYREG_UDB_DSI2_HC91
400f425c a CYREG_UDB_DSI2_HC92
400f425c a CYREG_UDB_DSI2_HC92
400f425d a CYREG_UDB_DSI2_HC93
400f425d a CYREG_UDB_DSI2_HC93
400f425e a CYREG_UDB_DSI2_HC94
400f425e a CYREG_UDB_DSI2_HC94
400f425f a CYREG_UDB_DSI2_HC95
400f425f a CYREG_UDB_DSI2_HC95
400f4260 a CYREG_UDB_DSI2_HC96
400f4260 a CYREG_UDB_DSI2_HC96
400f4261 a CYREG_UDB_DSI2_HC97
400f4261 a CYREG_UDB_DSI2_HC97
400f4262 a CYREG_UDB_DSI2_HC98
400f4262 a CYREG_UDB_DSI2_HC98
400f4263 a CYREG_UDB_DSI2_HC99
400f4263 a CYREG_UDB_DSI2_HC99
400f4290 a CYREG_UDB_DSI2_HS0
400f4290 a CYREG_UDB_DSI2_HS0
400f4291 a CYREG_UDB_DSI2_HS1
400f4291 a CYREG_UDB_DSI2_HS1
400f429a a CYREG_UDB_DSI2_HS10
400f429a a CYREG_UDB_DSI2_HS10
400f429b a CYREG_UDB_DSI2_HS11
400f429b a CYREG_UDB_DSI2_HS11
400f429c a CYREG_UDB_DSI2_HS12
400f429c a CYREG_UDB_DSI2_HS12
400f429d a CYREG_UDB_DSI2_HS13
400f429d a CYREG_UDB_DSI2_HS13
400f429e a CYREG_UDB_DSI2_HS14
400f429e a CYREG_UDB_DSI2_HS14
400f429f a CYREG_UDB_DSI2_HS15
400f429f a CYREG_UDB_DSI2_HS15
400f42a0 a CYREG_UDB_DSI2_HS16
400f42a0 a CYREG_UDB_DSI2_HS16
400f42a1 a CYREG_UDB_DSI2_HS17
400f42a1 a CYREG_UDB_DSI2_HS17
400f42a2 a CYREG_UDB_DSI2_HS18
400f42a2 a CYREG_UDB_DSI2_HS18
400f42a3 a CYREG_UDB_DSI2_HS19
400f42a3 a CYREG_UDB_DSI2_HS19
400f4292 a CYREG_UDB_DSI2_HS2
400f4292 a CYREG_UDB_DSI2_HS2
400f42a4 a CYREG_UDB_DSI2_HS20
400f42a4 a CYREG_UDB_DSI2_HS20
400f42a5 a CYREG_UDB_DSI2_HS21
400f42a5 a CYREG_UDB_DSI2_HS21
400f42a6 a CYREG_UDB_DSI2_HS22
400f42a6 a CYREG_UDB_DSI2_HS22
400f42a7 a CYREG_UDB_DSI2_HS23
400f42a7 a CYREG_UDB_DSI2_HS23
400f4293 a CYREG_UDB_DSI2_HS3
400f4293 a CYREG_UDB_DSI2_HS3
400f4294 a CYREG_UDB_DSI2_HS4
400f4294 a CYREG_UDB_DSI2_HS4
400f4295 a CYREG_UDB_DSI2_HS5
400f4295 a CYREG_UDB_DSI2_HS5
400f4296 a CYREG_UDB_DSI2_HS6
400f4296 a CYREG_UDB_DSI2_HS6
400f4297 a CYREG_UDB_DSI2_HS7
400f4297 a CYREG_UDB_DSI2_HS7
400f4298 a CYREG_UDB_DSI2_HS8
400f4298 a CYREG_UDB_DSI2_HS8
400f4299 a CYREG_UDB_DSI2_HS9
400f4299 a CYREG_UDB_DSI2_HS9
400f4280 a CYREG_UDB_DSI2_HV_L0
400f4280 a CYREG_UDB_DSI2_HV_L0
400f4281 a CYREG_UDB_DSI2_HV_L1
400f4281 a CYREG_UDB_DSI2_HV_L1
400f428a a CYREG_UDB_DSI2_HV_L10
400f428a a CYREG_UDB_DSI2_HV_L10
400f428b a CYREG_UDB_DSI2_HV_L11
400f428b a CYREG_UDB_DSI2_HV_L11
400f428c a CYREG_UDB_DSI2_HV_L12
400f428c a CYREG_UDB_DSI2_HV_L12
400f428d a CYREG_UDB_DSI2_HV_L13
400f428d a CYREG_UDB_DSI2_HV_L13
400f428e a CYREG_UDB_DSI2_HV_L14
400f428e a CYREG_UDB_DSI2_HV_L14
400f428f a CYREG_UDB_DSI2_HV_L15
400f428f a CYREG_UDB_DSI2_HV_L15
400f4282 a CYREG_UDB_DSI2_HV_L2
400f4282 a CYREG_UDB_DSI2_HV_L2
400f4283 a CYREG_UDB_DSI2_HV_L3
400f4283 a CYREG_UDB_DSI2_HV_L3
400f4284 a CYREG_UDB_DSI2_HV_L4
400f4284 a CYREG_UDB_DSI2_HV_L4
400f4285 a CYREG_UDB_DSI2_HV_L5
400f4285 a CYREG_UDB_DSI2_HV_L5
400f4286 a CYREG_UDB_DSI2_HV_L6
400f4286 a CYREG_UDB_DSI2_HV_L6
400f4287 a CYREG_UDB_DSI2_HV_L7
400f4287 a CYREG_UDB_DSI2_HV_L7
400f4288 a CYREG_UDB_DSI2_HV_L8
400f4288 a CYREG_UDB_DSI2_HV_L8
400f4289 a CYREG_UDB_DSI2_HV_L9
400f4289 a CYREG_UDB_DSI2_HV_L9
400f42a8 a CYREG_UDB_DSI2_HV_R0
400f42a8 a CYREG_UDB_DSI2_HV_R0
400f42a9 a CYREG_UDB_DSI2_HV_R1
400f42a9 a CYREG_UDB_DSI2_HV_R1
400f42b2 a CYREG_UDB_DSI2_HV_R10
400f42b2 a CYREG_UDB_DSI2_HV_R10
400f42b3 a CYREG_UDB_DSI2_HV_R11
400f42b3 a CYREG_UDB_DSI2_HV_R11
400f42b4 a CYREG_UDB_DSI2_HV_R12
400f42b4 a CYREG_UDB_DSI2_HV_R12
400f42b5 a CYREG_UDB_DSI2_HV_R13
400f42b5 a CYREG_UDB_DSI2_HV_R13
400f42b6 a CYREG_UDB_DSI2_HV_R14
400f42b6 a CYREG_UDB_DSI2_HV_R14
400f42b7 a CYREG_UDB_DSI2_HV_R15
400f42b7 a CYREG_UDB_DSI2_HV_R15
400f42aa a CYREG_UDB_DSI2_HV_R2
400f42aa a CYREG_UDB_DSI2_HV_R2
400f42ab a CYREG_UDB_DSI2_HV_R3
400f42ab a CYREG_UDB_DSI2_HV_R3
400f42ac a CYREG_UDB_DSI2_HV_R4
400f42ac a CYREG_UDB_DSI2_HV_R4
400f42ad a CYREG_UDB_DSI2_HV_R5
400f42ad a CYREG_UDB_DSI2_HV_R5
400f42ae a CYREG_UDB_DSI2_HV_R6
400f42ae a CYREG_UDB_DSI2_HV_R6
400f42af a CYREG_UDB_DSI2_HV_R7
400f42af a CYREG_UDB_DSI2_HV_R7
400f42b0 a CYREG_UDB_DSI2_HV_R8
400f42b0 a CYREG_UDB_DSI2_HV_R8
400f42b1 a CYREG_UDB_DSI2_HV_R9
400f42b1 a CYREG_UDB_DSI2_HV_R9
400f42e0 a CYREG_UDB_DSI2_VS0
400f42e0 a CYREG_UDB_DSI2_VS0
400f42e2 a CYREG_UDB_DSI2_VS1
400f42e2 a CYREG_UDB_DSI2_VS1
400f42e4 a CYREG_UDB_DSI2_VS2
400f42e4 a CYREG_UDB_DSI2_VS2
400f42e6 a CYREG_UDB_DSI2_VS3
400f42e6 a CYREG_UDB_DSI2_VS3
400f42e8 a CYREG_UDB_DSI2_VS4
400f42e8 a CYREG_UDB_DSI2_VS4
400f42ea a CYREG_UDB_DSI2_VS5
400f42ea a CYREG_UDB_DSI2_VS5
400f42ec a CYREG_UDB_DSI2_VS6
400f42ec a CYREG_UDB_DSI2_VS6
400f42ee a CYREG_UDB_DSI2_VS7
400f42ee a CYREG_UDB_DSI2_VS7
400f43c0 a CYREG_UDB_DSI3_DSIINP0
400f43c0 a CYREG_UDB_DSI3_DSIINP0
400f43c2 a CYREG_UDB_DSI3_DSIINP1
400f43c2 a CYREG_UDB_DSI3_DSIINP1
400f43c4 a CYREG_UDB_DSI3_DSIINP2
400f43c4 a CYREG_UDB_DSI3_DSIINP2
400f43c6 a CYREG_UDB_DSI3_DSIINP3
400f43c6 a CYREG_UDB_DSI3_DSIINP3
400f43c8 a CYREG_UDB_DSI3_DSIINP4
400f43c8 a CYREG_UDB_DSI3_DSIINP4
400f43ca a CYREG_UDB_DSI3_DSIINP5
400f43ca a CYREG_UDB_DSI3_DSIINP5
400f43cc a CYREG_UDB_DSI3_DSIOUTP0
400f43cc a CYREG_UDB_DSI3_DSIOUTP0
400f43ce a CYREG_UDB_DSI3_DSIOUTP1
400f43ce a CYREG_UDB_DSI3_DSIOUTP1
400f43d0 a CYREG_UDB_DSI3_DSIOUTP2
400f43d0 a CYREG_UDB_DSI3_DSIOUTP2
400f43d2 a CYREG_UDB_DSI3_DSIOUTP3
400f43d2 a CYREG_UDB_DSI3_DSIOUTP3
400f43d4 a CYREG_UDB_DSI3_DSIOUTT0
400f43d4 a CYREG_UDB_DSI3_DSIOUTT0
400f43d6 a CYREG_UDB_DSI3_DSIOUTT1
400f43d6 a CYREG_UDB_DSI3_DSIOUTT1
400f43d8 a CYREG_UDB_DSI3_DSIOUTT2
400f43d8 a CYREG_UDB_DSI3_DSIOUTT2
400f43da a CYREG_UDB_DSI3_DSIOUTT3
400f43da a CYREG_UDB_DSI3_DSIOUTT3
400f43dc a CYREG_UDB_DSI3_DSIOUTT4
400f43dc a CYREG_UDB_DSI3_DSIOUTT4
400f43de a CYREG_UDB_DSI3_DSIOUTT5
400f43de a CYREG_UDB_DSI3_DSIOUTT5
400f4300 a CYREG_UDB_DSI3_HC0
400f4300 a CYREG_UDB_DSI3_HC0
400f4301 a CYREG_UDB_DSI3_HC1
400f4301 a CYREG_UDB_DSI3_HC1
400f430a a CYREG_UDB_DSI3_HC10
400f430a a CYREG_UDB_DSI3_HC10
400f4364 a CYREG_UDB_DSI3_HC100
400f4364 a CYREG_UDB_DSI3_HC100
400f4365 a CYREG_UDB_DSI3_HC101
400f4365 a CYREG_UDB_DSI3_HC101
400f4366 a CYREG_UDB_DSI3_HC102
400f4366 a CYREG_UDB_DSI3_HC102
400f4367 a CYREG_UDB_DSI3_HC103
400f4367 a CYREG_UDB_DSI3_HC103
400f4368 a CYREG_UDB_DSI3_HC104
400f4368 a CYREG_UDB_DSI3_HC104
400f4369 a CYREG_UDB_DSI3_HC105
400f4369 a CYREG_UDB_DSI3_HC105
400f436a a CYREG_UDB_DSI3_HC106
400f436a a CYREG_UDB_DSI3_HC106
400f436b a CYREG_UDB_DSI3_HC107
400f436b a CYREG_UDB_DSI3_HC107
400f436c a CYREG_UDB_DSI3_HC108
400f436c a CYREG_UDB_DSI3_HC108
400f436d a CYREG_UDB_DSI3_HC109
400f436d a CYREG_UDB_DSI3_HC109
400f430b a CYREG_UDB_DSI3_HC11
400f430b a CYREG_UDB_DSI3_HC11
400f436e a CYREG_UDB_DSI3_HC110
400f436e a CYREG_UDB_DSI3_HC110
400f436f a CYREG_UDB_DSI3_HC111
400f436f a CYREG_UDB_DSI3_HC111
400f4370 a CYREG_UDB_DSI3_HC112
400f4370 a CYREG_UDB_DSI3_HC112
400f4371 a CYREG_UDB_DSI3_HC113
400f4371 a CYREG_UDB_DSI3_HC113
400f4372 a CYREG_UDB_DSI3_HC114
400f4372 a CYREG_UDB_DSI3_HC114
400f4373 a CYREG_UDB_DSI3_HC115
400f4373 a CYREG_UDB_DSI3_HC115
400f4374 a CYREG_UDB_DSI3_HC116
400f4374 a CYREG_UDB_DSI3_HC116
400f4375 a CYREG_UDB_DSI3_HC117
400f4375 a CYREG_UDB_DSI3_HC117
400f4376 a CYREG_UDB_DSI3_HC118
400f4376 a CYREG_UDB_DSI3_HC118
400f4377 a CYREG_UDB_DSI3_HC119
400f4377 a CYREG_UDB_DSI3_HC119
400f430c a CYREG_UDB_DSI3_HC12
400f430c a CYREG_UDB_DSI3_HC12
400f4378 a CYREG_UDB_DSI3_HC120
400f4378 a CYREG_UDB_DSI3_HC120
400f4379 a CYREG_UDB_DSI3_HC121
400f4379 a CYREG_UDB_DSI3_HC121
400f437a a CYREG_UDB_DSI3_HC122
400f437a a CYREG_UDB_DSI3_HC122
400f437b a CYREG_UDB_DSI3_HC123
400f437b a CYREG_UDB_DSI3_HC123
400f437c a CYREG_UDB_DSI3_HC124
400f437c a CYREG_UDB_DSI3_HC124
400f437d a CYREG_UDB_DSI3_HC125
400f437d a CYREG_UDB_DSI3_HC125
400f437e a CYREG_UDB_DSI3_HC126
400f437e a CYREG_UDB_DSI3_HC126
400f437f a CYREG_UDB_DSI3_HC127
400f437f a CYREG_UDB_DSI3_HC127
400f430d a CYREG_UDB_DSI3_HC13
400f430d a CYREG_UDB_DSI3_HC13
400f430e a CYREG_UDB_DSI3_HC14
400f430e a CYREG_UDB_DSI3_HC14
400f430f a CYREG_UDB_DSI3_HC15
400f430f a CYREG_UDB_DSI3_HC15
400f4310 a CYREG_UDB_DSI3_HC16
400f4310 a CYREG_UDB_DSI3_HC16
400f4311 a CYREG_UDB_DSI3_HC17
400f4311 a CYREG_UDB_DSI3_HC17
400f4312 a CYREG_UDB_DSI3_HC18
400f4312 a CYREG_UDB_DSI3_HC18
400f4313 a CYREG_UDB_DSI3_HC19
400f4313 a CYREG_UDB_DSI3_HC19
400f4302 a CYREG_UDB_DSI3_HC2
400f4302 a CYREG_UDB_DSI3_HC2
400f4314 a CYREG_UDB_DSI3_HC20
400f4314 a CYREG_UDB_DSI3_HC20
400f4315 a CYREG_UDB_DSI3_HC21
400f4315 a CYREG_UDB_DSI3_HC21
400f4316 a CYREG_UDB_DSI3_HC22
400f4316 a CYREG_UDB_DSI3_HC22
400f4317 a CYREG_UDB_DSI3_HC23
400f4317 a CYREG_UDB_DSI3_HC23
400f4318 a CYREG_UDB_DSI3_HC24
400f4318 a CYREG_UDB_DSI3_HC24
400f4319 a CYREG_UDB_DSI3_HC25
400f4319 a CYREG_UDB_DSI3_HC25
400f431a a CYREG_UDB_DSI3_HC26
400f431a a CYREG_UDB_DSI3_HC26
400f431b a CYREG_UDB_DSI3_HC27
400f431b a CYREG_UDB_DSI3_HC27
400f431c a CYREG_UDB_DSI3_HC28
400f431c a CYREG_UDB_DSI3_HC28
400f431d a CYREG_UDB_DSI3_HC29
400f431d a CYREG_UDB_DSI3_HC29
400f4303 a CYREG_UDB_DSI3_HC3
400f4303 a CYREG_UDB_DSI3_HC3
400f431e a CYREG_UDB_DSI3_HC30
400f431e a CYREG_UDB_DSI3_HC30
400f431f a CYREG_UDB_DSI3_HC31
400f431f a CYREG_UDB_DSI3_HC31
400f4320 a CYREG_UDB_DSI3_HC32
400f4320 a CYREG_UDB_DSI3_HC32
400f4321 a CYREG_UDB_DSI3_HC33
400f4321 a CYREG_UDB_DSI3_HC33
400f4322 a CYREG_UDB_DSI3_HC34
400f4322 a CYREG_UDB_DSI3_HC34
400f4323 a CYREG_UDB_DSI3_HC35
400f4323 a CYREG_UDB_DSI3_HC35
400f4324 a CYREG_UDB_DSI3_HC36
400f4324 a CYREG_UDB_DSI3_HC36
400f4325 a CYREG_UDB_DSI3_HC37
400f4325 a CYREG_UDB_DSI3_HC37
400f4326 a CYREG_UDB_DSI3_HC38
400f4326 a CYREG_UDB_DSI3_HC38
400f4327 a CYREG_UDB_DSI3_HC39
400f4327 a CYREG_UDB_DSI3_HC39
400f4304 a CYREG_UDB_DSI3_HC4
400f4304 a CYREG_UDB_DSI3_HC4
400f4328 a CYREG_UDB_DSI3_HC40
400f4328 a CYREG_UDB_DSI3_HC40
400f4329 a CYREG_UDB_DSI3_HC41
400f4329 a CYREG_UDB_DSI3_HC41
400f432a a CYREG_UDB_DSI3_HC42
400f432a a CYREG_UDB_DSI3_HC42
400f432b a CYREG_UDB_DSI3_HC43
400f432b a CYREG_UDB_DSI3_HC43
400f432c a CYREG_UDB_DSI3_HC44
400f432c a CYREG_UDB_DSI3_HC44
400f432d a CYREG_UDB_DSI3_HC45
400f432d a CYREG_UDB_DSI3_HC45
400f432e a CYREG_UDB_DSI3_HC46
400f432e a CYREG_UDB_DSI3_HC46
400f432f a CYREG_UDB_DSI3_HC47
400f432f a CYREG_UDB_DSI3_HC47
400f4330 a CYREG_UDB_DSI3_HC48
400f4330 a CYREG_UDB_DSI3_HC48
400f4331 a CYREG_UDB_DSI3_HC49
400f4331 a CYREG_UDB_DSI3_HC49
400f4305 a CYREG_UDB_DSI3_HC5
400f4305 a CYREG_UDB_DSI3_HC5
400f4332 a CYREG_UDB_DSI3_HC50
400f4332 a CYREG_UDB_DSI3_HC50
400f4333 a CYREG_UDB_DSI3_HC51
400f4333 a CYREG_UDB_DSI3_HC51
400f4334 a CYREG_UDB_DSI3_HC52
400f4334 a CYREG_UDB_DSI3_HC52
400f4335 a CYREG_UDB_DSI3_HC53
400f4335 a CYREG_UDB_DSI3_HC53
400f4336 a CYREG_UDB_DSI3_HC54
400f4336 a CYREG_UDB_DSI3_HC54
400f4337 a CYREG_UDB_DSI3_HC55
400f4337 a CYREG_UDB_DSI3_HC55
400f4338 a CYREG_UDB_DSI3_HC56
400f4338 a CYREG_UDB_DSI3_HC56
400f4339 a CYREG_UDB_DSI3_HC57
400f4339 a CYREG_UDB_DSI3_HC57
400f433a a CYREG_UDB_DSI3_HC58
400f433a a CYREG_UDB_DSI3_HC58
400f433b a CYREG_UDB_DSI3_HC59
400f433b a CYREG_UDB_DSI3_HC59
400f4306 a CYREG_UDB_DSI3_HC6
400f4306 a CYREG_UDB_DSI3_HC6
400f433c a CYREG_UDB_DSI3_HC60
400f433c a CYREG_UDB_DSI3_HC60
400f433d a CYREG_UDB_DSI3_HC61
400f433d a CYREG_UDB_DSI3_HC61
400f433e a CYREG_UDB_DSI3_HC62
400f433e a CYREG_UDB_DSI3_HC62
400f433f a CYREG_UDB_DSI3_HC63
400f433f a CYREG_UDB_DSI3_HC63
400f4340 a CYREG_UDB_DSI3_HC64
400f4340 a CYREG_UDB_DSI3_HC64
400f4341 a CYREG_UDB_DSI3_HC65
400f4341 a CYREG_UDB_DSI3_HC65
400f4342 a CYREG_UDB_DSI3_HC66
400f4342 a CYREG_UDB_DSI3_HC66
400f4343 a CYREG_UDB_DSI3_HC67
400f4343 a CYREG_UDB_DSI3_HC67
400f4344 a CYREG_UDB_DSI3_HC68
400f4344 a CYREG_UDB_DSI3_HC68
400f4345 a CYREG_UDB_DSI3_HC69
400f4345 a CYREG_UDB_DSI3_HC69
400f4307 a CYREG_UDB_DSI3_HC7
400f4307 a CYREG_UDB_DSI3_HC7
400f4346 a CYREG_UDB_DSI3_HC70
400f4346 a CYREG_UDB_DSI3_HC70
400f4347 a CYREG_UDB_DSI3_HC71
400f4347 a CYREG_UDB_DSI3_HC71
400f4348 a CYREG_UDB_DSI3_HC72
400f4348 a CYREG_UDB_DSI3_HC72
400f4349 a CYREG_UDB_DSI3_HC73
400f4349 a CYREG_UDB_DSI3_HC73
400f434a a CYREG_UDB_DSI3_HC74
400f434a a CYREG_UDB_DSI3_HC74
400f434b a CYREG_UDB_DSI3_HC75
400f434b a CYREG_UDB_DSI3_HC75
400f434c a CYREG_UDB_DSI3_HC76
400f434c a CYREG_UDB_DSI3_HC76
400f434d a CYREG_UDB_DSI3_HC77
400f434d a CYREG_UDB_DSI3_HC77
400f434e a CYREG_UDB_DSI3_HC78
400f434e a CYREG_UDB_DSI3_HC78
400f434f a CYREG_UDB_DSI3_HC79
400f434f a CYREG_UDB_DSI3_HC79
400f4308 a CYREG_UDB_DSI3_HC8
400f4308 a CYREG_UDB_DSI3_HC8
400f4350 a CYREG_UDB_DSI3_HC80
400f4350 a CYREG_UDB_DSI3_HC80
400f4351 a CYREG_UDB_DSI3_HC81
400f4351 a CYREG_UDB_DSI3_HC81
400f4352 a CYREG_UDB_DSI3_HC82
400f4352 a CYREG_UDB_DSI3_HC82
400f4353 a CYREG_UDB_DSI3_HC83
400f4353 a CYREG_UDB_DSI3_HC83
400f4354 a CYREG_UDB_DSI3_HC84
400f4354 a CYREG_UDB_DSI3_HC84
400f4355 a CYREG_UDB_DSI3_HC85
400f4355 a CYREG_UDB_DSI3_HC85
400f4356 a CYREG_UDB_DSI3_HC86
400f4356 a CYREG_UDB_DSI3_HC86
400f4357 a CYREG_UDB_DSI3_HC87
400f4357 a CYREG_UDB_DSI3_HC87
400f4358 a CYREG_UDB_DSI3_HC88
400f4358 a CYREG_UDB_DSI3_HC88
400f4359 a CYREG_UDB_DSI3_HC89
400f4359 a CYREG_UDB_DSI3_HC89
400f4309 a CYREG_UDB_DSI3_HC9
400f4309 a CYREG_UDB_DSI3_HC9
400f435a a CYREG_UDB_DSI3_HC90
400f435a a CYREG_UDB_DSI3_HC90
400f435b a CYREG_UDB_DSI3_HC91
400f435b a CYREG_UDB_DSI3_HC91
400f435c a CYREG_UDB_DSI3_HC92
400f435c a CYREG_UDB_DSI3_HC92
400f435d a CYREG_UDB_DSI3_HC93
400f435d a CYREG_UDB_DSI3_HC93
400f435e a CYREG_UDB_DSI3_HC94
400f435e a CYREG_UDB_DSI3_HC94
400f435f a CYREG_UDB_DSI3_HC95
400f435f a CYREG_UDB_DSI3_HC95
400f4360 a CYREG_UDB_DSI3_HC96
400f4360 a CYREG_UDB_DSI3_HC96
400f4361 a CYREG_UDB_DSI3_HC97
400f4361 a CYREG_UDB_DSI3_HC97
400f4362 a CYREG_UDB_DSI3_HC98
400f4362 a CYREG_UDB_DSI3_HC98
400f4363 a CYREG_UDB_DSI3_HC99
400f4363 a CYREG_UDB_DSI3_HC99
400f4390 a CYREG_UDB_DSI3_HS0
400f4390 a CYREG_UDB_DSI3_HS0
400f4391 a CYREG_UDB_DSI3_HS1
400f4391 a CYREG_UDB_DSI3_HS1
400f439a a CYREG_UDB_DSI3_HS10
400f439a a CYREG_UDB_DSI3_HS10
400f439b a CYREG_UDB_DSI3_HS11
400f439b a CYREG_UDB_DSI3_HS11
400f439c a CYREG_UDB_DSI3_HS12
400f439c a CYREG_UDB_DSI3_HS12
400f439d a CYREG_UDB_DSI3_HS13
400f439d a CYREG_UDB_DSI3_HS13
400f439e a CYREG_UDB_DSI3_HS14
400f439e a CYREG_UDB_DSI3_HS14
400f439f a CYREG_UDB_DSI3_HS15
400f439f a CYREG_UDB_DSI3_HS15
400f43a0 a CYREG_UDB_DSI3_HS16
400f43a0 a CYREG_UDB_DSI3_HS16
400f43a1 a CYREG_UDB_DSI3_HS17
400f43a1 a CYREG_UDB_DSI3_HS17
400f43a2 a CYREG_UDB_DSI3_HS18
400f43a2 a CYREG_UDB_DSI3_HS18
400f43a3 a CYREG_UDB_DSI3_HS19
400f43a3 a CYREG_UDB_DSI3_HS19
400f4392 a CYREG_UDB_DSI3_HS2
400f4392 a CYREG_UDB_DSI3_HS2
400f43a4 a CYREG_UDB_DSI3_HS20
400f43a4 a CYREG_UDB_DSI3_HS20
400f43a5 a CYREG_UDB_DSI3_HS21
400f43a5 a CYREG_UDB_DSI3_HS21
400f43a6 a CYREG_UDB_DSI3_HS22
400f43a6 a CYREG_UDB_DSI3_HS22
400f43a7 a CYREG_UDB_DSI3_HS23
400f43a7 a CYREG_UDB_DSI3_HS23
400f4393 a CYREG_UDB_DSI3_HS3
400f4393 a CYREG_UDB_DSI3_HS3
400f4394 a CYREG_UDB_DSI3_HS4
400f4394 a CYREG_UDB_DSI3_HS4
400f4395 a CYREG_UDB_DSI3_HS5
400f4395 a CYREG_UDB_DSI3_HS5
400f4396 a CYREG_UDB_DSI3_HS6
400f4396 a CYREG_UDB_DSI3_HS6
400f4397 a CYREG_UDB_DSI3_HS7
400f4397 a CYREG_UDB_DSI3_HS7
400f4398 a CYREG_UDB_DSI3_HS8
400f4398 a CYREG_UDB_DSI3_HS8
400f4399 a CYREG_UDB_DSI3_HS9
400f4399 a CYREG_UDB_DSI3_HS9
400f4380 a CYREG_UDB_DSI3_HV_L0
400f4380 a CYREG_UDB_DSI3_HV_L0
400f4381 a CYREG_UDB_DSI3_HV_L1
400f4381 a CYREG_UDB_DSI3_HV_L1
400f438a a CYREG_UDB_DSI3_HV_L10
400f438a a CYREG_UDB_DSI3_HV_L10
400f438b a CYREG_UDB_DSI3_HV_L11
400f438b a CYREG_UDB_DSI3_HV_L11
400f438c a CYREG_UDB_DSI3_HV_L12
400f438c a CYREG_UDB_DSI3_HV_L12
400f438d a CYREG_UDB_DSI3_HV_L13
400f438d a CYREG_UDB_DSI3_HV_L13
400f438e a CYREG_UDB_DSI3_HV_L14
400f438e a CYREG_UDB_DSI3_HV_L14
400f438f a CYREG_UDB_DSI3_HV_L15
400f438f a CYREG_UDB_DSI3_HV_L15
400f4382 a CYREG_UDB_DSI3_HV_L2
400f4382 a CYREG_UDB_DSI3_HV_L2
400f4383 a CYREG_UDB_DSI3_HV_L3
400f4383 a CYREG_UDB_DSI3_HV_L3
400f4384 a CYREG_UDB_DSI3_HV_L4
400f4384 a CYREG_UDB_DSI3_HV_L4
400f4385 a CYREG_UDB_DSI3_HV_L5
400f4385 a CYREG_UDB_DSI3_HV_L5
400f4386 a CYREG_UDB_DSI3_HV_L6
400f4386 a CYREG_UDB_DSI3_HV_L6
400f4387 a CYREG_UDB_DSI3_HV_L7
400f4387 a CYREG_UDB_DSI3_HV_L7
400f4388 a CYREG_UDB_DSI3_HV_L8
400f4388 a CYREG_UDB_DSI3_HV_L8
400f4389 a CYREG_UDB_DSI3_HV_L9
400f4389 a CYREG_UDB_DSI3_HV_L9
400f43a8 a CYREG_UDB_DSI3_HV_R0
400f43a8 a CYREG_UDB_DSI3_HV_R0
400f43a9 a CYREG_UDB_DSI3_HV_R1
400f43a9 a CYREG_UDB_DSI3_HV_R1
400f43b2 a CYREG_UDB_DSI3_HV_R10
400f43b2 a CYREG_UDB_DSI3_HV_R10
400f43b3 a CYREG_UDB_DSI3_HV_R11
400f43b3 a CYREG_UDB_DSI3_HV_R11
400f43b4 a CYREG_UDB_DSI3_HV_R12
400f43b4 a CYREG_UDB_DSI3_HV_R12
400f43b5 a CYREG_UDB_DSI3_HV_R13
400f43b5 a CYREG_UDB_DSI3_HV_R13
400f43b6 a CYREG_UDB_DSI3_HV_R14
400f43b6 a CYREG_UDB_DSI3_HV_R14
400f43b7 a CYREG_UDB_DSI3_HV_R15
400f43b7 a CYREG_UDB_DSI3_HV_R15
400f43aa a CYREG_UDB_DSI3_HV_R2
400f43aa a CYREG_UDB_DSI3_HV_R2
400f43ab a CYREG_UDB_DSI3_HV_R3
400f43ab a CYREG_UDB_DSI3_HV_R3
400f43ac a CYREG_UDB_DSI3_HV_R4
400f43ac a CYREG_UDB_DSI3_HV_R4
400f43ad a CYREG_UDB_DSI3_HV_R5
400f43ad a CYREG_UDB_DSI3_HV_R5
400f43ae a CYREG_UDB_DSI3_HV_R6
400f43ae a CYREG_UDB_DSI3_HV_R6
400f43af a CYREG_UDB_DSI3_HV_R7
400f43af a CYREG_UDB_DSI3_HV_R7
400f43b0 a CYREG_UDB_DSI3_HV_R8
400f43b0 a CYREG_UDB_DSI3_HV_R8
400f43b1 a CYREG_UDB_DSI3_HV_R9
400f43b1 a CYREG_UDB_DSI3_HV_R9
400f43e0 a CYREG_UDB_DSI3_VS0
400f43e0 a CYREG_UDB_DSI3_VS0
400f43e2 a CYREG_UDB_DSI3_VS1
400f43e2 a CYREG_UDB_DSI3_VS1
400f43e4 a CYREG_UDB_DSI3_VS2
400f43e4 a CYREG_UDB_DSI3_VS2
400f43e6 a CYREG_UDB_DSI3_VS3
400f43e6 a CYREG_UDB_DSI3_VS3
400f43e8 a CYREG_UDB_DSI3_VS4
400f43e8 a CYREG_UDB_DSI3_VS4
400f43ea a CYREG_UDB_DSI3_VS5
400f43ea a CYREG_UDB_DSI3_VS5
400f43ec a CYREG_UDB_DSI3_VS6
400f43ec a CYREG_UDB_DSI3_VS6
400f43ee a CYREG_UDB_DSI3_VS7
400f43ee a CYREG_UDB_DSI3_VS7
400f8000 a CYREG_UDB_INT_CFG
400f8000 a CYREG_UDB_INT_CFG
400f31d0 a CYREG_UDB_P0_ROUTE_DPIN0
400f31d0 a CYREG_UDB_P0_ROUTE_DPIN0
400f31d2 a CYREG_UDB_P0_ROUTE_DPIN1
400f31d2 a CYREG_UDB_P0_ROUTE_DPIN1
400f3100 a CYREG_UDB_P0_ROUTE_HC0
400f3100 a CYREG_UDB_P0_ROUTE_HC0
400f3101 a CYREG_UDB_P0_ROUTE_HC1
400f3101 a CYREG_UDB_P0_ROUTE_HC1
400f310a a CYREG_UDB_P0_ROUTE_HC10
400f310a a CYREG_UDB_P0_ROUTE_HC10
400f3164 a CYREG_UDB_P0_ROUTE_HC100
400f3164 a CYREG_UDB_P0_ROUTE_HC100
400f3165 a CYREG_UDB_P0_ROUTE_HC101
400f3165 a CYREG_UDB_P0_ROUTE_HC101
400f3166 a CYREG_UDB_P0_ROUTE_HC102
400f3166 a CYREG_UDB_P0_ROUTE_HC102
400f3167 a CYREG_UDB_P0_ROUTE_HC103
400f3167 a CYREG_UDB_P0_ROUTE_HC103
400f3168 a CYREG_UDB_P0_ROUTE_HC104
400f3168 a CYREG_UDB_P0_ROUTE_HC104
400f3169 a CYREG_UDB_P0_ROUTE_HC105
400f3169 a CYREG_UDB_P0_ROUTE_HC105
400f316a a CYREG_UDB_P0_ROUTE_HC106
400f316a a CYREG_UDB_P0_ROUTE_HC106
400f316b a CYREG_UDB_P0_ROUTE_HC107
400f316b a CYREG_UDB_P0_ROUTE_HC107
400f316c a CYREG_UDB_P0_ROUTE_HC108
400f316c a CYREG_UDB_P0_ROUTE_HC108
400f316d a CYREG_UDB_P0_ROUTE_HC109
400f316d a CYREG_UDB_P0_ROUTE_HC109
400f310b a CYREG_UDB_P0_ROUTE_HC11
400f310b a CYREG_UDB_P0_ROUTE_HC11
400f316e a CYREG_UDB_P0_ROUTE_HC110
400f316e a CYREG_UDB_P0_ROUTE_HC110
400f316f a CYREG_UDB_P0_ROUTE_HC111
400f316f a CYREG_UDB_P0_ROUTE_HC111
400f3170 a CYREG_UDB_P0_ROUTE_HC112
400f3170 a CYREG_UDB_P0_ROUTE_HC112
400f3171 a CYREG_UDB_P0_ROUTE_HC113
400f3171 a CYREG_UDB_P0_ROUTE_HC113
400f3172 a CYREG_UDB_P0_ROUTE_HC114
400f3172 a CYREG_UDB_P0_ROUTE_HC114
400f3173 a CYREG_UDB_P0_ROUTE_HC115
400f3173 a CYREG_UDB_P0_ROUTE_HC115
400f3174 a CYREG_UDB_P0_ROUTE_HC116
400f3174 a CYREG_UDB_P0_ROUTE_HC116
400f3175 a CYREG_UDB_P0_ROUTE_HC117
400f3175 a CYREG_UDB_P0_ROUTE_HC117
400f3176 a CYREG_UDB_P0_ROUTE_HC118
400f3176 a CYREG_UDB_P0_ROUTE_HC118
400f3177 a CYREG_UDB_P0_ROUTE_HC119
400f3177 a CYREG_UDB_P0_ROUTE_HC119
400f310c a CYREG_UDB_P0_ROUTE_HC12
400f310c a CYREG_UDB_P0_ROUTE_HC12
400f3178 a CYREG_UDB_P0_ROUTE_HC120
400f3178 a CYREG_UDB_P0_ROUTE_HC120
400f3179 a CYREG_UDB_P0_ROUTE_HC121
400f3179 a CYREG_UDB_P0_ROUTE_HC121
400f317a a CYREG_UDB_P0_ROUTE_HC122
400f317a a CYREG_UDB_P0_ROUTE_HC122
400f317b a CYREG_UDB_P0_ROUTE_HC123
400f317b a CYREG_UDB_P0_ROUTE_HC123
400f317c a CYREG_UDB_P0_ROUTE_HC124
400f317c a CYREG_UDB_P0_ROUTE_HC124
400f317d a CYREG_UDB_P0_ROUTE_HC125
400f317d a CYREG_UDB_P0_ROUTE_HC125
400f317e a CYREG_UDB_P0_ROUTE_HC126
400f317e a CYREG_UDB_P0_ROUTE_HC126
400f317f a CYREG_UDB_P0_ROUTE_HC127
400f317f a CYREG_UDB_P0_ROUTE_HC127
400f310d a CYREG_UDB_P0_ROUTE_HC13
400f310d a CYREG_UDB_P0_ROUTE_HC13
400f310e a CYREG_UDB_P0_ROUTE_HC14
400f310e a CYREG_UDB_P0_ROUTE_HC14
400f310f a CYREG_UDB_P0_ROUTE_HC15
400f310f a CYREG_UDB_P0_ROUTE_HC15
400f3110 a CYREG_UDB_P0_ROUTE_HC16
400f3110 a CYREG_UDB_P0_ROUTE_HC16
400f3111 a CYREG_UDB_P0_ROUTE_HC17
400f3111 a CYREG_UDB_P0_ROUTE_HC17
400f3112 a CYREG_UDB_P0_ROUTE_HC18
400f3112 a CYREG_UDB_P0_ROUTE_HC18
400f3113 a CYREG_UDB_P0_ROUTE_HC19
400f3113 a CYREG_UDB_P0_ROUTE_HC19
400f3102 a CYREG_UDB_P0_ROUTE_HC2
400f3102 a CYREG_UDB_P0_ROUTE_HC2
400f3114 a CYREG_UDB_P0_ROUTE_HC20
400f3114 a CYREG_UDB_P0_ROUTE_HC20
400f3115 a CYREG_UDB_P0_ROUTE_HC21
400f3115 a CYREG_UDB_P0_ROUTE_HC21
400f3116 a CYREG_UDB_P0_ROUTE_HC22
400f3116 a CYREG_UDB_P0_ROUTE_HC22
400f3117 a CYREG_UDB_P0_ROUTE_HC23
400f3117 a CYREG_UDB_P0_ROUTE_HC23
400f3118 a CYREG_UDB_P0_ROUTE_HC24
400f3118 a CYREG_UDB_P0_ROUTE_HC24
400f3119 a CYREG_UDB_P0_ROUTE_HC25
400f3119 a CYREG_UDB_P0_ROUTE_HC25
400f311a a CYREG_UDB_P0_ROUTE_HC26
400f311a a CYREG_UDB_P0_ROUTE_HC26
400f311b a CYREG_UDB_P0_ROUTE_HC27
400f311b a CYREG_UDB_P0_ROUTE_HC27
400f311c a CYREG_UDB_P0_ROUTE_HC28
400f311c a CYREG_UDB_P0_ROUTE_HC28
400f311d a CYREG_UDB_P0_ROUTE_HC29
400f311d a CYREG_UDB_P0_ROUTE_HC29
400f3103 a CYREG_UDB_P0_ROUTE_HC3
400f3103 a CYREG_UDB_P0_ROUTE_HC3
400f311e a CYREG_UDB_P0_ROUTE_HC30
400f311e a CYREG_UDB_P0_ROUTE_HC30
400f311f a CYREG_UDB_P0_ROUTE_HC31
400f311f a CYREG_UDB_P0_ROUTE_HC31
400f3120 a CYREG_UDB_P0_ROUTE_HC32
400f3120 a CYREG_UDB_P0_ROUTE_HC32
400f3121 a CYREG_UDB_P0_ROUTE_HC33
400f3121 a CYREG_UDB_P0_ROUTE_HC33
400f3122 a CYREG_UDB_P0_ROUTE_HC34
400f3122 a CYREG_UDB_P0_ROUTE_HC34
400f3123 a CYREG_UDB_P0_ROUTE_HC35
400f3123 a CYREG_UDB_P0_ROUTE_HC35
400f3124 a CYREG_UDB_P0_ROUTE_HC36
400f3124 a CYREG_UDB_P0_ROUTE_HC36
400f3125 a CYREG_UDB_P0_ROUTE_HC37
400f3125 a CYREG_UDB_P0_ROUTE_HC37
400f3126 a CYREG_UDB_P0_ROUTE_HC38
400f3126 a CYREG_UDB_P0_ROUTE_HC38
400f3127 a CYREG_UDB_P0_ROUTE_HC39
400f3127 a CYREG_UDB_P0_ROUTE_HC39
400f3104 a CYREG_UDB_P0_ROUTE_HC4
400f3104 a CYREG_UDB_P0_ROUTE_HC4
400f3128 a CYREG_UDB_P0_ROUTE_HC40
400f3128 a CYREG_UDB_P0_ROUTE_HC40
400f3129 a CYREG_UDB_P0_ROUTE_HC41
400f3129 a CYREG_UDB_P0_ROUTE_HC41
400f312a a CYREG_UDB_P0_ROUTE_HC42
400f312a a CYREG_UDB_P0_ROUTE_HC42
400f312b a CYREG_UDB_P0_ROUTE_HC43
400f312b a CYREG_UDB_P0_ROUTE_HC43
400f312c a CYREG_UDB_P0_ROUTE_HC44
400f312c a CYREG_UDB_P0_ROUTE_HC44
400f312d a CYREG_UDB_P0_ROUTE_HC45
400f312d a CYREG_UDB_P0_ROUTE_HC45
400f312e a CYREG_UDB_P0_ROUTE_HC46
400f312e a CYREG_UDB_P0_ROUTE_HC46
400f312f a CYREG_UDB_P0_ROUTE_HC47
400f312f a CYREG_UDB_P0_ROUTE_HC47
400f3130 a CYREG_UDB_P0_ROUTE_HC48
400f3130 a CYREG_UDB_P0_ROUTE_HC48
400f3131 a CYREG_UDB_P0_ROUTE_HC49
400f3131 a CYREG_UDB_P0_ROUTE_HC49
400f3105 a CYREG_UDB_P0_ROUTE_HC5
400f3105 a CYREG_UDB_P0_ROUTE_HC5
400f3132 a CYREG_UDB_P0_ROUTE_HC50
400f3132 a CYREG_UDB_P0_ROUTE_HC50
400f3133 a CYREG_UDB_P0_ROUTE_HC51
400f3133 a CYREG_UDB_P0_ROUTE_HC51
400f3134 a CYREG_UDB_P0_ROUTE_HC52
400f3134 a CYREG_UDB_P0_ROUTE_HC52
400f3135 a CYREG_UDB_P0_ROUTE_HC53
400f3135 a CYREG_UDB_P0_ROUTE_HC53
400f3136 a CYREG_UDB_P0_ROUTE_HC54
400f3136 a CYREG_UDB_P0_ROUTE_HC54
400f3137 a CYREG_UDB_P0_ROUTE_HC55
400f3137 a CYREG_UDB_P0_ROUTE_HC55
400f3138 a CYREG_UDB_P0_ROUTE_HC56
400f3138 a CYREG_UDB_P0_ROUTE_HC56
400f3139 a CYREG_UDB_P0_ROUTE_HC57
400f3139 a CYREG_UDB_P0_ROUTE_HC57
400f313a a CYREG_UDB_P0_ROUTE_HC58
400f313a a CYREG_UDB_P0_ROUTE_HC58
400f313b a CYREG_UDB_P0_ROUTE_HC59
400f313b a CYREG_UDB_P0_ROUTE_HC59
400f3106 a CYREG_UDB_P0_ROUTE_HC6
400f3106 a CYREG_UDB_P0_ROUTE_HC6
400f313c a CYREG_UDB_P0_ROUTE_HC60
400f313c a CYREG_UDB_P0_ROUTE_HC60
400f313d a CYREG_UDB_P0_ROUTE_HC61
400f313d a CYREG_UDB_P0_ROUTE_HC61
400f313e a CYREG_UDB_P0_ROUTE_HC62
400f313e a CYREG_UDB_P0_ROUTE_HC62
400f313f a CYREG_UDB_P0_ROUTE_HC63
400f313f a CYREG_UDB_P0_ROUTE_HC63
400f3140 a CYREG_UDB_P0_ROUTE_HC64
400f3140 a CYREG_UDB_P0_ROUTE_HC64
400f3141 a CYREG_UDB_P0_ROUTE_HC65
400f3141 a CYREG_UDB_P0_ROUTE_HC65
400f3142 a CYREG_UDB_P0_ROUTE_HC66
400f3142 a CYREG_UDB_P0_ROUTE_HC66
400f3143 a CYREG_UDB_P0_ROUTE_HC67
400f3143 a CYREG_UDB_P0_ROUTE_HC67
400f3144 a CYREG_UDB_P0_ROUTE_HC68
400f3144 a CYREG_UDB_P0_ROUTE_HC68
400f3145 a CYREG_UDB_P0_ROUTE_HC69
400f3145 a CYREG_UDB_P0_ROUTE_HC69
400f3107 a CYREG_UDB_P0_ROUTE_HC7
400f3107 a CYREG_UDB_P0_ROUTE_HC7
400f3146 a CYREG_UDB_P0_ROUTE_HC70
400f3146 a CYREG_UDB_P0_ROUTE_HC70
400f3147 a CYREG_UDB_P0_ROUTE_HC71
400f3147 a CYREG_UDB_P0_ROUTE_HC71
400f3148 a CYREG_UDB_P0_ROUTE_HC72
400f3148 a CYREG_UDB_P0_ROUTE_HC72
400f3149 a CYREG_UDB_P0_ROUTE_HC73
400f3149 a CYREG_UDB_P0_ROUTE_HC73
400f314a a CYREG_UDB_P0_ROUTE_HC74
400f314a a CYREG_UDB_P0_ROUTE_HC74
400f314b a CYREG_UDB_P0_ROUTE_HC75
400f314b a CYREG_UDB_P0_ROUTE_HC75
400f314c a CYREG_UDB_P0_ROUTE_HC76
400f314c a CYREG_UDB_P0_ROUTE_HC76
400f314d a CYREG_UDB_P0_ROUTE_HC77
400f314d a CYREG_UDB_P0_ROUTE_HC77
400f314e a CYREG_UDB_P0_ROUTE_HC78
400f314e a CYREG_UDB_P0_ROUTE_HC78
400f314f a CYREG_UDB_P0_ROUTE_HC79
400f314f a CYREG_UDB_P0_ROUTE_HC79
400f3108 a CYREG_UDB_P0_ROUTE_HC8
400f3108 a CYREG_UDB_P0_ROUTE_HC8
400f3150 a CYREG_UDB_P0_ROUTE_HC80
400f3150 a CYREG_UDB_P0_ROUTE_HC80
400f3151 a CYREG_UDB_P0_ROUTE_HC81
400f3151 a CYREG_UDB_P0_ROUTE_HC81
400f3152 a CYREG_UDB_P0_ROUTE_HC82
400f3152 a CYREG_UDB_P0_ROUTE_HC82
400f3153 a CYREG_UDB_P0_ROUTE_HC83
400f3153 a CYREG_UDB_P0_ROUTE_HC83
400f3154 a CYREG_UDB_P0_ROUTE_HC84
400f3154 a CYREG_UDB_P0_ROUTE_HC84
400f3155 a CYREG_UDB_P0_ROUTE_HC85
400f3155 a CYREG_UDB_P0_ROUTE_HC85
400f3156 a CYREG_UDB_P0_ROUTE_HC86
400f3156 a CYREG_UDB_P0_ROUTE_HC86
400f3157 a CYREG_UDB_P0_ROUTE_HC87
400f3157 a CYREG_UDB_P0_ROUTE_HC87
400f3158 a CYREG_UDB_P0_ROUTE_HC88
400f3158 a CYREG_UDB_P0_ROUTE_HC88
400f3159 a CYREG_UDB_P0_ROUTE_HC89
400f3159 a CYREG_UDB_P0_ROUTE_HC89
400f3109 a CYREG_UDB_P0_ROUTE_HC9
400f3109 a CYREG_UDB_P0_ROUTE_HC9
400f315a a CYREG_UDB_P0_ROUTE_HC90
400f315a a CYREG_UDB_P0_ROUTE_HC90
400f315b a CYREG_UDB_P0_ROUTE_HC91
400f315b a CYREG_UDB_P0_ROUTE_HC91
400f315c a CYREG_UDB_P0_ROUTE_HC92
400f315c a CYREG_UDB_P0_ROUTE_HC92
400f315d a CYREG_UDB_P0_ROUTE_HC93
400f315d a CYREG_UDB_P0_ROUTE_HC93
400f315e a CYREG_UDB_P0_ROUTE_HC94
400f315e a CYREG_UDB_P0_ROUTE_HC94
400f315f a CYREG_UDB_P0_ROUTE_HC95
400f315f a CYREG_UDB_P0_ROUTE_HC95
400f3160 a CYREG_UDB_P0_ROUTE_HC96
400f3160 a CYREG_UDB_P0_ROUTE_HC96
400f3161 a CYREG_UDB_P0_ROUTE_HC97
400f3161 a CYREG_UDB_P0_ROUTE_HC97
400f3162 a CYREG_UDB_P0_ROUTE_HC98
400f3162 a CYREG_UDB_P0_ROUTE_HC98
400f3163 a CYREG_UDB_P0_ROUTE_HC99
400f3163 a CYREG_UDB_P0_ROUTE_HC99
400f3190 a CYREG_UDB_P0_ROUTE_HS0
400f3190 a CYREG_UDB_P0_ROUTE_HS0
400f3191 a CYREG_UDB_P0_ROUTE_HS1
400f3191 a CYREG_UDB_P0_ROUTE_HS1
400f319a a CYREG_UDB_P0_ROUTE_HS10
400f319a a CYREG_UDB_P0_ROUTE_HS10
400f319b a CYREG_UDB_P0_ROUTE_HS11
400f319b a CYREG_UDB_P0_ROUTE_HS11
400f319c a CYREG_UDB_P0_ROUTE_HS12
400f319c a CYREG_UDB_P0_ROUTE_HS12
400f319d a CYREG_UDB_P0_ROUTE_HS13
400f319d a CYREG_UDB_P0_ROUTE_HS13
400f319e a CYREG_UDB_P0_ROUTE_HS14
400f319e a CYREG_UDB_P0_ROUTE_HS14
400f319f a CYREG_UDB_P0_ROUTE_HS15
400f319f a CYREG_UDB_P0_ROUTE_HS15
400f31a0 a CYREG_UDB_P0_ROUTE_HS16
400f31a0 a CYREG_UDB_P0_ROUTE_HS16
400f31a1 a CYREG_UDB_P0_ROUTE_HS17
400f31a1 a CYREG_UDB_P0_ROUTE_HS17
400f31a2 a CYREG_UDB_P0_ROUTE_HS18
400f31a2 a CYREG_UDB_P0_ROUTE_HS18
400f31a3 a CYREG_UDB_P0_ROUTE_HS19
400f31a3 a CYREG_UDB_P0_ROUTE_HS19
400f3192 a CYREG_UDB_P0_ROUTE_HS2
400f3192 a CYREG_UDB_P0_ROUTE_HS2
400f31a4 a CYREG_UDB_P0_ROUTE_HS20
400f31a4 a CYREG_UDB_P0_ROUTE_HS20
400f31a5 a CYREG_UDB_P0_ROUTE_HS21
400f31a5 a CYREG_UDB_P0_ROUTE_HS21
400f31a6 a CYREG_UDB_P0_ROUTE_HS22
400f31a6 a CYREG_UDB_P0_ROUTE_HS22
400f31a7 a CYREG_UDB_P0_ROUTE_HS23
400f31a7 a CYREG_UDB_P0_ROUTE_HS23
400f3193 a CYREG_UDB_P0_ROUTE_HS3
400f3193 a CYREG_UDB_P0_ROUTE_HS3
400f3194 a CYREG_UDB_P0_ROUTE_HS4
400f3194 a CYREG_UDB_P0_ROUTE_HS4
400f3195 a CYREG_UDB_P0_ROUTE_HS5
400f3195 a CYREG_UDB_P0_ROUTE_HS5
400f3196 a CYREG_UDB_P0_ROUTE_HS6
400f3196 a CYREG_UDB_P0_ROUTE_HS6
400f3197 a CYREG_UDB_P0_ROUTE_HS7
400f3197 a CYREG_UDB_P0_ROUTE_HS7
400f3198 a CYREG_UDB_P0_ROUTE_HS8
400f3198 a CYREG_UDB_P0_ROUTE_HS8
400f3199 a CYREG_UDB_P0_ROUTE_HS9
400f3199 a CYREG_UDB_P0_ROUTE_HS9
400f3180 a CYREG_UDB_P0_ROUTE_HV_L0
400f3180 a CYREG_UDB_P0_ROUTE_HV_L0
400f3181 a CYREG_UDB_P0_ROUTE_HV_L1
400f3181 a CYREG_UDB_P0_ROUTE_HV_L1
400f318a a CYREG_UDB_P0_ROUTE_HV_L10
400f318a a CYREG_UDB_P0_ROUTE_HV_L10
400f318b a CYREG_UDB_P0_ROUTE_HV_L11
400f318b a CYREG_UDB_P0_ROUTE_HV_L11
400f318c a CYREG_UDB_P0_ROUTE_HV_L12
400f318c a CYREG_UDB_P0_ROUTE_HV_L12
400f318d a CYREG_UDB_P0_ROUTE_HV_L13
400f318d a CYREG_UDB_P0_ROUTE_HV_L13
400f318e a CYREG_UDB_P0_ROUTE_HV_L14
400f318e a CYREG_UDB_P0_ROUTE_HV_L14
400f318f a CYREG_UDB_P0_ROUTE_HV_L15
400f318f a CYREG_UDB_P0_ROUTE_HV_L15
400f3182 a CYREG_UDB_P0_ROUTE_HV_L2
400f3182 a CYREG_UDB_P0_ROUTE_HV_L2
400f3183 a CYREG_UDB_P0_ROUTE_HV_L3
400f3183 a CYREG_UDB_P0_ROUTE_HV_L3
400f3184 a CYREG_UDB_P0_ROUTE_HV_L4
400f3184 a CYREG_UDB_P0_ROUTE_HV_L4
400f3185 a CYREG_UDB_P0_ROUTE_HV_L5
400f3185 a CYREG_UDB_P0_ROUTE_HV_L5
400f3186 a CYREG_UDB_P0_ROUTE_HV_L6
400f3186 a CYREG_UDB_P0_ROUTE_HV_L6
400f3187 a CYREG_UDB_P0_ROUTE_HV_L7
400f3187 a CYREG_UDB_P0_ROUTE_HV_L7
400f3188 a CYREG_UDB_P0_ROUTE_HV_L8
400f3188 a CYREG_UDB_P0_ROUTE_HV_L8
400f3189 a CYREG_UDB_P0_ROUTE_HV_L9
400f3189 a CYREG_UDB_P0_ROUTE_HV_L9
400f31a8 a CYREG_UDB_P0_ROUTE_HV_R0
400f31a8 a CYREG_UDB_P0_ROUTE_HV_R0
400f31a9 a CYREG_UDB_P0_ROUTE_HV_R1
400f31a9 a CYREG_UDB_P0_ROUTE_HV_R1
400f31b2 a CYREG_UDB_P0_ROUTE_HV_R10
400f31b2 a CYREG_UDB_P0_ROUTE_HV_R10
400f31b3 a CYREG_UDB_P0_ROUTE_HV_R11
400f31b3 a CYREG_UDB_P0_ROUTE_HV_R11
400f31b4 a CYREG_UDB_P0_ROUTE_HV_R12
400f31b4 a CYREG_UDB_P0_ROUTE_HV_R12
400f31b5 a CYREG_UDB_P0_ROUTE_HV_R13
400f31b5 a CYREG_UDB_P0_ROUTE_HV_R13
400f31b6 a CYREG_UDB_P0_ROUTE_HV_R14
400f31b6 a CYREG_UDB_P0_ROUTE_HV_R14
400f31b7 a CYREG_UDB_P0_ROUTE_HV_R15
400f31b7 a CYREG_UDB_P0_ROUTE_HV_R15
400f31aa a CYREG_UDB_P0_ROUTE_HV_R2
400f31aa a CYREG_UDB_P0_ROUTE_HV_R2
400f31ab a CYREG_UDB_P0_ROUTE_HV_R3
400f31ab a CYREG_UDB_P0_ROUTE_HV_R3
400f31ac a CYREG_UDB_P0_ROUTE_HV_R4
400f31ac a CYREG_UDB_P0_ROUTE_HV_R4
400f31ad a CYREG_UDB_P0_ROUTE_HV_R5
400f31ad a CYREG_UDB_P0_ROUTE_HV_R5
400f31ae a CYREG_UDB_P0_ROUTE_HV_R6
400f31ae a CYREG_UDB_P0_ROUTE_HV_R6
400f31af a CYREG_UDB_P0_ROUTE_HV_R7
400f31af a CYREG_UDB_P0_ROUTE_HV_R7
400f31b0 a CYREG_UDB_P0_ROUTE_HV_R8
400f31b0 a CYREG_UDB_P0_ROUTE_HV_R8
400f31b1 a CYREG_UDB_P0_ROUTE_HV_R9
400f31b1 a CYREG_UDB_P0_ROUTE_HV_R9
400f31c0 a CYREG_UDB_P0_ROUTE_PLD0IN0
400f31c0 a CYREG_UDB_P0_ROUTE_PLD0IN0
400f31c2 a CYREG_UDB_P0_ROUTE_PLD0IN1
400f31c2 a CYREG_UDB_P0_ROUTE_PLD0IN1
400f31c4 a CYREG_UDB_P0_ROUTE_PLD0IN2
400f31c4 a CYREG_UDB_P0_ROUTE_PLD0IN2
400f31ca a CYREG_UDB_P0_ROUTE_PLD1IN0
400f31ca a CYREG_UDB_P0_ROUTE_PLD1IN0
400f31cc a CYREG_UDB_P0_ROUTE_PLD1IN1
400f31cc a CYREG_UDB_P0_ROUTE_PLD1IN1
400f31ce a CYREG_UDB_P0_ROUTE_PLD1IN2
400f31ce a CYREG_UDB_P0_ROUTE_PLD1IN2
400f31de a CYREG_UDB_P0_ROUTE_RCIN
400f31de a CYREG_UDB_P0_ROUTE_RCIN
400f31d6 a CYREG_UDB_P0_ROUTE_SCIN
400f31d6 a CYREG_UDB_P0_ROUTE_SCIN
400f31d8 a CYREG_UDB_P0_ROUTE_SCIOIN
400f31d8 a CYREG_UDB_P0_ROUTE_SCIOIN
400f31e0 a CYREG_UDB_P0_ROUTE_VS0
400f31e0 a CYREG_UDB_P0_ROUTE_VS0
400f31e2 a CYREG_UDB_P0_ROUTE_VS1
400f31e2 a CYREG_UDB_P0_ROUTE_VS1
400f31e4 a CYREG_UDB_P0_ROUTE_VS2
400f31e4 a CYREG_UDB_P0_ROUTE_VS2
400f31e6 a CYREG_UDB_P0_ROUTE_VS3
400f31e6 a CYREG_UDB_P0_ROUTE_VS3
400f31e8 a CYREG_UDB_P0_ROUTE_VS4
400f31e8 a CYREG_UDB_P0_ROUTE_VS4
400f31ea a CYREG_UDB_P0_ROUTE_VS5
400f31ea a CYREG_UDB_P0_ROUTE_VS5
400f31ec a CYREG_UDB_P0_ROUTE_VS6
400f31ec a CYREG_UDB_P0_ROUTE_VS6
400f31ee a CYREG_UDB_P0_ROUTE_VS7
400f31ee a CYREG_UDB_P0_ROUTE_VS7
400f3040 a CYREG_UDB_P0_U0_CFG0
400f3040 a CYREG_UDB_P0_U0_CFG0
400f3041 a CYREG_UDB_P0_U0_CFG1
400f3041 a CYREG_UDB_P0_U0_CFG1
400f304a a CYREG_UDB_P0_U0_CFG10
400f304a a CYREG_UDB_P0_U0_CFG10
400f304b a CYREG_UDB_P0_U0_CFG11
400f304b a CYREG_UDB_P0_U0_CFG11
400f304c a CYREG_UDB_P0_U0_CFG12
400f304c a CYREG_UDB_P0_U0_CFG12
400f304d a CYREG_UDB_P0_U0_CFG13
400f304d a CYREG_UDB_P0_U0_CFG13
400f304e a CYREG_UDB_P0_U0_CFG14
400f304e a CYREG_UDB_P0_U0_CFG14
400f304f a CYREG_UDB_P0_U0_CFG15
400f304f a CYREG_UDB_P0_U0_CFG15
400f3050 a CYREG_UDB_P0_U0_CFG16
400f3050 a CYREG_UDB_P0_U0_CFG16
400f3051 a CYREG_UDB_P0_U0_CFG17
400f3051 a CYREG_UDB_P0_U0_CFG17
400f3052 a CYREG_UDB_P0_U0_CFG18
400f3052 a CYREG_UDB_P0_U0_CFG18
400f3053 a CYREG_UDB_P0_U0_CFG19
400f3053 a CYREG_UDB_P0_U0_CFG19
400f3042 a CYREG_UDB_P0_U0_CFG2
400f3042 a CYREG_UDB_P0_U0_CFG2
400f3054 a CYREG_UDB_P0_U0_CFG20
400f3054 a CYREG_UDB_P0_U0_CFG20
400f3055 a CYREG_UDB_P0_U0_CFG21
400f3055 a CYREG_UDB_P0_U0_CFG21
400f3056 a CYREG_UDB_P0_U0_CFG22
400f3056 a CYREG_UDB_P0_U0_CFG22
400f3057 a CYREG_UDB_P0_U0_CFG23
400f3057 a CYREG_UDB_P0_U0_CFG23
400f3058 a CYREG_UDB_P0_U0_CFG24
400f3058 a CYREG_UDB_P0_U0_CFG24
400f3059 a CYREG_UDB_P0_U0_CFG25
400f3059 a CYREG_UDB_P0_U0_CFG25
400f305a a CYREG_UDB_P0_U0_CFG26
400f305a a CYREG_UDB_P0_U0_CFG26
400f305b a CYREG_UDB_P0_U0_CFG27
400f305b a CYREG_UDB_P0_U0_CFG27
400f305c a CYREG_UDB_P0_U0_CFG28
400f305c a CYREG_UDB_P0_U0_CFG28
400f305d a CYREG_UDB_P0_U0_CFG29
400f305d a CYREG_UDB_P0_U0_CFG29
400f3043 a CYREG_UDB_P0_U0_CFG3
400f3043 a CYREG_UDB_P0_U0_CFG3
400f305e a CYREG_UDB_P0_U0_CFG30
400f305e a CYREG_UDB_P0_U0_CFG30
400f305f a CYREG_UDB_P0_U0_CFG31
400f305f a CYREG_UDB_P0_U0_CFG31
400f3044 a CYREG_UDB_P0_U0_CFG4
400f3044 a CYREG_UDB_P0_U0_CFG4
400f3045 a CYREG_UDB_P0_U0_CFG5
400f3045 a CYREG_UDB_P0_U0_CFG5
400f3046 a CYREG_UDB_P0_U0_CFG6
400f3046 a CYREG_UDB_P0_U0_CFG6
400f3047 a CYREG_UDB_P0_U0_CFG7
400f3047 a CYREG_UDB_P0_U0_CFG7
400f3048 a CYREG_UDB_P0_U0_CFG8
400f3048 a CYREG_UDB_P0_U0_CFG8
400f3049 a CYREG_UDB_P0_U0_CFG9
400f3049 a CYREG_UDB_P0_U0_CFG9
400f3060 a CYREG_UDB_P0_U0_DCFG0
400f3060 a CYREG_UDB_P0_U0_DCFG0
400f3062 a CYREG_UDB_P0_U0_DCFG1
400f3062 a CYREG_UDB_P0_U0_DCFG1
400f3064 a CYREG_UDB_P0_U0_DCFG2
400f3064 a CYREG_UDB_P0_U0_DCFG2
400f3066 a CYREG_UDB_P0_U0_DCFG3
400f3066 a CYREG_UDB_P0_U0_DCFG3
400f3068 a CYREG_UDB_P0_U0_DCFG4
400f3068 a CYREG_UDB_P0_U0_DCFG4
400f306a a CYREG_UDB_P0_U0_DCFG5
400f306a a CYREG_UDB_P0_U0_DCFG5
400f306c a CYREG_UDB_P0_U0_DCFG6
400f306c a CYREG_UDB_P0_U0_DCFG6
400f306e a CYREG_UDB_P0_U0_DCFG7
400f306e a CYREG_UDB_P0_U0_DCFG7
400f3000 a CYREG_UDB_P0_U0_PLD_IT0
400f3000 a CYREG_UDB_P0_U0_PLD_IT0
400f3004 a CYREG_UDB_P0_U0_PLD_IT1
400f3004 a CYREG_UDB_P0_U0_PLD_IT1
400f3028 a CYREG_UDB_P0_U0_PLD_IT10
400f3028 a CYREG_UDB_P0_U0_PLD_IT10
400f302c a CYREG_UDB_P0_U0_PLD_IT11
400f302c a CYREG_UDB_P0_U0_PLD_IT11
400f3008 a CYREG_UDB_P0_U0_PLD_IT2
400f3008 a CYREG_UDB_P0_U0_PLD_IT2
400f300c a CYREG_UDB_P0_U0_PLD_IT3
400f300c a CYREG_UDB_P0_U0_PLD_IT3
400f3010 a CYREG_UDB_P0_U0_PLD_IT4
400f3010 a CYREG_UDB_P0_U0_PLD_IT4
400f3014 a CYREG_UDB_P0_U0_PLD_IT5
400f3014 a CYREG_UDB_P0_U0_PLD_IT5
400f3018 a CYREG_UDB_P0_U0_PLD_IT6
400f3018 a CYREG_UDB_P0_U0_PLD_IT6
400f301c a CYREG_UDB_P0_U0_PLD_IT7
400f301c a CYREG_UDB_P0_U0_PLD_IT7
400f3020 a CYREG_UDB_P0_U0_PLD_IT8
400f3020 a CYREG_UDB_P0_U0_PLD_IT8
400f3024 a CYREG_UDB_P0_U0_PLD_IT9
400f3024 a CYREG_UDB_P0_U0_PLD_IT9
400f303e a CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS
400f303e a CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS
400f3038 a CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST
400f3038 a CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST
400f303a a CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB
400f303a a CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB
400f303c a CYREG_UDB_P0_U0_PLD_MC_SET_RESET
400f303c a CYREG_UDB_P0_U0_PLD_MC_SET_RESET
400f3030 a CYREG_UDB_P0_U0_PLD_ORT0
400f3030 a CYREG_UDB_P0_U0_PLD_ORT0
400f3032 a CYREG_UDB_P0_U0_PLD_ORT1
400f3032 a CYREG_UDB_P0_U0_PLD_ORT1
400f3034 a CYREG_UDB_P0_U0_PLD_ORT2
400f3034 a CYREG_UDB_P0_U0_PLD_ORT2
400f3036 a CYREG_UDB_P0_U0_PLD_ORT3
400f3036 a CYREG_UDB_P0_U0_PLD_ORT3
400f30c0 a CYREG_UDB_P0_U1_CFG0
400f30c0 a CYREG_UDB_P0_U1_CFG0
400f30c1 a CYREG_UDB_P0_U1_CFG1
400f30c1 a CYREG_UDB_P0_U1_CFG1
400f30ca a CYREG_UDB_P0_U1_CFG10
400f30ca a CYREG_UDB_P0_U1_CFG10
400f30cb a CYREG_UDB_P0_U1_CFG11
400f30cb a CYREG_UDB_P0_U1_CFG11
400f30cc a CYREG_UDB_P0_U1_CFG12
400f30cc a CYREG_UDB_P0_U1_CFG12
400f30cd a CYREG_UDB_P0_U1_CFG13
400f30cd a CYREG_UDB_P0_U1_CFG13
400f30ce a CYREG_UDB_P0_U1_CFG14
400f30ce a CYREG_UDB_P0_U1_CFG14
400f30cf a CYREG_UDB_P0_U1_CFG15
400f30cf a CYREG_UDB_P0_U1_CFG15
400f30d0 a CYREG_UDB_P0_U1_CFG16
400f30d0 a CYREG_UDB_P0_U1_CFG16
400f30d1 a CYREG_UDB_P0_U1_CFG17
400f30d1 a CYREG_UDB_P0_U1_CFG17
400f30d2 a CYREG_UDB_P0_U1_CFG18
400f30d2 a CYREG_UDB_P0_U1_CFG18
400f30d3 a CYREG_UDB_P0_U1_CFG19
400f30d3 a CYREG_UDB_P0_U1_CFG19
400f30c2 a CYREG_UDB_P0_U1_CFG2
400f30c2 a CYREG_UDB_P0_U1_CFG2
400f30d4 a CYREG_UDB_P0_U1_CFG20
400f30d4 a CYREG_UDB_P0_U1_CFG20
400f30d5 a CYREG_UDB_P0_U1_CFG21
400f30d5 a CYREG_UDB_P0_U1_CFG21
400f30d6 a CYREG_UDB_P0_U1_CFG22
400f30d6 a CYREG_UDB_P0_U1_CFG22
400f30d7 a CYREG_UDB_P0_U1_CFG23
400f30d7 a CYREG_UDB_P0_U1_CFG23
400f30d8 a CYREG_UDB_P0_U1_CFG24
400f30d8 a CYREG_UDB_P0_U1_CFG24
400f30d9 a CYREG_UDB_P0_U1_CFG25
400f30d9 a CYREG_UDB_P0_U1_CFG25
400f30da a CYREG_UDB_P0_U1_CFG26
400f30da a CYREG_UDB_P0_U1_CFG26
400f30db a CYREG_UDB_P0_U1_CFG27
400f30db a CYREG_UDB_P0_U1_CFG27
400f30dc a CYREG_UDB_P0_U1_CFG28
400f30dc a CYREG_UDB_P0_U1_CFG28
400f30dd a CYREG_UDB_P0_U1_CFG29
400f30dd a CYREG_UDB_P0_U1_CFG29
400f30c3 a CYREG_UDB_P0_U1_CFG3
400f30c3 a CYREG_UDB_P0_U1_CFG3
400f30de a CYREG_UDB_P0_U1_CFG30
400f30de a CYREG_UDB_P0_U1_CFG30
400f30df a CYREG_UDB_P0_U1_CFG31
400f30df a CYREG_UDB_P0_U1_CFG31
400f30c4 a CYREG_UDB_P0_U1_CFG4
400f30c4 a CYREG_UDB_P0_U1_CFG4
400f30c5 a CYREG_UDB_P0_U1_CFG5
400f30c5 a CYREG_UDB_P0_U1_CFG5
400f30c6 a CYREG_UDB_P0_U1_CFG6
400f30c6 a CYREG_UDB_P0_U1_CFG6
400f30c7 a CYREG_UDB_P0_U1_CFG7
400f30c7 a CYREG_UDB_P0_U1_CFG7
400f30c8 a CYREG_UDB_P0_U1_CFG8
400f30c8 a CYREG_UDB_P0_U1_CFG8
400f30c9 a CYREG_UDB_P0_U1_CFG9
400f30c9 a CYREG_UDB_P0_U1_CFG9
400f30e0 a CYREG_UDB_P0_U1_DCFG0
400f30e0 a CYREG_UDB_P0_U1_DCFG0
400f30e2 a CYREG_UDB_P0_U1_DCFG1
400f30e2 a CYREG_UDB_P0_U1_DCFG1
400f30e4 a CYREG_UDB_P0_U1_DCFG2
400f30e4 a CYREG_UDB_P0_U1_DCFG2
400f30e6 a CYREG_UDB_P0_U1_DCFG3
400f30e6 a CYREG_UDB_P0_U1_DCFG3
400f30e8 a CYREG_UDB_P0_U1_DCFG4
400f30e8 a CYREG_UDB_P0_U1_DCFG4
400f30ea a CYREG_UDB_P0_U1_DCFG5
400f30ea a CYREG_UDB_P0_U1_DCFG5
400f30ec a CYREG_UDB_P0_U1_DCFG6
400f30ec a CYREG_UDB_P0_U1_DCFG6
400f30ee a CYREG_UDB_P0_U1_DCFG7
400f30ee a CYREG_UDB_P0_U1_DCFG7
400f3080 a CYREG_UDB_P0_U1_PLD_IT0
400f3080 a CYREG_UDB_P0_U1_PLD_IT0
400f3084 a CYREG_UDB_P0_U1_PLD_IT1
400f3084 a CYREG_UDB_P0_U1_PLD_IT1
400f30a8 a CYREG_UDB_P0_U1_PLD_IT10
400f30a8 a CYREG_UDB_P0_U1_PLD_IT10
400f30ac a CYREG_UDB_P0_U1_PLD_IT11
400f30ac a CYREG_UDB_P0_U1_PLD_IT11
400f3088 a CYREG_UDB_P0_U1_PLD_IT2
400f3088 a CYREG_UDB_P0_U1_PLD_IT2
400f308c a CYREG_UDB_P0_U1_PLD_IT3
400f308c a CYREG_UDB_P0_U1_PLD_IT3
400f3090 a CYREG_UDB_P0_U1_PLD_IT4
400f3090 a CYREG_UDB_P0_U1_PLD_IT4
400f3094 a CYREG_UDB_P0_U1_PLD_IT5
400f3094 a CYREG_UDB_P0_U1_PLD_IT5
400f3098 a CYREG_UDB_P0_U1_PLD_IT6
400f3098 a CYREG_UDB_P0_U1_PLD_IT6
400f309c a CYREG_UDB_P0_U1_PLD_IT7
400f309c a CYREG_UDB_P0_U1_PLD_IT7
400f30a0 a CYREG_UDB_P0_U1_PLD_IT8
400f30a0 a CYREG_UDB_P0_U1_PLD_IT8
400f30a4 a CYREG_UDB_P0_U1_PLD_IT9
400f30a4 a CYREG_UDB_P0_U1_PLD_IT9
400f30be a CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS
400f30be a CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS
400f30b8 a CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST
400f30b8 a CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST
400f30ba a CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB
400f30ba a CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB
400f30bc a CYREG_UDB_P0_U1_PLD_MC_SET_RESET
400f30bc a CYREG_UDB_P0_U1_PLD_MC_SET_RESET
400f30b0 a CYREG_UDB_P0_U1_PLD_ORT0
400f30b0 a CYREG_UDB_P0_U1_PLD_ORT0
400f30b2 a CYREG_UDB_P0_U1_PLD_ORT1
400f30b2 a CYREG_UDB_P0_U1_PLD_ORT1
400f30b4 a CYREG_UDB_P0_U1_PLD_ORT2
400f30b4 a CYREG_UDB_P0_U1_PLD_ORT2
400f30b6 a CYREG_UDB_P0_U1_PLD_ORT3
400f30b6 a CYREG_UDB_P0_U1_PLD_ORT3
400f33d0 a CYREG_UDB_P1_ROUTE_DPIN0
400f33d0 a CYREG_UDB_P1_ROUTE_DPIN0
400f33d2 a CYREG_UDB_P1_ROUTE_DPIN1
400f33d2 a CYREG_UDB_P1_ROUTE_DPIN1
400f3300 a CYREG_UDB_P1_ROUTE_HC0
400f3300 a CYREG_UDB_P1_ROUTE_HC0
400f3301 a CYREG_UDB_P1_ROUTE_HC1
400f3301 a CYREG_UDB_P1_ROUTE_HC1
400f330a a CYREG_UDB_P1_ROUTE_HC10
400f330a a CYREG_UDB_P1_ROUTE_HC10
400f3364 a CYREG_UDB_P1_ROUTE_HC100
400f3364 a CYREG_UDB_P1_ROUTE_HC100
400f3365 a CYREG_UDB_P1_ROUTE_HC101
400f3365 a CYREG_UDB_P1_ROUTE_HC101
400f3366 a CYREG_UDB_P1_ROUTE_HC102
400f3366 a CYREG_UDB_P1_ROUTE_HC102
400f3367 a CYREG_UDB_P1_ROUTE_HC103
400f3367 a CYREG_UDB_P1_ROUTE_HC103
400f3368 a CYREG_UDB_P1_ROUTE_HC104
400f3368 a CYREG_UDB_P1_ROUTE_HC104
400f3369 a CYREG_UDB_P1_ROUTE_HC105
400f3369 a CYREG_UDB_P1_ROUTE_HC105
400f336a a CYREG_UDB_P1_ROUTE_HC106
400f336a a CYREG_UDB_P1_ROUTE_HC106
400f336b a CYREG_UDB_P1_ROUTE_HC107
400f336b a CYREG_UDB_P1_ROUTE_HC107
400f336c a CYREG_UDB_P1_ROUTE_HC108
400f336c a CYREG_UDB_P1_ROUTE_HC108
400f336d a CYREG_UDB_P1_ROUTE_HC109
400f336d a CYREG_UDB_P1_ROUTE_HC109
400f330b a CYREG_UDB_P1_ROUTE_HC11
400f330b a CYREG_UDB_P1_ROUTE_HC11
400f336e a CYREG_UDB_P1_ROUTE_HC110
400f336e a CYREG_UDB_P1_ROUTE_HC110
400f336f a CYREG_UDB_P1_ROUTE_HC111
400f336f a CYREG_UDB_P1_ROUTE_HC111
400f3370 a CYREG_UDB_P1_ROUTE_HC112
400f3370 a CYREG_UDB_P1_ROUTE_HC112
400f3371 a CYREG_UDB_P1_ROUTE_HC113
400f3371 a CYREG_UDB_P1_ROUTE_HC113
400f3372 a CYREG_UDB_P1_ROUTE_HC114
400f3372 a CYREG_UDB_P1_ROUTE_HC114
400f3373 a CYREG_UDB_P1_ROUTE_HC115
400f3373 a CYREG_UDB_P1_ROUTE_HC115
400f3374 a CYREG_UDB_P1_ROUTE_HC116
400f3374 a CYREG_UDB_P1_ROUTE_HC116
400f3375 a CYREG_UDB_P1_ROUTE_HC117
400f3375 a CYREG_UDB_P1_ROUTE_HC117
400f3376 a CYREG_UDB_P1_ROUTE_HC118
400f3376 a CYREG_UDB_P1_ROUTE_HC118
400f3377 a CYREG_UDB_P1_ROUTE_HC119
400f3377 a CYREG_UDB_P1_ROUTE_HC119
400f330c a CYREG_UDB_P1_ROUTE_HC12
400f330c a CYREG_UDB_P1_ROUTE_HC12
400f3378 a CYREG_UDB_P1_ROUTE_HC120
400f3378 a CYREG_UDB_P1_ROUTE_HC120
400f3379 a CYREG_UDB_P1_ROUTE_HC121
400f3379 a CYREG_UDB_P1_ROUTE_HC121
400f337a a CYREG_UDB_P1_ROUTE_HC122
400f337a a CYREG_UDB_P1_ROUTE_HC122
400f337b a CYREG_UDB_P1_ROUTE_HC123
400f337b a CYREG_UDB_P1_ROUTE_HC123
400f337c a CYREG_UDB_P1_ROUTE_HC124
400f337c a CYREG_UDB_P1_ROUTE_HC124
400f337d a CYREG_UDB_P1_ROUTE_HC125
400f337d a CYREG_UDB_P1_ROUTE_HC125
400f337e a CYREG_UDB_P1_ROUTE_HC126
400f337e a CYREG_UDB_P1_ROUTE_HC126
400f337f a CYREG_UDB_P1_ROUTE_HC127
400f337f a CYREG_UDB_P1_ROUTE_HC127
400f330d a CYREG_UDB_P1_ROUTE_HC13
400f330d a CYREG_UDB_P1_ROUTE_HC13
400f330e a CYREG_UDB_P1_ROUTE_HC14
400f330e a CYREG_UDB_P1_ROUTE_HC14
400f330f a CYREG_UDB_P1_ROUTE_HC15
400f330f a CYREG_UDB_P1_ROUTE_HC15
400f3310 a CYREG_UDB_P1_ROUTE_HC16
400f3310 a CYREG_UDB_P1_ROUTE_HC16
400f3311 a CYREG_UDB_P1_ROUTE_HC17
400f3311 a CYREG_UDB_P1_ROUTE_HC17
400f3312 a CYREG_UDB_P1_ROUTE_HC18
400f3312 a CYREG_UDB_P1_ROUTE_HC18
400f3313 a CYREG_UDB_P1_ROUTE_HC19
400f3313 a CYREG_UDB_P1_ROUTE_HC19
400f3302 a CYREG_UDB_P1_ROUTE_HC2
400f3302 a CYREG_UDB_P1_ROUTE_HC2
400f3314 a CYREG_UDB_P1_ROUTE_HC20
400f3314 a CYREG_UDB_P1_ROUTE_HC20
400f3315 a CYREG_UDB_P1_ROUTE_HC21
400f3315 a CYREG_UDB_P1_ROUTE_HC21
400f3316 a CYREG_UDB_P1_ROUTE_HC22
400f3316 a CYREG_UDB_P1_ROUTE_HC22
400f3317 a CYREG_UDB_P1_ROUTE_HC23
400f3317 a CYREG_UDB_P1_ROUTE_HC23
400f3318 a CYREG_UDB_P1_ROUTE_HC24
400f3318 a CYREG_UDB_P1_ROUTE_HC24
400f3319 a CYREG_UDB_P1_ROUTE_HC25
400f3319 a CYREG_UDB_P1_ROUTE_HC25
400f331a a CYREG_UDB_P1_ROUTE_HC26
400f331a a CYREG_UDB_P1_ROUTE_HC26
400f331b a CYREG_UDB_P1_ROUTE_HC27
400f331b a CYREG_UDB_P1_ROUTE_HC27
400f331c a CYREG_UDB_P1_ROUTE_HC28
400f331c a CYREG_UDB_P1_ROUTE_HC28
400f331d a CYREG_UDB_P1_ROUTE_HC29
400f331d a CYREG_UDB_P1_ROUTE_HC29
400f3303 a CYREG_UDB_P1_ROUTE_HC3
400f3303 a CYREG_UDB_P1_ROUTE_HC3
400f331e a CYREG_UDB_P1_ROUTE_HC30
400f331e a CYREG_UDB_P1_ROUTE_HC30
400f331f a CYREG_UDB_P1_ROUTE_HC31
400f331f a CYREG_UDB_P1_ROUTE_HC31
400f3320 a CYREG_UDB_P1_ROUTE_HC32
400f3320 a CYREG_UDB_P1_ROUTE_HC32
400f3321 a CYREG_UDB_P1_ROUTE_HC33
400f3321 a CYREG_UDB_P1_ROUTE_HC33
400f3322 a CYREG_UDB_P1_ROUTE_HC34
400f3322 a CYREG_UDB_P1_ROUTE_HC34
400f3323 a CYREG_UDB_P1_ROUTE_HC35
400f3323 a CYREG_UDB_P1_ROUTE_HC35
400f3324 a CYREG_UDB_P1_ROUTE_HC36
400f3324 a CYREG_UDB_P1_ROUTE_HC36
400f3325 a CYREG_UDB_P1_ROUTE_HC37
400f3325 a CYREG_UDB_P1_ROUTE_HC37
400f3326 a CYREG_UDB_P1_ROUTE_HC38
400f3326 a CYREG_UDB_P1_ROUTE_HC38
400f3327 a CYREG_UDB_P1_ROUTE_HC39
400f3327 a CYREG_UDB_P1_ROUTE_HC39
400f3304 a CYREG_UDB_P1_ROUTE_HC4
400f3304 a CYREG_UDB_P1_ROUTE_HC4
400f3328 a CYREG_UDB_P1_ROUTE_HC40
400f3328 a CYREG_UDB_P1_ROUTE_HC40
400f3329 a CYREG_UDB_P1_ROUTE_HC41
400f3329 a CYREG_UDB_P1_ROUTE_HC41
400f332a a CYREG_UDB_P1_ROUTE_HC42
400f332a a CYREG_UDB_P1_ROUTE_HC42
400f332b a CYREG_UDB_P1_ROUTE_HC43
400f332b a CYREG_UDB_P1_ROUTE_HC43
400f332c a CYREG_UDB_P1_ROUTE_HC44
400f332c a CYREG_UDB_P1_ROUTE_HC44
400f332d a CYREG_UDB_P1_ROUTE_HC45
400f332d a CYREG_UDB_P1_ROUTE_HC45
400f332e a CYREG_UDB_P1_ROUTE_HC46
400f332e a CYREG_UDB_P1_ROUTE_HC46
400f332f a CYREG_UDB_P1_ROUTE_HC47
400f332f a CYREG_UDB_P1_ROUTE_HC47
400f3330 a CYREG_UDB_P1_ROUTE_HC48
400f3330 a CYREG_UDB_P1_ROUTE_HC48
400f3331 a CYREG_UDB_P1_ROUTE_HC49
400f3331 a CYREG_UDB_P1_ROUTE_HC49
400f3305 a CYREG_UDB_P1_ROUTE_HC5
400f3305 a CYREG_UDB_P1_ROUTE_HC5
400f3332 a CYREG_UDB_P1_ROUTE_HC50
400f3332 a CYREG_UDB_P1_ROUTE_HC50
400f3333 a CYREG_UDB_P1_ROUTE_HC51
400f3333 a CYREG_UDB_P1_ROUTE_HC51
400f3334 a CYREG_UDB_P1_ROUTE_HC52
400f3334 a CYREG_UDB_P1_ROUTE_HC52
400f3335 a CYREG_UDB_P1_ROUTE_HC53
400f3335 a CYREG_UDB_P1_ROUTE_HC53
400f3336 a CYREG_UDB_P1_ROUTE_HC54
400f3336 a CYREG_UDB_P1_ROUTE_HC54
400f3337 a CYREG_UDB_P1_ROUTE_HC55
400f3337 a CYREG_UDB_P1_ROUTE_HC55
400f3338 a CYREG_UDB_P1_ROUTE_HC56
400f3338 a CYREG_UDB_P1_ROUTE_HC56
400f3339 a CYREG_UDB_P1_ROUTE_HC57
400f3339 a CYREG_UDB_P1_ROUTE_HC57
400f333a a CYREG_UDB_P1_ROUTE_HC58
400f333a a CYREG_UDB_P1_ROUTE_HC58
400f333b a CYREG_UDB_P1_ROUTE_HC59
400f333b a CYREG_UDB_P1_ROUTE_HC59
400f3306 a CYREG_UDB_P1_ROUTE_HC6
400f3306 a CYREG_UDB_P1_ROUTE_HC6
400f333c a CYREG_UDB_P1_ROUTE_HC60
400f333c a CYREG_UDB_P1_ROUTE_HC60
400f333d a CYREG_UDB_P1_ROUTE_HC61
400f333d a CYREG_UDB_P1_ROUTE_HC61
400f333e a CYREG_UDB_P1_ROUTE_HC62
400f333e a CYREG_UDB_P1_ROUTE_HC62
400f333f a CYREG_UDB_P1_ROUTE_HC63
400f333f a CYREG_UDB_P1_ROUTE_HC63
400f3340 a CYREG_UDB_P1_ROUTE_HC64
400f3340 a CYREG_UDB_P1_ROUTE_HC64
400f3341 a CYREG_UDB_P1_ROUTE_HC65
400f3341 a CYREG_UDB_P1_ROUTE_HC65
400f3342 a CYREG_UDB_P1_ROUTE_HC66
400f3342 a CYREG_UDB_P1_ROUTE_HC66
400f3343 a CYREG_UDB_P1_ROUTE_HC67
400f3343 a CYREG_UDB_P1_ROUTE_HC67
400f3344 a CYREG_UDB_P1_ROUTE_HC68
400f3344 a CYREG_UDB_P1_ROUTE_HC68
400f3345 a CYREG_UDB_P1_ROUTE_HC69
400f3345 a CYREG_UDB_P1_ROUTE_HC69
400f3307 a CYREG_UDB_P1_ROUTE_HC7
400f3307 a CYREG_UDB_P1_ROUTE_HC7
400f3346 a CYREG_UDB_P1_ROUTE_HC70
400f3346 a CYREG_UDB_P1_ROUTE_HC70
400f3347 a CYREG_UDB_P1_ROUTE_HC71
400f3347 a CYREG_UDB_P1_ROUTE_HC71
400f3348 a CYREG_UDB_P1_ROUTE_HC72
400f3348 a CYREG_UDB_P1_ROUTE_HC72
400f3349 a CYREG_UDB_P1_ROUTE_HC73
400f3349 a CYREG_UDB_P1_ROUTE_HC73
400f334a a CYREG_UDB_P1_ROUTE_HC74
400f334a a CYREG_UDB_P1_ROUTE_HC74
400f334b a CYREG_UDB_P1_ROUTE_HC75
400f334b a CYREG_UDB_P1_ROUTE_HC75
400f334c a CYREG_UDB_P1_ROUTE_HC76
400f334c a CYREG_UDB_P1_ROUTE_HC76
400f334d a CYREG_UDB_P1_ROUTE_HC77
400f334d a CYREG_UDB_P1_ROUTE_HC77
400f334e a CYREG_UDB_P1_ROUTE_HC78
400f334e a CYREG_UDB_P1_ROUTE_HC78
400f334f a CYREG_UDB_P1_ROUTE_HC79
400f334f a CYREG_UDB_P1_ROUTE_HC79
400f3308 a CYREG_UDB_P1_ROUTE_HC8
400f3308 a CYREG_UDB_P1_ROUTE_HC8
400f3350 a CYREG_UDB_P1_ROUTE_HC80
400f3350 a CYREG_UDB_P1_ROUTE_HC80
400f3351 a CYREG_UDB_P1_ROUTE_HC81
400f3351 a CYREG_UDB_P1_ROUTE_HC81
400f3352 a CYREG_UDB_P1_ROUTE_HC82
400f3352 a CYREG_UDB_P1_ROUTE_HC82
400f3353 a CYREG_UDB_P1_ROUTE_HC83
400f3353 a CYREG_UDB_P1_ROUTE_HC83
400f3354 a CYREG_UDB_P1_ROUTE_HC84
400f3354 a CYREG_UDB_P1_ROUTE_HC84
400f3355 a CYREG_UDB_P1_ROUTE_HC85
400f3355 a CYREG_UDB_P1_ROUTE_HC85
400f3356 a CYREG_UDB_P1_ROUTE_HC86
400f3356 a CYREG_UDB_P1_ROUTE_HC86
400f3357 a CYREG_UDB_P1_ROUTE_HC87
400f3357 a CYREG_UDB_P1_ROUTE_HC87
400f3358 a CYREG_UDB_P1_ROUTE_HC88
400f3358 a CYREG_UDB_P1_ROUTE_HC88
400f3359 a CYREG_UDB_P1_ROUTE_HC89
400f3359 a CYREG_UDB_P1_ROUTE_HC89
400f3309 a CYREG_UDB_P1_ROUTE_HC9
400f3309 a CYREG_UDB_P1_ROUTE_HC9
400f335a a CYREG_UDB_P1_ROUTE_HC90
400f335a a CYREG_UDB_P1_ROUTE_HC90
400f335b a CYREG_UDB_P1_ROUTE_HC91
400f335b a CYREG_UDB_P1_ROUTE_HC91
400f335c a CYREG_UDB_P1_ROUTE_HC92
400f335c a CYREG_UDB_P1_ROUTE_HC92
400f335d a CYREG_UDB_P1_ROUTE_HC93
400f335d a CYREG_UDB_P1_ROUTE_HC93
400f335e a CYREG_UDB_P1_ROUTE_HC94
400f335e a CYREG_UDB_P1_ROUTE_HC94
400f335f a CYREG_UDB_P1_ROUTE_HC95
400f335f a CYREG_UDB_P1_ROUTE_HC95
400f3360 a CYREG_UDB_P1_ROUTE_HC96
400f3360 a CYREG_UDB_P1_ROUTE_HC96
400f3361 a CYREG_UDB_P1_ROUTE_HC97
400f3361 a CYREG_UDB_P1_ROUTE_HC97
400f3362 a CYREG_UDB_P1_ROUTE_HC98
400f3362 a CYREG_UDB_P1_ROUTE_HC98
400f3363 a CYREG_UDB_P1_ROUTE_HC99
400f3363 a CYREG_UDB_P1_ROUTE_HC99
400f3390 a CYREG_UDB_P1_ROUTE_HS0
400f3390 a CYREG_UDB_P1_ROUTE_HS0
400f3391 a CYREG_UDB_P1_ROUTE_HS1
400f3391 a CYREG_UDB_P1_ROUTE_HS1
400f339a a CYREG_UDB_P1_ROUTE_HS10
400f339a a CYREG_UDB_P1_ROUTE_HS10
400f339b a CYREG_UDB_P1_ROUTE_HS11
400f339b a CYREG_UDB_P1_ROUTE_HS11
400f339c a CYREG_UDB_P1_ROUTE_HS12
400f339c a CYREG_UDB_P1_ROUTE_HS12
400f339d a CYREG_UDB_P1_ROUTE_HS13
400f339d a CYREG_UDB_P1_ROUTE_HS13
400f339e a CYREG_UDB_P1_ROUTE_HS14
400f339e a CYREG_UDB_P1_ROUTE_HS14
400f339f a CYREG_UDB_P1_ROUTE_HS15
400f339f a CYREG_UDB_P1_ROUTE_HS15
400f33a0 a CYREG_UDB_P1_ROUTE_HS16
400f33a0 a CYREG_UDB_P1_ROUTE_HS16
400f33a1 a CYREG_UDB_P1_ROUTE_HS17
400f33a1 a CYREG_UDB_P1_ROUTE_HS17
400f33a2 a CYREG_UDB_P1_ROUTE_HS18
400f33a2 a CYREG_UDB_P1_ROUTE_HS18
400f33a3 a CYREG_UDB_P1_ROUTE_HS19
400f33a3 a CYREG_UDB_P1_ROUTE_HS19
400f3392 a CYREG_UDB_P1_ROUTE_HS2
400f3392 a CYREG_UDB_P1_ROUTE_HS2
400f33a4 a CYREG_UDB_P1_ROUTE_HS20
400f33a4 a CYREG_UDB_P1_ROUTE_HS20
400f33a5 a CYREG_UDB_P1_ROUTE_HS21
400f33a5 a CYREG_UDB_P1_ROUTE_HS21
400f33a6 a CYREG_UDB_P1_ROUTE_HS22
400f33a6 a CYREG_UDB_P1_ROUTE_HS22
400f33a7 a CYREG_UDB_P1_ROUTE_HS23
400f33a7 a CYREG_UDB_P1_ROUTE_HS23
400f3393 a CYREG_UDB_P1_ROUTE_HS3
400f3393 a CYREG_UDB_P1_ROUTE_HS3
400f3394 a CYREG_UDB_P1_ROUTE_HS4
400f3394 a CYREG_UDB_P1_ROUTE_HS4
400f3395 a CYREG_UDB_P1_ROUTE_HS5
400f3395 a CYREG_UDB_P1_ROUTE_HS5
400f3396 a CYREG_UDB_P1_ROUTE_HS6
400f3396 a CYREG_UDB_P1_ROUTE_HS6
400f3397 a CYREG_UDB_P1_ROUTE_HS7
400f3397 a CYREG_UDB_P1_ROUTE_HS7
400f3398 a CYREG_UDB_P1_ROUTE_HS8
400f3398 a CYREG_UDB_P1_ROUTE_HS8
400f3399 a CYREG_UDB_P1_ROUTE_HS9
400f3399 a CYREG_UDB_P1_ROUTE_HS9
400f3380 a CYREG_UDB_P1_ROUTE_HV_L0
400f3380 a CYREG_UDB_P1_ROUTE_HV_L0
400f3381 a CYREG_UDB_P1_ROUTE_HV_L1
400f3381 a CYREG_UDB_P1_ROUTE_HV_L1
400f338a a CYREG_UDB_P1_ROUTE_HV_L10
400f338a a CYREG_UDB_P1_ROUTE_HV_L10
400f338b a CYREG_UDB_P1_ROUTE_HV_L11
400f338b a CYREG_UDB_P1_ROUTE_HV_L11
400f338c a CYREG_UDB_P1_ROUTE_HV_L12
400f338c a CYREG_UDB_P1_ROUTE_HV_L12
400f338d a CYREG_UDB_P1_ROUTE_HV_L13
400f338d a CYREG_UDB_P1_ROUTE_HV_L13
400f338e a CYREG_UDB_P1_ROUTE_HV_L14
400f338e a CYREG_UDB_P1_ROUTE_HV_L14
400f338f a CYREG_UDB_P1_ROUTE_HV_L15
400f338f a CYREG_UDB_P1_ROUTE_HV_L15
400f3382 a CYREG_UDB_P1_ROUTE_HV_L2
400f3382 a CYREG_UDB_P1_ROUTE_HV_L2
400f3383 a CYREG_UDB_P1_ROUTE_HV_L3
400f3383 a CYREG_UDB_P1_ROUTE_HV_L3
400f3384 a CYREG_UDB_P1_ROUTE_HV_L4
400f3384 a CYREG_UDB_P1_ROUTE_HV_L4
400f3385 a CYREG_UDB_P1_ROUTE_HV_L5
400f3385 a CYREG_UDB_P1_ROUTE_HV_L5
400f3386 a CYREG_UDB_P1_ROUTE_HV_L6
400f3386 a CYREG_UDB_P1_ROUTE_HV_L6
400f3387 a CYREG_UDB_P1_ROUTE_HV_L7
400f3387 a CYREG_UDB_P1_ROUTE_HV_L7
400f3388 a CYREG_UDB_P1_ROUTE_HV_L8
400f3388 a CYREG_UDB_P1_ROUTE_HV_L8
400f3389 a CYREG_UDB_P1_ROUTE_HV_L9
400f3389 a CYREG_UDB_P1_ROUTE_HV_L9
400f33a8 a CYREG_UDB_P1_ROUTE_HV_R0
400f33a8 a CYREG_UDB_P1_ROUTE_HV_R0
400f33a9 a CYREG_UDB_P1_ROUTE_HV_R1
400f33a9 a CYREG_UDB_P1_ROUTE_HV_R1
400f33b2 a CYREG_UDB_P1_ROUTE_HV_R10
400f33b2 a CYREG_UDB_P1_ROUTE_HV_R10
400f33b3 a CYREG_UDB_P1_ROUTE_HV_R11
400f33b3 a CYREG_UDB_P1_ROUTE_HV_R11
400f33b4 a CYREG_UDB_P1_ROUTE_HV_R12
400f33b4 a CYREG_UDB_P1_ROUTE_HV_R12
400f33b5 a CYREG_UDB_P1_ROUTE_HV_R13
400f33b5 a CYREG_UDB_P1_ROUTE_HV_R13
400f33b6 a CYREG_UDB_P1_ROUTE_HV_R14
400f33b6 a CYREG_UDB_P1_ROUTE_HV_R14
400f33b7 a CYREG_UDB_P1_ROUTE_HV_R15
400f33b7 a CYREG_UDB_P1_ROUTE_HV_R15
400f33aa a CYREG_UDB_P1_ROUTE_HV_R2
400f33aa a CYREG_UDB_P1_ROUTE_HV_R2
400f33ab a CYREG_UDB_P1_ROUTE_HV_R3
400f33ab a CYREG_UDB_P1_ROUTE_HV_R3
400f33ac a CYREG_UDB_P1_ROUTE_HV_R4
400f33ac a CYREG_UDB_P1_ROUTE_HV_R4
400f33ad a CYREG_UDB_P1_ROUTE_HV_R5
400f33ad a CYREG_UDB_P1_ROUTE_HV_R5
400f33ae a CYREG_UDB_P1_ROUTE_HV_R6
400f33ae a CYREG_UDB_P1_ROUTE_HV_R6
400f33af a CYREG_UDB_P1_ROUTE_HV_R7
400f33af a CYREG_UDB_P1_ROUTE_HV_R7
400f33b0 a CYREG_UDB_P1_ROUTE_HV_R8
400f33b0 a CYREG_UDB_P1_ROUTE_HV_R8
400f33b1 a CYREG_UDB_P1_ROUTE_HV_R9
400f33b1 a CYREG_UDB_P1_ROUTE_HV_R9
400f33c0 a CYREG_UDB_P1_ROUTE_PLD0IN0
400f33c0 a CYREG_UDB_P1_ROUTE_PLD0IN0
400f33c2 a CYREG_UDB_P1_ROUTE_PLD0IN1
400f33c2 a CYREG_UDB_P1_ROUTE_PLD0IN1
400f33c4 a CYREG_UDB_P1_ROUTE_PLD0IN2
400f33c4 a CYREG_UDB_P1_ROUTE_PLD0IN2
400f33ca a CYREG_UDB_P1_ROUTE_PLD1IN0
400f33ca a CYREG_UDB_P1_ROUTE_PLD1IN0
400f33cc a CYREG_UDB_P1_ROUTE_PLD1IN1
400f33cc a CYREG_UDB_P1_ROUTE_PLD1IN1
400f33ce a CYREG_UDB_P1_ROUTE_PLD1IN2
400f33ce a CYREG_UDB_P1_ROUTE_PLD1IN2
400f33de a CYREG_UDB_P1_ROUTE_RCIN
400f33de a CYREG_UDB_P1_ROUTE_RCIN
400f33d6 a CYREG_UDB_P1_ROUTE_SCIN
400f33d6 a CYREG_UDB_P1_ROUTE_SCIN
400f33d8 a CYREG_UDB_P1_ROUTE_SCIOIN
400f33d8 a CYREG_UDB_P1_ROUTE_SCIOIN
400f33e0 a CYREG_UDB_P1_ROUTE_VS0
400f33e0 a CYREG_UDB_P1_ROUTE_VS0
400f33e2 a CYREG_UDB_P1_ROUTE_VS1
400f33e2 a CYREG_UDB_P1_ROUTE_VS1
400f33e4 a CYREG_UDB_P1_ROUTE_VS2
400f33e4 a CYREG_UDB_P1_ROUTE_VS2
400f33e6 a CYREG_UDB_P1_ROUTE_VS3
400f33e6 a CYREG_UDB_P1_ROUTE_VS3
400f33e8 a CYREG_UDB_P1_ROUTE_VS4
400f33e8 a CYREG_UDB_P1_ROUTE_VS4
400f33ea a CYREG_UDB_P1_ROUTE_VS5
400f33ea a CYREG_UDB_P1_ROUTE_VS5
400f33ec a CYREG_UDB_P1_ROUTE_VS6
400f33ec a CYREG_UDB_P1_ROUTE_VS6
400f33ee a CYREG_UDB_P1_ROUTE_VS7
400f33ee a CYREG_UDB_P1_ROUTE_VS7
400f3240 a CYREG_UDB_P1_U0_CFG0
400f3240 a CYREG_UDB_P1_U0_CFG0
400f3241 a CYREG_UDB_P1_U0_CFG1
400f3241 a CYREG_UDB_P1_U0_CFG1
400f324a a CYREG_UDB_P1_U0_CFG10
400f324a a CYREG_UDB_P1_U0_CFG10
400f324b a CYREG_UDB_P1_U0_CFG11
400f324b a CYREG_UDB_P1_U0_CFG11
400f324c a CYREG_UDB_P1_U0_CFG12
400f324c a CYREG_UDB_P1_U0_CFG12
400f324d a CYREG_UDB_P1_U0_CFG13
400f324d a CYREG_UDB_P1_U0_CFG13
400f324e a CYREG_UDB_P1_U0_CFG14
400f324e a CYREG_UDB_P1_U0_CFG14
400f324f a CYREG_UDB_P1_U0_CFG15
400f324f a CYREG_UDB_P1_U0_CFG15
400f3250 a CYREG_UDB_P1_U0_CFG16
400f3250 a CYREG_UDB_P1_U0_CFG16
400f3251 a CYREG_UDB_P1_U0_CFG17
400f3251 a CYREG_UDB_P1_U0_CFG17
400f3252 a CYREG_UDB_P1_U0_CFG18
400f3252 a CYREG_UDB_P1_U0_CFG18
400f3253 a CYREG_UDB_P1_U0_CFG19
400f3253 a CYREG_UDB_P1_U0_CFG19
400f3242 a CYREG_UDB_P1_U0_CFG2
400f3242 a CYREG_UDB_P1_U0_CFG2
400f3254 a CYREG_UDB_P1_U0_CFG20
400f3254 a CYREG_UDB_P1_U0_CFG20
400f3255 a CYREG_UDB_P1_U0_CFG21
400f3255 a CYREG_UDB_P1_U0_CFG21
400f3256 a CYREG_UDB_P1_U0_CFG22
400f3256 a CYREG_UDB_P1_U0_CFG22
400f3257 a CYREG_UDB_P1_U0_CFG23
400f3257 a CYREG_UDB_P1_U0_CFG23
400f3258 a CYREG_UDB_P1_U0_CFG24
400f3258 a CYREG_UDB_P1_U0_CFG24
400f3259 a CYREG_UDB_P1_U0_CFG25
400f3259 a CYREG_UDB_P1_U0_CFG25
400f325a a CYREG_UDB_P1_U0_CFG26
400f325a a CYREG_UDB_P1_U0_CFG26
400f325b a CYREG_UDB_P1_U0_CFG27
400f325b a CYREG_UDB_P1_U0_CFG27
400f325c a CYREG_UDB_P1_U0_CFG28
400f325c a CYREG_UDB_P1_U0_CFG28
400f325d a CYREG_UDB_P1_U0_CFG29
400f325d a CYREG_UDB_P1_U0_CFG29
400f3243 a CYREG_UDB_P1_U0_CFG3
400f3243 a CYREG_UDB_P1_U0_CFG3
400f325e a CYREG_UDB_P1_U0_CFG30
400f325e a CYREG_UDB_P1_U0_CFG30
400f325f a CYREG_UDB_P1_U0_CFG31
400f325f a CYREG_UDB_P1_U0_CFG31
400f3244 a CYREG_UDB_P1_U0_CFG4
400f3244 a CYREG_UDB_P1_U0_CFG4
400f3245 a CYREG_UDB_P1_U0_CFG5
400f3245 a CYREG_UDB_P1_U0_CFG5
400f3246 a CYREG_UDB_P1_U0_CFG6
400f3246 a CYREG_UDB_P1_U0_CFG6
400f3247 a CYREG_UDB_P1_U0_CFG7
400f3247 a CYREG_UDB_P1_U0_CFG7
400f3248 a CYREG_UDB_P1_U0_CFG8
400f3248 a CYREG_UDB_P1_U0_CFG8
400f3249 a CYREG_UDB_P1_U0_CFG9
400f3249 a CYREG_UDB_P1_U0_CFG9
400f3260 a CYREG_UDB_P1_U0_DCFG0
400f3260 a CYREG_UDB_P1_U0_DCFG0
400f3262 a CYREG_UDB_P1_U0_DCFG1
400f3262 a CYREG_UDB_P1_U0_DCFG1
400f3264 a CYREG_UDB_P1_U0_DCFG2
400f3264 a CYREG_UDB_P1_U0_DCFG2
400f3266 a CYREG_UDB_P1_U0_DCFG3
400f3266 a CYREG_UDB_P1_U0_DCFG3
400f3268 a CYREG_UDB_P1_U0_DCFG4
400f3268 a CYREG_UDB_P1_U0_DCFG4
400f326a a CYREG_UDB_P1_U0_DCFG5
400f326a a CYREG_UDB_P1_U0_DCFG5
400f326c a CYREG_UDB_P1_U0_DCFG6
400f326c a CYREG_UDB_P1_U0_DCFG6
400f326e a CYREG_UDB_P1_U0_DCFG7
400f326e a CYREG_UDB_P1_U0_DCFG7
400f3200 a CYREG_UDB_P1_U0_PLD_IT0
400f3200 a CYREG_UDB_P1_U0_PLD_IT0
400f3204 a CYREG_UDB_P1_U0_PLD_IT1
400f3204 a CYREG_UDB_P1_U0_PLD_IT1
400f3228 a CYREG_UDB_P1_U0_PLD_IT10
400f3228 a CYREG_UDB_P1_U0_PLD_IT10
400f322c a CYREG_UDB_P1_U0_PLD_IT11
400f322c a CYREG_UDB_P1_U0_PLD_IT11
400f3208 a CYREG_UDB_P1_U0_PLD_IT2
400f3208 a CYREG_UDB_P1_U0_PLD_IT2
400f320c a CYREG_UDB_P1_U0_PLD_IT3
400f320c a CYREG_UDB_P1_U0_PLD_IT3
400f3210 a CYREG_UDB_P1_U0_PLD_IT4
400f3210 a CYREG_UDB_P1_U0_PLD_IT4
400f3214 a CYREG_UDB_P1_U0_PLD_IT5
400f3214 a CYREG_UDB_P1_U0_PLD_IT5
400f3218 a CYREG_UDB_P1_U0_PLD_IT6
400f3218 a CYREG_UDB_P1_U0_PLD_IT6
400f321c a CYREG_UDB_P1_U0_PLD_IT7
400f321c a CYREG_UDB_P1_U0_PLD_IT7
400f3220 a CYREG_UDB_P1_U0_PLD_IT8
400f3220 a CYREG_UDB_P1_U0_PLD_IT8
400f3224 a CYREG_UDB_P1_U0_PLD_IT9
400f3224 a CYREG_UDB_P1_U0_PLD_IT9
400f323e a CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS
400f323e a CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS
400f3238 a CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST
400f3238 a CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST
400f323a a CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB
400f323a a CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB
400f323c a CYREG_UDB_P1_U0_PLD_MC_SET_RESET
400f323c a CYREG_UDB_P1_U0_PLD_MC_SET_RESET
400f3230 a CYREG_UDB_P1_U0_PLD_ORT0
400f3230 a CYREG_UDB_P1_U0_PLD_ORT0
400f3232 a CYREG_UDB_P1_U0_PLD_ORT1
400f3232 a CYREG_UDB_P1_U0_PLD_ORT1
400f3234 a CYREG_UDB_P1_U0_PLD_ORT2
400f3234 a CYREG_UDB_P1_U0_PLD_ORT2
400f3236 a CYREG_UDB_P1_U0_PLD_ORT3
400f3236 a CYREG_UDB_P1_U0_PLD_ORT3
400f32c0 a CYREG_UDB_P1_U1_CFG0
400f32c0 a CYREG_UDB_P1_U1_CFG0
400f32c1 a CYREG_UDB_P1_U1_CFG1
400f32c1 a CYREG_UDB_P1_U1_CFG1
400f32ca a CYREG_UDB_P1_U1_CFG10
400f32ca a CYREG_UDB_P1_U1_CFG10
400f32cb a CYREG_UDB_P1_U1_CFG11
400f32cb a CYREG_UDB_P1_U1_CFG11
400f32cc a CYREG_UDB_P1_U1_CFG12
400f32cc a CYREG_UDB_P1_U1_CFG12
400f32cd a CYREG_UDB_P1_U1_CFG13
400f32cd a CYREG_UDB_P1_U1_CFG13
400f32ce a CYREG_UDB_P1_U1_CFG14
400f32ce a CYREG_UDB_P1_U1_CFG14
400f32cf a CYREG_UDB_P1_U1_CFG15
400f32cf a CYREG_UDB_P1_U1_CFG15
400f32d0 a CYREG_UDB_P1_U1_CFG16
400f32d0 a CYREG_UDB_P1_U1_CFG16
400f32d1 a CYREG_UDB_P1_U1_CFG17
400f32d1 a CYREG_UDB_P1_U1_CFG17
400f32d2 a CYREG_UDB_P1_U1_CFG18
400f32d2 a CYREG_UDB_P1_U1_CFG18
400f32d3 a CYREG_UDB_P1_U1_CFG19
400f32d3 a CYREG_UDB_P1_U1_CFG19
400f32c2 a CYREG_UDB_P1_U1_CFG2
400f32c2 a CYREG_UDB_P1_U1_CFG2
400f32d4 a CYREG_UDB_P1_U1_CFG20
400f32d4 a CYREG_UDB_P1_U1_CFG20
400f32d5 a CYREG_UDB_P1_U1_CFG21
400f32d5 a CYREG_UDB_P1_U1_CFG21
400f32d6 a CYREG_UDB_P1_U1_CFG22
400f32d6 a CYREG_UDB_P1_U1_CFG22
400f32d7 a CYREG_UDB_P1_U1_CFG23
400f32d7 a CYREG_UDB_P1_U1_CFG23
400f32d8 a CYREG_UDB_P1_U1_CFG24
400f32d8 a CYREG_UDB_P1_U1_CFG24
400f32d9 a CYREG_UDB_P1_U1_CFG25
400f32d9 a CYREG_UDB_P1_U1_CFG25
400f32da a CYREG_UDB_P1_U1_CFG26
400f32da a CYREG_UDB_P1_U1_CFG26
400f32db a CYREG_UDB_P1_U1_CFG27
400f32db a CYREG_UDB_P1_U1_CFG27
400f32dc a CYREG_UDB_P1_U1_CFG28
400f32dc a CYREG_UDB_P1_U1_CFG28
400f32dd a CYREG_UDB_P1_U1_CFG29
400f32dd a CYREG_UDB_P1_U1_CFG29
400f32c3 a CYREG_UDB_P1_U1_CFG3
400f32c3 a CYREG_UDB_P1_U1_CFG3
400f32de a CYREG_UDB_P1_U1_CFG30
400f32de a CYREG_UDB_P1_U1_CFG30
400f32df a CYREG_UDB_P1_U1_CFG31
400f32df a CYREG_UDB_P1_U1_CFG31
400f32c4 a CYREG_UDB_P1_U1_CFG4
400f32c4 a CYREG_UDB_P1_U1_CFG4
400f32c5 a CYREG_UDB_P1_U1_CFG5
400f32c5 a CYREG_UDB_P1_U1_CFG5
400f32c6 a CYREG_UDB_P1_U1_CFG6
400f32c6 a CYREG_UDB_P1_U1_CFG6
400f32c7 a CYREG_UDB_P1_U1_CFG7
400f32c7 a CYREG_UDB_P1_U1_CFG7
400f32c8 a CYREG_UDB_P1_U1_CFG8
400f32c8 a CYREG_UDB_P1_U1_CFG8
400f32c9 a CYREG_UDB_P1_U1_CFG9
400f32c9 a CYREG_UDB_P1_U1_CFG9
400f32e0 a CYREG_UDB_P1_U1_DCFG0
400f32e0 a CYREG_UDB_P1_U1_DCFG0
400f32e2 a CYREG_UDB_P1_U1_DCFG1
400f32e2 a CYREG_UDB_P1_U1_DCFG1
400f32e4 a CYREG_UDB_P1_U1_DCFG2
400f32e4 a CYREG_UDB_P1_U1_DCFG2
400f32e6 a CYREG_UDB_P1_U1_DCFG3
400f32e6 a CYREG_UDB_P1_U1_DCFG3
400f32e8 a CYREG_UDB_P1_U1_DCFG4
400f32e8 a CYREG_UDB_P1_U1_DCFG4
400f32ea a CYREG_UDB_P1_U1_DCFG5
400f32ea a CYREG_UDB_P1_U1_DCFG5
400f32ec a CYREG_UDB_P1_U1_DCFG6
400f32ec a CYREG_UDB_P1_U1_DCFG6
400f32ee a CYREG_UDB_P1_U1_DCFG7
400f32ee a CYREG_UDB_P1_U1_DCFG7
400f3280 a CYREG_UDB_P1_U1_PLD_IT0
400f3280 a CYREG_UDB_P1_U1_PLD_IT0
400f3284 a CYREG_UDB_P1_U1_PLD_IT1
400f3284 a CYREG_UDB_P1_U1_PLD_IT1
400f32a8 a CYREG_UDB_P1_U1_PLD_IT10
400f32a8 a CYREG_UDB_P1_U1_PLD_IT10
400f32ac a CYREG_UDB_P1_U1_PLD_IT11
400f32ac a CYREG_UDB_P1_U1_PLD_IT11
400f3288 a CYREG_UDB_P1_U1_PLD_IT2
400f3288 a CYREG_UDB_P1_U1_PLD_IT2
400f328c a CYREG_UDB_P1_U1_PLD_IT3
400f328c a CYREG_UDB_P1_U1_PLD_IT3
400f3290 a CYREG_UDB_P1_U1_PLD_IT4
400f3290 a CYREG_UDB_P1_U1_PLD_IT4
400f3294 a CYREG_UDB_P1_U1_PLD_IT5
400f3294 a CYREG_UDB_P1_U1_PLD_IT5
400f3298 a CYREG_UDB_P1_U1_PLD_IT6
400f3298 a CYREG_UDB_P1_U1_PLD_IT6
400f329c a CYREG_UDB_P1_U1_PLD_IT7
400f329c a CYREG_UDB_P1_U1_PLD_IT7
400f32a0 a CYREG_UDB_P1_U1_PLD_IT8
400f32a0 a CYREG_UDB_P1_U1_PLD_IT8
400f32a4 a CYREG_UDB_P1_U1_PLD_IT9
400f32a4 a CYREG_UDB_P1_U1_PLD_IT9
400f32be a CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS
400f32be a CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS
400f32b8 a CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST
400f32b8 a CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST
400f32ba a CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB
400f32ba a CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB
400f32bc a CYREG_UDB_P1_U1_PLD_MC_SET_RESET
400f32bc a CYREG_UDB_P1_U1_PLD_MC_SET_RESET
400f32b0 a CYREG_UDB_P1_U1_PLD_ORT0
400f32b0 a CYREG_UDB_P1_U1_PLD_ORT0
400f32b2 a CYREG_UDB_P1_U1_PLD_ORT1
400f32b2 a CYREG_UDB_P1_U1_PLD_ORT1
400f32b4 a CYREG_UDB_P1_U1_PLD_ORT2
400f32b4 a CYREG_UDB_P1_U1_PLD_ORT2
400f32b6 a CYREG_UDB_P1_U1_PLD_ORT3
400f32b6 a CYREG_UDB_P1_U1_PLD_ORT3
400f5000 a CYREG_UDB_PA0_CFG0
400f5000 a CYREG_UDB_PA0_CFG0
400f5001 a CYREG_UDB_PA0_CFG1
400f5001 a CYREG_UDB_PA0_CFG1
400f500a a CYREG_UDB_PA0_CFG10
400f500a a CYREG_UDB_PA0_CFG10
400f500b a CYREG_UDB_PA0_CFG11
400f500b a CYREG_UDB_PA0_CFG11
400f500c a CYREG_UDB_PA0_CFG12
400f500c a CYREG_UDB_PA0_CFG12
400f500d a CYREG_UDB_PA0_CFG13
400f500d a CYREG_UDB_PA0_CFG13
400f500e a CYREG_UDB_PA0_CFG14
400f500e a CYREG_UDB_PA0_CFG14
400f5002 a CYREG_UDB_PA0_CFG2
400f5002 a CYREG_UDB_PA0_CFG2
400f5003 a CYREG_UDB_PA0_CFG3
400f5003 a CYREG_UDB_PA0_CFG3
400f5004 a CYREG_UDB_PA0_CFG4
400f5004 a CYREG_UDB_PA0_CFG4
400f5005 a CYREG_UDB_PA0_CFG5
400f5005 a CYREG_UDB_PA0_CFG5
400f5006 a CYREG_UDB_PA0_CFG6
400f5006 a CYREG_UDB_PA0_CFG6
400f5007 a CYREG_UDB_PA0_CFG7
400f5007 a CYREG_UDB_PA0_CFG7
400f5008 a CYREG_UDB_PA0_CFG8
400f5008 a CYREG_UDB_PA0_CFG8
400f5009 a CYREG_UDB_PA0_CFG9
400f5009 a CYREG_UDB_PA0_CFG9
400f5010 a CYREG_UDB_PA1_CFG0
400f5010 a CYREG_UDB_PA1_CFG0
400f5011 a CYREG_UDB_PA1_CFG1
400f5011 a CYREG_UDB_PA1_CFG1
400f501a a CYREG_UDB_PA1_CFG10
400f501a a CYREG_UDB_PA1_CFG10
400f501b a CYREG_UDB_PA1_CFG11
400f501b a CYREG_UDB_PA1_CFG11
400f501c a CYREG_UDB_PA1_CFG12
400f501c a CYREG_UDB_PA1_CFG12
400f501d a CYREG_UDB_PA1_CFG13
400f501d a CYREG_UDB_PA1_CFG13
400f501e a CYREG_UDB_PA1_CFG14
400f501e a CYREG_UDB_PA1_CFG14
400f5012 a CYREG_UDB_PA1_CFG2
400f5012 a CYREG_UDB_PA1_CFG2
400f5013 a CYREG_UDB_PA1_CFG3
400f5013 a CYREG_UDB_PA1_CFG3
400f5014 a CYREG_UDB_PA1_CFG4
400f5014 a CYREG_UDB_PA1_CFG4
400f5015 a CYREG_UDB_PA1_CFG5
400f5015 a CYREG_UDB_PA1_CFG5
400f5016 a CYREG_UDB_PA1_CFG6
400f5016 a CYREG_UDB_PA1_CFG6
400f5017 a CYREG_UDB_PA1_CFG7
400f5017 a CYREG_UDB_PA1_CFG7
400f5018 a CYREG_UDB_PA1_CFG8
400f5018 a CYREG_UDB_PA1_CFG8
400f5019 a CYREG_UDB_PA1_CFG9
400f5019 a CYREG_UDB_PA1_CFG9
400f5020 a CYREG_UDB_PA2_CFG0
400f5020 a CYREG_UDB_PA2_CFG0
400f5021 a CYREG_UDB_PA2_CFG1
400f5021 a CYREG_UDB_PA2_CFG1
400f502a a CYREG_UDB_PA2_CFG10
400f502a a CYREG_UDB_PA2_CFG10
400f502b a CYREG_UDB_PA2_CFG11
400f502b a CYREG_UDB_PA2_CFG11
400f502c a CYREG_UDB_PA2_CFG12
400f502c a CYREG_UDB_PA2_CFG12
400f502d a CYREG_UDB_PA2_CFG13
400f502d a CYREG_UDB_PA2_CFG13
400f502e a CYREG_UDB_PA2_CFG14
400f502e a CYREG_UDB_PA2_CFG14
400f5022 a CYREG_UDB_PA2_CFG2
400f5022 a CYREG_UDB_PA2_CFG2
400f5023 a CYREG_UDB_PA2_CFG3
400f5023 a CYREG_UDB_PA2_CFG3
400f5024 a CYREG_UDB_PA2_CFG4
400f5024 a CYREG_UDB_PA2_CFG4
400f5025 a CYREG_UDB_PA2_CFG5
400f5025 a CYREG_UDB_PA2_CFG5
400f5026 a CYREG_UDB_PA2_CFG6
400f5026 a CYREG_UDB_PA2_CFG6
400f5027 a CYREG_UDB_PA2_CFG7
400f5027 a CYREG_UDB_PA2_CFG7
400f5028 a CYREG_UDB_PA2_CFG8
400f5028 a CYREG_UDB_PA2_CFG8
400f5029 a CYREG_UDB_PA2_CFG9
400f5029 a CYREG_UDB_PA2_CFG9
400f5030 a CYREG_UDB_PA3_CFG0
400f5030 a CYREG_UDB_PA3_CFG0
400f5031 a CYREG_UDB_PA3_CFG1
400f5031 a CYREG_UDB_PA3_CFG1
400f503a a CYREG_UDB_PA3_CFG10
400f503a a CYREG_UDB_PA3_CFG10
400f503b a CYREG_UDB_PA3_CFG11
400f503b a CYREG_UDB_PA3_CFG11
400f503c a CYREG_UDB_PA3_CFG12
400f503c a CYREG_UDB_PA3_CFG12
400f503d a CYREG_UDB_PA3_CFG13
400f503d a CYREG_UDB_PA3_CFG13
400f503e a CYREG_UDB_PA3_CFG14
400f503e a CYREG_UDB_PA3_CFG14
400f5032 a CYREG_UDB_PA3_CFG2
400f5032 a CYREG_UDB_PA3_CFG2
400f5033 a CYREG_UDB_PA3_CFG3
400f5033 a CYREG_UDB_PA3_CFG3
400f5034 a CYREG_UDB_PA3_CFG4
400f5034 a CYREG_UDB_PA3_CFG4
400f5035 a CYREG_UDB_PA3_CFG5
400f5035 a CYREG_UDB_PA3_CFG5
400f5036 a CYREG_UDB_PA3_CFG6
400f5036 a CYREG_UDB_PA3_CFG6
400f5037 a CYREG_UDB_PA3_CFG7
400f5037 a CYREG_UDB_PA3_CFG7
400f5038 a CYREG_UDB_PA3_CFG8
400f5038 a CYREG_UDB_PA3_CFG8
400f5039 a CYREG_UDB_PA3_CFG9
400f5039 a CYREG_UDB_PA3_CFG9
400f7000 a CYREG_UDB_UDBIF_BANK_CTL
400f7000 a CYREG_UDB_UDBIF_BANK_CTL
400f701c a CYREG_UDB_UDBIF_INT_CLK_CTL
400f701c a CYREG_UDB_UDBIF_INT_CLK_CTL
400f7001 a CYREG_UDB_UDBIF_WAIT_CFG
400f7001 a CYREG_UDB_UDBIF_WAIT_CFG
400f1000 a CYREG_UDB_W16_A0_00
400f1000 a CYREG_UDB_W16_A0_00
400f1002 a CYREG_UDB_W16_A0_01
400f1002 a CYREG_UDB_W16_A0_01
400f1004 a CYREG_UDB_W16_A0_02
400f1004 a CYREG_UDB_W16_A0_02
400f1000 a CYREG_UDB_W16_A00
400f1000 a CYREG_UDB_W16_A00
400f1002 a CYREG_UDB_W16_A01
400f1002 a CYREG_UDB_W16_A01
400f1004 a CYREG_UDB_W16_A02
400f1004 a CYREG_UDB_W16_A02
400f1020 a CYREG_UDB_W16_A1_00
400f1020 a CYREG_UDB_W16_A1_00
400f1022 a CYREG_UDB_W16_A1_01
400f1022 a CYREG_UDB_W16_A1_01
400f1024 a CYREG_UDB_W16_A1_02
400f1024 a CYREG_UDB_W16_A1_02
400f1020 a CYREG_UDB_W16_A10
400f1020 a CYREG_UDB_W16_A10
400f1022 a CYREG_UDB_W16_A11
400f1022 a CYREG_UDB_W16_A11
400f1024 a CYREG_UDB_W16_A12
400f1024 a CYREG_UDB_W16_A12
400f1120 a CYREG_UDB_W16_ACTL_00
400f1120 a CYREG_UDB_W16_ACTL_00
400f1122 a CYREG_UDB_W16_ACTL_01
400f1122 a CYREG_UDB_W16_ACTL_01
400f1124 a CYREG_UDB_W16_ACTL_02
400f1124 a CYREG_UDB_W16_ACTL_02
400f1120 a CYREG_UDB_W16_ACTL0
400f1120 a CYREG_UDB_W16_ACTL0
400f1122 a CYREG_UDB_W16_ACTL1
400f1122 a CYREG_UDB_W16_ACTL1
400f1124 a CYREG_UDB_W16_ACTL2
400f1124 a CYREG_UDB_W16_ACTL2
400f10e0 a CYREG_UDB_W16_CTL_00
400f10e0 a CYREG_UDB_W16_CTL_00
400f10e2 a CYREG_UDB_W16_CTL_01
400f10e2 a CYREG_UDB_W16_CTL_01
400f10e4 a CYREG_UDB_W16_CTL_02
400f10e4 a CYREG_UDB_W16_CTL_02
400f10e0 a CYREG_UDB_W16_CTL0
400f10e0 a CYREG_UDB_W16_CTL0
400f10e2 a CYREG_UDB_W16_CTL1
400f10e2 a CYREG_UDB_W16_CTL1
400f10e4 a CYREG_UDB_W16_CTL2
400f10e4 a CYREG_UDB_W16_CTL2
400f1040 a CYREG_UDB_W16_D0_00
400f1040 a CYREG_UDB_W16_D0_00
400f1042 a CYREG_UDB_W16_D0_01
400f1042 a CYREG_UDB_W16_D0_01
400f1044 a CYREG_UDB_W16_D0_02
400f1044 a CYREG_UDB_W16_D0_02
400f1040 a CYREG_UDB_W16_D00
400f1040 a CYREG_UDB_W16_D00
400f1042 a CYREG_UDB_W16_D01
400f1042 a CYREG_UDB_W16_D01
400f1044 a CYREG_UDB_W16_D02
400f1044 a CYREG_UDB_W16_D02
400f1060 a CYREG_UDB_W16_D1_00
400f1060 a CYREG_UDB_W16_D1_00
400f1062 a CYREG_UDB_W16_D1_01
400f1062 a CYREG_UDB_W16_D1_01
400f1064 a CYREG_UDB_W16_D1_02
400f1064 a CYREG_UDB_W16_D1_02
400f1060 a CYREG_UDB_W16_D10
400f1060 a CYREG_UDB_W16_D10
400f1062 a CYREG_UDB_W16_D11
400f1062 a CYREG_UDB_W16_D11
400f1064 a CYREG_UDB_W16_D12
400f1064 a CYREG_UDB_W16_D12
400f1080 a CYREG_UDB_W16_F0_00
400f1080 a CYREG_UDB_W16_F0_00
400f1082 a CYREG_UDB_W16_F0_01
400f1082 a CYREG_UDB_W16_F0_01
400f1084 a CYREG_UDB_W16_F0_02
400f1084 a CYREG_UDB_W16_F0_02
400f1080 a CYREG_UDB_W16_F00
400f1080 a CYREG_UDB_W16_F00
400f1082 a CYREG_UDB_W16_F01
400f1082 a CYREG_UDB_W16_F01
400f1084 a CYREG_UDB_W16_F02
400f1084 a CYREG_UDB_W16_F02
400f10a0 a CYREG_UDB_W16_F1_00
400f10a0 a CYREG_UDB_W16_F1_00
400f10a2 a CYREG_UDB_W16_F1_01
400f10a2 a CYREG_UDB_W16_F1_01
400f10a4 a CYREG_UDB_W16_F1_02
400f10a4 a CYREG_UDB_W16_F1_02
400f10a0 a CYREG_UDB_W16_F10
400f10a0 a CYREG_UDB_W16_F10
400f10a2 a CYREG_UDB_W16_F11
400f10a2 a CYREG_UDB_W16_F11
400f10a4 a CYREG_UDB_W16_F12
400f10a4 a CYREG_UDB_W16_F12
400f1140 a CYREG_UDB_W16_MC_00
400f1140 a CYREG_UDB_W16_MC_00
400f1142 a CYREG_UDB_W16_MC_01
400f1142 a CYREG_UDB_W16_MC_01
400f1144 a CYREG_UDB_W16_MC_02
400f1144 a CYREG_UDB_W16_MC_02
400f1140 a CYREG_UDB_W16_MC0
400f1140 a CYREG_UDB_W16_MC0
400f1142 a CYREG_UDB_W16_MC1
400f1142 a CYREG_UDB_W16_MC1
400f1144 a CYREG_UDB_W16_MC2
400f1144 a CYREG_UDB_W16_MC2
400f1100 a CYREG_UDB_W16_MSK_00
400f1100 a CYREG_UDB_W16_MSK_00
400f1102 a CYREG_UDB_W16_MSK_01
400f1102 a CYREG_UDB_W16_MSK_01
400f1104 a CYREG_UDB_W16_MSK_02
400f1104 a CYREG_UDB_W16_MSK_02
400f1100 a CYREG_UDB_W16_MSK0
400f1100 a CYREG_UDB_W16_MSK0
400f1102 a CYREG_UDB_W16_MSK1
400f1102 a CYREG_UDB_W16_MSK1
400f1104 a CYREG_UDB_W16_MSK2
400f1104 a CYREG_UDB_W16_MSK2
400f10c0 a CYREG_UDB_W16_ST_00
400f10c0 a CYREG_UDB_W16_ST_00
400f10c2 a CYREG_UDB_W16_ST_01
400f10c2 a CYREG_UDB_W16_ST_01
400f10c4 a CYREG_UDB_W16_ST_02
400f10c4 a CYREG_UDB_W16_ST_02
400f10c0 a CYREG_UDB_W16_ST0
400f10c0 a CYREG_UDB_W16_ST0
400f10c2 a CYREG_UDB_W16_ST1
400f10c2 a CYREG_UDB_W16_ST1
400f10c4 a CYREG_UDB_W16_ST2
400f10c4 a CYREG_UDB_W16_ST2
400f2000 a CYREG_UDB_W32_A0
400f2000 a CYREG_UDB_W32_A0
400f2000 a CYREG_UDB_W32_A0_00
400f2000 a CYREG_UDB_W32_A0_00
400f2040 a CYREG_UDB_W32_A1
400f2040 a CYREG_UDB_W32_A1
400f2040 a CYREG_UDB_W32_A1_00
400f2040 a CYREG_UDB_W32_A1_00
400f2240 a CYREG_UDB_W32_ACTL
400f2240 a CYREG_UDB_W32_ACTL
400f2240 a CYREG_UDB_W32_ACTL_00
400f2240 a CYREG_UDB_W32_ACTL_00
400f21c0 a CYREG_UDB_W32_CTL
400f21c0 a CYREG_UDB_W32_CTL
400f21c0 a CYREG_UDB_W32_CTL_00
400f21c0 a CYREG_UDB_W32_CTL_00
400f2080 a CYREG_UDB_W32_D0
400f2080 a CYREG_UDB_W32_D0
400f2080 a CYREG_UDB_W32_D0_00
400f2080 a CYREG_UDB_W32_D0_00
400f20c0 a CYREG_UDB_W32_D1
400f20c0 a CYREG_UDB_W32_D1
400f20c0 a CYREG_UDB_W32_D1_00
400f20c0 a CYREG_UDB_W32_D1_00
400f2100 a CYREG_UDB_W32_F0
400f2100 a CYREG_UDB_W32_F0
400f2100 a CYREG_UDB_W32_F0_00
400f2100 a CYREG_UDB_W32_F0_00
400f2140 a CYREG_UDB_W32_F1
400f2140 a CYREG_UDB_W32_F1
400f2140 a CYREG_UDB_W32_F1_00
400f2140 a CYREG_UDB_W32_F1_00
400f2280 a CYREG_UDB_W32_MC
400f2280 a CYREG_UDB_W32_MC
400f2280 a CYREG_UDB_W32_MC_00
400f2280 a CYREG_UDB_W32_MC_00
400f2200 a CYREG_UDB_W32_MSK
400f2200 a CYREG_UDB_W32_MSK
400f2200 a CYREG_UDB_W32_MSK_00
400f2200 a CYREG_UDB_W32_MSK_00
400f2180 a CYREG_UDB_W32_ST
400f2180 a CYREG_UDB_W32_ST
400f2180 a CYREG_UDB_W32_ST_00
400f2180 a CYREG_UDB_W32_ST_00
400f0000 a CYREG_UDB_W8_A0_00
400f0000 a CYREG_UDB_W8_A0_00
400f0001 a CYREG_UDB_W8_A0_01
400f0001 a CYREG_UDB_W8_A0_01
400f0002 a CYREG_UDB_W8_A0_02
400f0002 a CYREG_UDB_W8_A0_02
400f0003 a CYREG_UDB_W8_A0_03
400f0003 a CYREG_UDB_W8_A0_03
400f0000 a CYREG_UDB_W8_A00
400f0000 a CYREG_UDB_W8_A00
400f0001 a CYREG_UDB_W8_A01
400f0001 a CYREG_UDB_W8_A01
400f0002 a CYREG_UDB_W8_A02
400f0002 a CYREG_UDB_W8_A02
400f0003 a CYREG_UDB_W8_A03
400f0003 a CYREG_UDB_W8_A03
400f0010 a CYREG_UDB_W8_A1_00
400f0010 a CYREG_UDB_W8_A1_00
400f0011 a CYREG_UDB_W8_A1_01
400f0011 a CYREG_UDB_W8_A1_01
400f0012 a CYREG_UDB_W8_A1_02
400f0012 a CYREG_UDB_W8_A1_02
400f0013 a CYREG_UDB_W8_A1_03
400f0013 a CYREG_UDB_W8_A1_03
400f0010 a CYREG_UDB_W8_A10
400f0010 a CYREG_UDB_W8_A10
400f0011 a CYREG_UDB_W8_A11
400f0011 a CYREG_UDB_W8_A11
400f0012 a CYREG_UDB_W8_A12
400f0012 a CYREG_UDB_W8_A12
400f0013 a CYREG_UDB_W8_A13
400f0013 a CYREG_UDB_W8_A13
400f0090 a CYREG_UDB_W8_ACTL_00
400f0090 a CYREG_UDB_W8_ACTL_00
400f0091 a CYREG_UDB_W8_ACTL_01
400f0091 a CYREG_UDB_W8_ACTL_01
400f0092 a CYREG_UDB_W8_ACTL_02
400f0092 a CYREG_UDB_W8_ACTL_02
400f0093 a CYREG_UDB_W8_ACTL_03
400f0093 a CYREG_UDB_W8_ACTL_03
400f0090 a CYREG_UDB_W8_ACTL0
400f0090 a CYREG_UDB_W8_ACTL0
400f0091 a CYREG_UDB_W8_ACTL1
400f0091 a CYREG_UDB_W8_ACTL1
400f0092 a CYREG_UDB_W8_ACTL2
400f0092 a CYREG_UDB_W8_ACTL2
400f0093 a CYREG_UDB_W8_ACTL3
400f0093 a CYREG_UDB_W8_ACTL3
400f0070 a CYREG_UDB_W8_CTL_00
400f0070 a CYREG_UDB_W8_CTL_00
400f0071 a CYREG_UDB_W8_CTL_01
400f0071 a CYREG_UDB_W8_CTL_01
400f0072 a CYREG_UDB_W8_CTL_02
400f0072 a CYREG_UDB_W8_CTL_02
400f0073 a CYREG_UDB_W8_CTL_03
400f0073 a CYREG_UDB_W8_CTL_03
400f0070 a CYREG_UDB_W8_CTL0
400f0070 a CYREG_UDB_W8_CTL0
400f0071 a CYREG_UDB_W8_CTL1
400f0071 a CYREG_UDB_W8_CTL1
400f0072 a CYREG_UDB_W8_CTL2
400f0072 a CYREG_UDB_W8_CTL2
400f0073 a CYREG_UDB_W8_CTL3
400f0073 a CYREG_UDB_W8_CTL3
400f0020 a CYREG_UDB_W8_D0_00
400f0020 a CYREG_UDB_W8_D0_00
400f0021 a CYREG_UDB_W8_D0_01
400f0021 a CYREG_UDB_W8_D0_01
400f0022 a CYREG_UDB_W8_D0_02
400f0022 a CYREG_UDB_W8_D0_02
400f0023 a CYREG_UDB_W8_D0_03
400f0023 a CYREG_UDB_W8_D0_03
400f0020 a CYREG_UDB_W8_D00
400f0020 a CYREG_UDB_W8_D00
400f0021 a CYREG_UDB_W8_D01
400f0021 a CYREG_UDB_W8_D01
400f0022 a CYREG_UDB_W8_D02
400f0022 a CYREG_UDB_W8_D02
400f0023 a CYREG_UDB_W8_D03
400f0023 a CYREG_UDB_W8_D03
400f0030 a CYREG_UDB_W8_D1_00
400f0030 a CYREG_UDB_W8_D1_00
400f0031 a CYREG_UDB_W8_D1_01
400f0031 a CYREG_UDB_W8_D1_01
400f0032 a CYREG_UDB_W8_D1_02
400f0032 a CYREG_UDB_W8_D1_02
400f0033 a CYREG_UDB_W8_D1_03
400f0033 a CYREG_UDB_W8_D1_03
400f0030 a CYREG_UDB_W8_D10
400f0030 a CYREG_UDB_W8_D10
400f0031 a CYREG_UDB_W8_D11
400f0031 a CYREG_UDB_W8_D11
400f0032 a CYREG_UDB_W8_D12
400f0032 a CYREG_UDB_W8_D12
400f0033 a CYREG_UDB_W8_D13
400f0033 a CYREG_UDB_W8_D13
400f0040 a CYREG_UDB_W8_F0_00
400f0040 a CYREG_UDB_W8_F0_00
400f0041 a CYREG_UDB_W8_F0_01
400f0041 a CYREG_UDB_W8_F0_01
400f0042 a CYREG_UDB_W8_F0_02
400f0042 a CYREG_UDB_W8_F0_02
400f0043 a CYREG_UDB_W8_F0_03
400f0043 a CYREG_UDB_W8_F0_03
400f0040 a CYREG_UDB_W8_F00
400f0040 a CYREG_UDB_W8_F00
400f0041 a CYREG_UDB_W8_F01
400f0041 a CYREG_UDB_W8_F01
400f0042 a CYREG_UDB_W8_F02
400f0042 a CYREG_UDB_W8_F02
400f0043 a CYREG_UDB_W8_F03
400f0043 a CYREG_UDB_W8_F03
400f0050 a CYREG_UDB_W8_F1_00
400f0050 a CYREG_UDB_W8_F1_00
400f0051 a CYREG_UDB_W8_F1_01
400f0051 a CYREG_UDB_W8_F1_01
400f0052 a CYREG_UDB_W8_F1_02
400f0052 a CYREG_UDB_W8_F1_02
400f0053 a CYREG_UDB_W8_F1_03
400f0053 a CYREG_UDB_W8_F1_03
400f0050 a CYREG_UDB_W8_F10
400f0050 a CYREG_UDB_W8_F10
400f0051 a CYREG_UDB_W8_F11
400f0051 a CYREG_UDB_W8_F11
400f0052 a CYREG_UDB_W8_F12
400f0052 a CYREG_UDB_W8_F12
400f0053 a CYREG_UDB_W8_F13
400f0053 a CYREG_UDB_W8_F13
400f00a0 a CYREG_UDB_W8_MC_00
400f00a0 a CYREG_UDB_W8_MC_00
400f00a1 a CYREG_UDB_W8_MC_01
400f00a1 a CYREG_UDB_W8_MC_01
400f00a2 a CYREG_UDB_W8_MC_02
400f00a2 a CYREG_UDB_W8_MC_02
400f00a3 a CYREG_UDB_W8_MC_03
400f00a3 a CYREG_UDB_W8_MC_03
400f00a0 a CYREG_UDB_W8_MC0
400f00a0 a CYREG_UDB_W8_MC0
400f00a1 a CYREG_UDB_W8_MC1
400f00a1 a CYREG_UDB_W8_MC1
400f00a2 a CYREG_UDB_W8_MC2
400f00a2 a CYREG_UDB_W8_MC2
400f00a3 a CYREG_UDB_W8_MC3
400f00a3 a CYREG_UDB_W8_MC3
400f0080 a CYREG_UDB_W8_MSK_00
400f0080 a CYREG_UDB_W8_MSK_00
400f0081 a CYREG_UDB_W8_MSK_01
400f0081 a CYREG_UDB_W8_MSK_01
400f0082 a CYREG_UDB_W8_MSK_02
400f0082 a CYREG_UDB_W8_MSK_02
400f0083 a CYREG_UDB_W8_MSK_03
400f0083 a CYREG_UDB_W8_MSK_03
400f0080 a CYREG_UDB_W8_MSK0
400f0080 a CYREG_UDB_W8_MSK0
400f0081 a CYREG_UDB_W8_MSK1
400f0081 a CYREG_UDB_W8_MSK1
400f0082 a CYREG_UDB_W8_MSK2
400f0082 a CYREG_UDB_W8_MSK2
400f0083 a CYREG_UDB_W8_MSK3
400f0083 a CYREG_UDB_W8_MSK3
400f0060 a CYREG_UDB_W8_ST_00
400f0060 a CYREG_UDB_W8_ST_00
400f0061 a CYREG_UDB_W8_ST_01
400f0061 a CYREG_UDB_W8_ST_01
400f0062 a CYREG_UDB_W8_ST_02
400f0062 a CYREG_UDB_W8_ST_02
400f0063 a CYREG_UDB_W8_ST_03
400f0063 a CYREG_UDB_W8_ST_03
400f0060 a CYREG_UDB_W8_ST0
400f0060 a CYREG_UDB_W8_ST0
400f0061 a CYREG_UDB_W8_ST1
400f0061 a CYREG_UDB_W8_ST1
400f0062 a CYREG_UDB_W8_ST2
400f0062 a CYREG_UDB_W8_ST2
400f0063 a CYREG_UDB_W8_ST3
400f0063 a CYREG_UDB_W8_ST3
400b020c a CYREG_WDT_CONFIG
400b020c a CYREG_WDT_CONFIG
400b0210 a CYREG_WDT_CONTROL
400b0210 a CYREG_WDT_CONTROL
400b0204 a CYREG_WDT_CTRHIGH
400b0204 a CYREG_WDT_CTRHIGH
400b0200 a CYREG_WDT_CTRLOW
400b0200 a CYREG_WDT_CTRLOW
400b0208 a CYREG_WDT_MATCH
400b0208 a CYREG_WDT_MATCH
00001ab4 T CySoftwareReset
00001aa0 T CySysClkEcoReadStatus
00001b10 T CySysClkEcoStart
00001ce0 T CySysClkWcoSetPowerMode
00001ca0 T CySysClkWcoStart
00001a3c T CySysClkWriteImoFreq
00001a14 T CySysClkWriteSysclkDiv
200013b0 b cySysFlashBackup
00001814 t CySysFlashClockBackup
0000186c t CySysFlashClockConfig
000018b0 t CySysFlashClockRestore
00001908 T CySysFlashWriteRow
200000c8 b cySysNoInitDataValid
00001b80 T CySysPmDeepSleep
00001bd8 T CySysPmHibernate
00001b64 T CySysPmSleep
00001ee8 T CySysWdtClearInterrupt
00001e40 T CySysWdtEnable
00001dac T CySysWdtGetEnabledStatus
00001ed4 T CySysWdtGetInterruptSource
00001d60 T CySysWdtLock
00001c8c t CySysWdtLocked
00001f34 T CySysWdtResetCounters
00001e08 T CySysWdtSetClearOnMatch
00001e7c T CySysWdtSetMatch
00001dd0 T CySysWdtSetMode
00001d7c T CySysWdtUnlock
00000004 a CYVAL__DBL_SEL_DSI0
00000004 a CYVAL__DBL_SEL_DSI0
00000005 a CYVAL__DBL_SEL_DSI1
00000005 a CYVAL__DBL_SEL_DSI1
00000006 a CYVAL__DBL_SEL_DSI2
00000006 a CYVAL__DBL_SEL_DSI2
00000007 a CYVAL__DBL_SEL_DSI3
00000007 a CYVAL__DBL_SEL_DSI3
00000002 a CYVAL__DBL_SEL_ECO
00000002 a CYVAL__DBL_SEL_ECO
00000001 a CYVAL__DBL_SEL_EXTCLK
00000001 a CYVAL__DBL_SEL_EXTCLK
00000000 a CYVAL__DBL_SEL_IMO
00000000 a CYVAL__DBL_SEL_IMO
00000000 a CYVAL__DEBUG_SESSION_NO_SESSION
00000000 a CYVAL__DEBUG_SESSION_NO_SESSION
00000001 a CYVAL__DEBUG_SESSION_SESSION_ACTIVE
00000001 a CYVAL__DEBUG_SESSION_SESSION_ACTIVE
00000001 a CYVAL__DFT_DIV1_DIV_BY_2
00000001 a CYVAL__DFT_DIV1_DIV_BY_2
00000002 a CYVAL__DFT_DIV1_DIV_BY_4
00000002 a CYVAL__DFT_DIV1_DIV_BY_4
00000003 a CYVAL__DFT_DIV1_DIV_BY_8
00000003 a CYVAL__DFT_DIV1_DIV_BY_8
00000000 a CYVAL__DFT_DIV1_NO_DIV
00000000 a CYVAL__DFT_DIV1_NO_DIV
00000001 a CYVAL__DFT_DIV2_DIV_BY_2
00000001 a CYVAL__DFT_DIV2_DIV_BY_2
00000002 a CYVAL__DFT_DIV2_DIV_BY_4
00000002 a CYVAL__DFT_DIV2_DIV_BY_4
00000003 a CYVAL__DFT_DIV2_DIV_BY_8
00000003 a CYVAL__DFT_DIV2_DIV_BY_8
00000000 a CYVAL__DFT_DIV2_NO_DIV
00000000 a CYVAL__DFT_DIV2_NO_DIV
00000008 a CYVAL__DFT_SEL1_DBL
00000008 a CYVAL__DFT_SEL1_DBL
00000006 a CYVAL__DFT_SEL1_DPLL_OUT
00000006 a CYVAL__DFT_SEL1_DPLL_OUT
00000007 a CYVAL__DFT_SEL1_DPLL_REF
00000007 a CYVAL__DFT_SEL1_DPLL_REF
00000004 a CYVAL__DFT_SEL1_ECO
00000004 a CYVAL__DFT_SEL1_ECO
0000000e a CYVAL__DFT_SEL1_EXTCLK
0000000e a CYVAL__DFT_SEL1_EXTCLK
0000000f a CYVAL__DFT_SEL1_HALFSYSCLK
0000000f a CYVAL__DFT_SEL1_HALFSYSCLK
0000000b a CYVAL__DFT_SEL1_HFCLK
0000000b a CYVAL__DFT_SEL1_HFCLK
00000001 a CYVAL__DFT_SEL1_ILO
00000001 a CYVAL__DFT_SEL1_ILO
00000003 a CYVAL__DFT_SEL1_IMO
00000003 a CYVAL__DFT_SEL1_IMO
00000009 a CYVAL__DFT_SEL1_IMO2X
00000009 a CYVAL__DFT_SEL1_IMO2X
0000000a a CYVAL__DFT_SEL1_IMO36
0000000a a CYVAL__DFT_SEL1_IMO36
0000000c a CYVAL__DFT_SEL1_LFCLK
0000000c a CYVAL__DFT_SEL1_LFCLK
00000000 a CYVAL__DFT_SEL1_NC
00000000 a CYVAL__DFT_SEL1_NC
00000005 a CYVAL__DFT_SEL1_PLL
00000005 a CYVAL__DFT_SEL1_PLL
0000000d a CYVAL__DFT_SEL1_SYSCLK
0000000d a CYVAL__DFT_SEL1_SYSCLK
00000002 a CYVAL__DFT_SEL1_WCO
00000002 a CYVAL__DFT_SEL1_WCO
00000008 a CYVAL__DFT_SEL2_DBL
00000008 a CYVAL__DFT_SEL2_DBL
00000006 a CYVAL__DFT_SEL2_DPLL_OUT
00000006 a CYVAL__DFT_SEL2_DPLL_OUT
00000007 a CYVAL__DFT_SEL2_DPLL_REF
00000007 a CYVAL__DFT_SEL2_DPLL_REF
00000004 a CYVAL__DFT_SEL2_ECO
00000004 a CYVAL__DFT_SEL2_ECO
0000000e a CYVAL__DFT_SEL2_EXTCLK
0000000e a CYVAL__DFT_SEL2_EXTCLK
0000000f a CYVAL__DFT_SEL2_HALFSYSCLK
0000000f a CYVAL__DFT_SEL2_HALFSYSCLK
0000000b a CYVAL__DFT_SEL2_HFCLK
0000000b a CYVAL__DFT_SEL2_HFCLK
00000001 a CYVAL__DFT_SEL2_ILO
00000001 a CYVAL__DFT_SEL2_ILO
00000003 a CYVAL__DFT_SEL2_IMO
00000003 a CYVAL__DFT_SEL2_IMO
00000009 a CYVAL__DFT_SEL2_IMO2X
00000009 a CYVAL__DFT_SEL2_IMO2X
0000000a a CYVAL__DFT_SEL2_IMO36
0000000a a CYVAL__DFT_SEL2_IMO36
0000000c a CYVAL__DFT_SEL2_LFCLK
0000000c a CYVAL__DFT_SEL2_LFCLK
00000000 a CYVAL__DFT_SEL2_NC
00000000 a CYVAL__DFT_SEL2_NC
00000005 a CYVAL__DFT_SEL2_PLL
00000005 a CYVAL__DFT_SEL2_PLL
0000000d a CYVAL__DFT_SEL2_SYSCLK
0000000d a CYVAL__DFT_SEL2_SYSCLK
00000002 a CYVAL__DFT_SEL2_WCO
00000002 a CYVAL__DFT_SEL2_WCO
00000004 a CYVAL__DIRECT_SEL_DSI0
00000004 a CYVAL__DIRECT_SEL_DSI0
00000005 a CYVAL__DIRECT_SEL_DSI1
00000005 a CYVAL__DIRECT_SEL_DSI1
00000006 a CYVAL__DIRECT_SEL_DSI2
00000006 a CYVAL__DIRECT_SEL_DSI2
00000007 a CYVAL__DIRECT_SEL_DSI3
00000007 a CYVAL__DIRECT_SEL_DSI3
00000002 a CYVAL__DIRECT_SEL_ECO
00000002 a CYVAL__DIRECT_SEL_ECO
00000001 a CYVAL__DIRECT_SEL_EXTCLK
00000001 a CYVAL__DIRECT_SEL_EXTCLK
00000000 a CYVAL__DIRECT_SEL_IMO
00000000 a CYVAL__DIRECT_SEL_IMO
00000004 a CYVAL__DPLLIN_SEL_DSI0
00000004 a CYVAL__DPLLIN_SEL_DSI0
00000005 a CYVAL__DPLLIN_SEL_DSI1
00000005 a CYVAL__DPLLIN_SEL_DSI1
00000006 a CYVAL__DPLLIN_SEL_DSI2
00000006 a CYVAL__DPLLIN_SEL_DSI2
00000007 a CYVAL__DPLLIN_SEL_DSI3
00000007 a CYVAL__DPLLIN_SEL_DSI3
00000002 a CYVAL__DPLLIN_SEL_ECO
00000002 a CYVAL__DPLLIN_SEL_ECO
00000001 a CYVAL__DPLLIN_SEL_EXTCLK
00000001 a CYVAL__DPLLIN_SEL_EXTCLK
00000000 a CYVAL__DPLLIN_SEL_IMO
00000000 a CYVAL__DPLLIN_SEL_IMO
00000000 a CYVAL__DPLLREF_SEL_DSI0
00000000 a CYVAL__DPLLREF_SEL_DSI0
00000001 a CYVAL__DPLLREF_SEL_DSI1
00000001 a CYVAL__DPLLREF_SEL_DSI1
00000002 a CYVAL__DPLLREF_SEL_DSI2
00000002 a CYVAL__DPLLREF_SEL_DSI2
00000003 a CYVAL__DPLLREF_SEL_DSI3
00000003 a CYVAL__DPLLREF_SEL_DSI3
00000001 a CYVAL__FLASHPUMP_SEL_CLK36
00000001 a CYVAL__FLASHPUMP_SEL_CLK36
00000000 a CYVAL__FLASHPUMP_SEL_GND
00000000 a CYVAL__FLASHPUMP_SEL_GND
00000001 a CYVAL__HFCLK_SEL_DBL
00000001 a CYVAL__HFCLK_SEL_DBL
00000000 a CYVAL__HFCLK_SEL_DIRECT_SEL
00000000 a CYVAL__HFCLK_SEL_DIRECT_SEL
00000002 a CYVAL__HFCLK_SEL_PLL
00000002 a CYVAL__HFCLK_SEL_PLL
00000000 a CYVAL__HIBERNATE_DEEP_SLEEP
00000000 a CYVAL__HIBERNATE_DEEP_SLEEP
00000001 a CYVAL__HIBERNATE_HIBERNATE
00000001 a CYVAL__HIBERNATE_HIBERNATE
00000001 a CYVAL__PD_MODE_COMA
00000001 a CYVAL__PD_MODE_COMA
00000000 a CYVAL__PD_MODE_SLEEP
00000000 a CYVAL__PD_MODE_SLEEP
00000003 a CYVAL__PLL_SEL_DPLL
00000003 a CYVAL__PLL_SEL_DPLL
00000004 a CYVAL__PLL_SEL_DSI0
00000004 a CYVAL__PLL_SEL_DSI0
00000005 a CYVAL__PLL_SEL_DSI1
00000005 a CYVAL__PLL_SEL_DSI1
00000006 a CYVAL__PLL_SEL_DSI2
00000006 a CYVAL__PLL_SEL_DSI2
00000007 a CYVAL__PLL_SEL_DSI3
00000007 a CYVAL__PLL_SEL_DSI3
00000002 a CYVAL__PLL_SEL_ECO
00000002 a CYVAL__PLL_SEL_ECO
00000001 a CYVAL__PLL_SEL_EXTCLK
00000001 a CYVAL__PLL_SEL_EXTCLK
00000000 a CYVAL__PLL_SEL_IMO
00000000 a CYVAL__PLL_SEL_IMO
00000001 a CYVAL__POWER_MODE_ACTIVE
00000001 a CYVAL__POWER_MODE_ACTIVE
00000003 a CYVAL__POWER_MODE_DEEP_SLEEP
00000003 a CYVAL__POWER_MODE_DEEP_SLEEP
00000004 a CYVAL__POWER_MODE_HIBERNATE
00000004 a CYVAL__POWER_MODE_HIBERNATE
00000000 a CYVAL__POWER_MODE_RESET
00000000 a CYVAL__POWER_MODE_RESET
00000002 a CYVAL__POWER_MODE_SLEEP
00000002 a CYVAL__POWER_MODE_SLEEP
00000003 a CYVAL__PUMP_SEL_CLK36
00000003 a CYVAL__PUMP_SEL_CLK36
00000002 a CYVAL__PUMP_SEL_DBL
00000002 a CYVAL__PUMP_SEL_DBL
00000004 a CYVAL__PUMP_SEL_FF1
00000004 a CYVAL__PUMP_SEL_FF1
00000000 a CYVAL__PUMP_SEL_GND
00000000 a CYVAL__PUMP_SEL_GND
00000001 a CYVAL__PUMP_SEL_IMO
00000001 a CYVAL__PUMP_SEL_IMO
00000000 a CYVAL__SATBIAS_SATURATED
00000000 a CYVAL__SATBIAS_SATURATED
00000001 a CYVAL__SATBIAS_SUBTHRESHOLD
00000001 a CYVAL__SATBIAS_SUBTHRESHOLD
00000003 a CYVAL__SS_MODE_DSI
00000003 a CYVAL__SS_MODE_DSI
00000002 a CYVAL__SS_MODE_LFSR
00000002 a CYVAL__SS_MODE_LFSR
00000000 a CYVAL__SS_MODE_OFF
00000000 a CYVAL__SS_MODE_OFF
00000001 a CYVAL__SS_MODE_TRIANGLE
00000001 a CYVAL__SS_MODE_TRIANGLE
00000000 a CYVAL__SS_RANGE_M1
00000000 a CYVAL__SS_RANGE_M1
00000001 a CYVAL__SS_RANGE_M2
00000001 a CYVAL__SS_RANGE_M2
00000002 a CYVAL__SS_RANGE_M4
00000002 a CYVAL__SS_RANGE_M4
00000007 a CYVAL__SYSCLK_DIV_DIV_BY_128
00000007 a CYVAL__SYSCLK_DIV_DIV_BY_128
00000004 a CYVAL__SYSCLK_DIV_DIV_BY_16
00000004 a CYVAL__SYSCLK_DIV_DIV_BY_16
00000001 a CYVAL__SYSCLK_DIV_DIV_BY_2
00000001 a CYVAL__SYSCLK_DIV_DIV_BY_2
00000005 a CYVAL__SYSCLK_DIV_DIV_BY_32
00000005 a CYVAL__SYSCLK_DIV_DIV_BY_32
00000002 a CYVAL__SYSCLK_DIV_DIV_BY_4
00000002 a CYVAL__SYSCLK_DIV_DIV_BY_4
00000006 a CYVAL__SYSCLK_DIV_DIV_BY_64
00000006 a CYVAL__SYSCLK_DIV_DIV_BY_64
00000003 a CYVAL__SYSCLK_DIV_DIV_BY_8
00000003 a CYVAL__SYSCLK_DIV_DIV_BY_8
00000000 a CYVAL__SYSCLK_DIV_NO_DIV
00000000 a CYVAL__SYSCLK_DIV_NO_DIV
00000001 a CYVAL__WDT_LOCK_CLR0
00000001 a CYVAL__WDT_LOCK_CLR0
00000002 a CYVAL__WDT_LOCK_CLR1
00000002 a CYVAL__WDT_LOCK_CLR1
00000000 a CYVAL__WDT_LOCK_NO_CHG
00000000 a CYVAL__WDT_LOCK_NO_CHG
00000003 a CYVAL__WDT_LOCK_SET01
00000003 a CYVAL__WDT_LOCK_SET01
00000001 a CYVAL__WDT_MODE0_INT
00000001 a CYVAL__WDT_MODE0_INT
00000003 a CYVAL__WDT_MODE0_INT_THEN_RESET
00000003 a CYVAL__WDT_MODE0_INT_THEN_RESET
00000000 a CYVAL__WDT_MODE0_NOTHING
00000000 a CYVAL__WDT_MODE0_NOTHING
00000002 a CYVAL__WDT_MODE0_RESET
00000002 a CYVAL__WDT_MODE0_RESET
00000001 a CYVAL__WDT_MODE1_INT
00000001 a CYVAL__WDT_MODE1_INT
00000003 a CYVAL__WDT_MODE1_INT_THEN_RESET
00000003 a CYVAL__WDT_MODE1_INT_THEN_RESET
00000000 a CYVAL__WDT_MODE1_NOTHING
00000000 a CYVAL__WDT_MODE1_NOTHING
00000002 a CYVAL__WDT_MODE1_RESET
00000002 a CYVAL__WDT_MODE1_RESET
00000001 a CYVAL__WDT_MODE2_INT
00000001 a CYVAL__WDT_MODE2_INT
00000000 a CYVAL__WDT_MODE2_NOTHING
00000000 a CYVAL__WDT_MODE2_NOTHING
00000001 a CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK
00000001 a CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK
00000000 a CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2
00000000 a CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2
00000000 a CYVAL_CSD_COMP_MODE_CHARGE_BUF
00000000 a CYVAL_CSD_COMP_MODE_CHARGE_BUF
00000001 a CYVAL_CSD_COMP_MODE_CHARGE_IO
00000001 a CYVAL_CSD_COMP_MODE_CHARGE_IO
00000001 a CYVAL_CSD_COMP_OUT_C_GT_VREF
00000001 a CYVAL_CSD_COMP_OUT_C_GT_VREF
00000000 a CYVAL_CSD_COMP_OUT_C_LT_VREF
00000000 a CYVAL_CSD_COMP_OUT_C_LT_VREF
00000000 a CYVAL_CSD_COMP_PIN_CHANNEL1
00000000 a CYVAL_CSD_COMP_PIN_CHANNEL1
00000001 a CYVAL_CSD_COMP_PIN_CHANNEL2
00000001 a CYVAL_CSD_COMP_PIN_CHANNEL2
00000000 a CYVAL_CSD_DDFTCOMP_REFBUFCOMP
00000000 a CYVAL_CSD_DDFTCOMP_REFBUFCOMP
00000001 a CYVAL_CSD_DDFTCOMP_SENSECOMP
00000001 a CYVAL_CSD_DDFTCOMP_SENSECOMP
00000003 a CYVAL_CSD_DDFTSEL_CLK_SAMPLE
00000003 a CYVAL_CSD_DDFTSEL_CLK_SAMPLE
00000004 a CYVAL_CSD_DDFTSEL_COMP_OUT
00000004 a CYVAL_CSD_DDFTSEL_COMP_OUT
00000001 a CYVAL_CSD_DDFTSEL_CSD_SENSE
00000001 a CYVAL_CSD_DDFTSEL_CSD_SENSE
00000002 a CYVAL_CSD_DDFTSEL_CSD_SHIELD
00000002 a CYVAL_CSD_DDFTSEL_CSD_SHIELD
00000000 a CYVAL_CSD_DDFTSEL_NORMAL
00000000 a CYVAL_CSD_DDFTSEL_NORMAL
00000000 a CYVAL_CSD_DUAL_CAP_EN_DISABLE
00000000 a CYVAL_CSD_DUAL_CAP_EN_DISABLE
00000001 a CYVAL_CSD_DUAL_CAP_EN_ENABLE
00000001 a CYVAL_CSD_DUAL_CAP_EN_ENABLE
00000001 a CYVAL_CSD_FEEDBACK_MODE_COMP
00000001 a CYVAL_CSD_FEEDBACK_MODE_COMP
00000000 a CYVAL_CSD_FEEDBACK_MODE_FLOP
00000000 a CYVAL_CSD_FEEDBACK_MODE_FLOP
00000000 a CYVAL_CSD_FILTER_ENABLE_FILTER_OFF
00000000 a CYVAL_CSD_FILTER_ENABLE_FILTER_OFF
00000001 a CYVAL_CSD_FILTER_ENABLE_FILTER_ON
00000001 a CYVAL_CSD_FILTER_ENABLE_FILTER_ON
00000003 a CYVAL_CSD_IDAC1_MODE_DSI
00000003 a CYVAL_CSD_IDAC1_MODE_DSI
00000001 a CYVAL_CSD_IDAC1_MODE_FIXED
00000001 a CYVAL_CSD_IDAC1_MODE_FIXED
00000000 a CYVAL_CSD_IDAC1_MODE_OFF
00000000 a CYVAL_CSD_IDAC1_MODE_OFF
00000002 a CYVAL_CSD_IDAC1_MODE_VARIABLE
00000002 a CYVAL_CSD_IDAC1_MODE_VARIABLE
00000000 a CYVAL_CSD_IDAC1_RANGE_4X
00000000 a CYVAL_CSD_IDAC1_RANGE_4X
00000001 a CYVAL_CSD_IDAC1_RANGE_8X
00000001 a CYVAL_CSD_IDAC1_RANGE_8X
00000003 a CYVAL_CSD_IDAC2_MODE_DSI
00000003 a CYVAL_CSD_IDAC2_MODE_DSI
00000001 a CYVAL_CSD_IDAC2_MODE_FIXED
00000001 a CYVAL_CSD_IDAC2_MODE_FIXED
00000000 a CYVAL_CSD_IDAC2_MODE_OFF
00000000 a CYVAL_CSD_IDAC2_MODE_OFF
00000002 a CYVAL_CSD_IDAC2_MODE_VARIABLE
00000002 a CYVAL_CSD_IDAC2_MODE_VARIABLE
00000000 a CYVAL_CSD_IDAC2_RANGE_4X
00000000 a CYVAL_CSD_IDAC2_RANGE_4X
00000001 a CYVAL_CSD_IDAC2_RANGE_8X
00000001 a CYVAL_CSD_IDAC2_RANGE_8X
00000001 a CYVAL_CSD_MUTUAL_CAP_MUTUALCAP
00000001 a CYVAL_CSD_MUTUAL_CAP_MUTUALCAP
00000000 a CYVAL_CSD_MUTUAL_CAP_SELFCAP
00000000 a CYVAL_CSD_MUTUAL_CAP_SELFCAP
00000001 a CYVAL_CSD_POLARITY_VDDIO
00000001 a CYVAL_CSD_POLARITY_VDDIO
00000000 a CYVAL_CSD_POLARITY_VSSIO
00000000 a CYVAL_CSD_POLARITY_VSSIO
00000001 a CYVAL_CSD_POLARITY2_VDDIO
00000001 a CYVAL_CSD_POLARITY2_VDDIO
00000000 a CYVAL_CSD_POLARITY2_VSSIO
00000000 a CYVAL_CSD_POLARITY2_VSSIO
00000001 a CYVAL_CSD_PRS_12_8_12B
00000001 a CYVAL_CSD_PRS_12_8_12B
00000000 a CYVAL_CSD_PRS_12_8_8B
00000000 a CYVAL_CSD_PRS_12_8_8B
00000000 a CYVAL_CSD_PRS_SELECT_DIV2
00000000 a CYVAL_CSD_PRS_SELECT_DIV2
00000001 a CYVAL_CSD_PRS_SELECT_PRS
00000001 a CYVAL_CSD_PRS_SELECT_PRS
00000002 a CYVAL_CSD_PWM_SEL_FIXED_HIGH
00000002 a CYVAL_CSD_PWM_SEL_FIXED_HIGH
00000003 a CYVAL_CSD_PWM_SEL_FIXED_LOW
00000003 a CYVAL_CSD_PWM_SEL_FIXED_LOW
00000000 a CYVAL_CSD_PWM_SEL_OFF
00000000 a CYVAL_CSD_PWM_SEL_OFF
00000000 a CYVAL_CSD_REBUF_OUTSEL_AMUXA
00000000 a CYVAL_CSD_REBUF_OUTSEL_AMUXA
00000001 a CYVAL_CSD_REBUF_OUTSEL_AMUXB
00000001 a CYVAL_CSD_REBUF_OUTSEL_AMUXB
00000001 a CYVAL_CSD_REFBUF_DRV_DRV_1
00000001 a CYVAL_CSD_REFBUF_DRV_DRV_1
00000002 a CYVAL_CSD_REFBUF_DRV_DRV_2
00000002 a CYVAL_CSD_REFBUF_DRV_DRV_2
00000003 a CYVAL_CSD_REFBUF_DRV_DRV_3
00000003 a CYVAL_CSD_REFBUF_DRV_DRV_3
00000000 a CYVAL_CSD_REFBUF_DRV_OFF
00000000 a CYVAL_CSD_REFBUF_DRV_OFF
00000001 a CYVAL_CSD_SENSE_COMP_BW_HIGH
00000001 a CYVAL_CSD_SENSE_COMP_BW_HIGH
00000000 a CYVAL_CSD_SENSE_COMP_BW_LOW
00000000 a CYVAL_CSD_SENSE_COMP_BW_LOW
00000001 a CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA
00000001 a CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA
00000000 a CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1
00000000 a CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1
00000003 a CYVAL_CSD_SHIELD_DELAY_10NS
00000003 a CYVAL_CSD_SHIELD_DELAY_10NS
00000002 a CYVAL_CSD_SHIELD_DELAY_50NS
00000002 a CYVAL_CSD_SHIELD_DELAY_50NS
00000000 a CYVAL_CSD_SHIELD_DELAY_OFF
00000000 a CYVAL_CSD_SHIELD_DELAY_OFF
00000003 a CYVAL_CTBM_OA0_COMPINT_BOTH
00000003 a CYVAL_CTBM_OA0_COMPINT_BOTH
00000000 a CYVAL_CTBM_OA0_COMPINT_DISABLE
00000000 a CYVAL_CTBM_OA0_COMPINT_DISABLE
00000002 a CYVAL_CTBM_OA0_COMPINT_FALLING
00000002 a CYVAL_CTBM_OA0_COMPINT_FALLING
00000001 a CYVAL_CTBM_OA0_COMPINT_RISING
00000001 a CYVAL_CTBM_OA0_COMPINT_RISING
00000003 a CYVAL_CTBM_OA0_PWR_MODE_HIGH
00000003 a CYVAL_CTBM_OA0_PWR_MODE_HIGH
00000001 a CYVAL_CTBM_OA0_PWR_MODE_LOW
00000001 a CYVAL_CTBM_OA0_PWR_MODE_LOW
00000002 a CYVAL_CTBM_OA0_PWR_MODE_MEDIUM
00000002 a CYVAL_CTBM_OA0_PWR_MODE_MEDIUM
00000000 a CYVAL_CTBM_OA0_PWR_MODE_OFF
00000000 a CYVAL_CTBM_OA0_PWR_MODE_OFF
00000003 a CYVAL_CTBM_OA1_COMPINT_BOTH
00000003 a CYVAL_CTBM_OA1_COMPINT_BOTH
00000000 a CYVAL_CTBM_OA1_COMPINT_DISABLE
00000000 a CYVAL_CTBM_OA1_COMPINT_DISABLE
00000002 a CYVAL_CTBM_OA1_COMPINT_FALLING
00000002 a CYVAL_CTBM_OA1_COMPINT_FALLING
00000001 a CYVAL_CTBM_OA1_COMPINT_RISING
00000001 a CYVAL_CTBM_OA1_COMPINT_RISING
00000006 a CYVAL_GPIO_PRT_DM0_0_1
00000006 a CYVAL_GPIO_PRT_DM0_0_1
00000002 a CYVAL_GPIO_PRT_DM0_0_PU
00000002 a CYVAL_GPIO_PRT_DM0_0_PU
00000004 a CYVAL_GPIO_PRT_DM0_0_Z
00000004 a CYVAL_GPIO_PRT_DM0_0_Z
00000001 a CYVAL_GPIO_PRT_DM0_INPUT
00000001 a CYVAL_GPIO_PRT_DM0_INPUT
00000000 a CYVAL_GPIO_PRT_DM0_OFF
00000000 a CYVAL_GPIO_PRT_DM0_OFF
00000003 a CYVAL_GPIO_PRT_DM0_PD_1
00000003 a CYVAL_GPIO_PRT_DM0_PD_1
00000007 a CYVAL_GPIO_PRT_DM0_PD_PU
00000007 a CYVAL_GPIO_PRT_DM0_PD_PU
00000005 a CYVAL_GPIO_PRT_DM0_Z_1
00000005 a CYVAL_GPIO_PRT_DM0_Z_1
00000003 a CYVAL_GPIO_PRT_EDGE0_SEL_BOTH
00000003 a CYVAL_GPIO_PRT_EDGE0_SEL_BOTH
00000000 a CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE
00000000 a CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE
00000002 a CYVAL_GPIO_PRT_EDGE0_SEL_FALLING
00000002 a CYVAL_GPIO_PRT_EDGE0_SEL_FALLING
00000001 a CYVAL_GPIO_PRT_EDGE0_SEL_RISING
00000001 a CYVAL_GPIO_PRT_EDGE0_SEL_RISING
00000003 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH
00000003 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH
00000000 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE
00000000 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE
00000002 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING
00000002 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING
00000001 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING
00000001 a CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING
00000000 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0
00000000 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0
00000001 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1
00000001 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1
00000002 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2
00000002 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2
00000003 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3
00000003 a CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3
00000008 a CYVAL_HSIOM_IO0_SEL_ACT_0
00000008 a CYVAL_HSIOM_IO0_SEL_ACT_0
00000009 a CYVAL_HSIOM_IO0_SEL_ACT_1
00000009 a CYVAL_HSIOM_IO0_SEL_ACT_1
0000000a a CYVAL_HSIOM_IO0_SEL_ACT_2
0000000a a CYVAL_HSIOM_IO0_SEL_ACT_2
0000000b a CYVAL_HSIOM_IO0_SEL_ACT_3
0000000b a CYVAL_HSIOM_IO0_SEL_ACT_3
00000006 a CYVAL_HSIOM_IO0_SEL_AMUXA
00000006 a CYVAL_HSIOM_IO0_SEL_AMUXA
00000007 a CYVAL_HSIOM_IO0_SEL_AMUXB
00000007 a CYVAL_HSIOM_IO0_SEL_AMUXB
00000004 a CYVAL_HSIOM_IO0_SEL_CSD_SENSE
00000004 a CYVAL_HSIOM_IO0_SEL_CSD_SENSE
00000005 a CYVAL_HSIOM_IO0_SEL_CSD_SHIELD
00000005 a CYVAL_HSIOM_IO0_SEL_CSD_SHIELD
0000000c a CYVAL_HSIOM_IO0_SEL_DS_0
0000000c a CYVAL_HSIOM_IO0_SEL_DS_0
0000000d a CYVAL_HSIOM_IO0_SEL_DS_1
0000000d a CYVAL_HSIOM_IO0_SEL_DS_1
0000000e a CYVAL_HSIOM_IO0_SEL_DS_2
0000000e a CYVAL_HSIOM_IO0_SEL_DS_2
0000000f a CYVAL_HSIOM_IO0_SEL_DS_3
0000000f a CYVAL_HSIOM_IO0_SEL_DS_3
00000002 a CYVAL_HSIOM_IO0_SEL_DSI_DSI
00000002 a CYVAL_HSIOM_IO0_SEL_DSI_DSI
00000003 a CYVAL_HSIOM_IO0_SEL_DSI_GPIO
00000003 a CYVAL_HSIOM_IO0_SEL_DSI_GPIO
00000000 a CYVAL_HSIOM_IO0_SEL_GPIO
00000000 a CYVAL_HSIOM_IO0_SEL_GPIO
00000001 a CYVAL_HSIOM_IO0_SEL_GPIO_DSI
00000001 a CYVAL_HSIOM_IO0_SEL_GPIO_DSI
0000000c a CYVAL_HSIOM_IO0_SEL_LCD_COM
0000000c a CYVAL_HSIOM_IO0_SEL_LCD_COM
0000000d a CYVAL_HSIOM_IO0_SEL_LCD_SEG
0000000d a CYVAL_HSIOM_IO0_SEL_LCD_SEG
00000003 a CYVAL_LCD_BIAS_FIFTH
00000003 a CYVAL_LCD_BIAS_FIFTH
00000002 a CYVAL_LCD_BIAS_FOURTH
00000002 a CYVAL_LCD_BIAS_FOURTH
00000000 a CYVAL_LCD_BIAS_HALF
00000000 a CYVAL_LCD_BIAS_HALF
00000001 a CYVAL_LCD_BIAS_THIRD
00000001 a CYVAL_LCD_BIAS_THIRD
00000001 a CYVAL_LCD_LCD_MODE_HS
00000001 a CYVAL_LCD_LCD_MODE_HS
00000000 a CYVAL_LCD_LCD_MODE_LS
00000000 a CYVAL_LCD_LCD_MODE_LS
00000001 a CYVAL_LCD_OP_MODE_CORRELATION
00000001 a CYVAL_LCD_OP_MODE_CORRELATION
00000000 a CYVAL_LCD_OP_MODE_PWM
00000000 a CYVAL_LCD_OP_MODE_PWM
00000000 a CYVAL_LCD_TYPE_TYPE_A
00000000 a CYVAL_LCD_TYPE_TYPE_A
00000001 a CYVAL_LCD_TYPE_TYPE_B
00000001 a CYVAL_LCD_TYPE_TYPE_B
00000003 a CYVAL_LPCOMP_INTTYPE1_BOTH
00000003 a CYVAL_LPCOMP_INTTYPE1_BOTH
00000000 a CYVAL_LPCOMP_INTTYPE1_DISABLE
00000000 a CYVAL_LPCOMP_INTTYPE1_DISABLE
00000002 a CYVAL_LPCOMP_INTTYPE1_FALLING
00000002 a CYVAL_LPCOMP_INTTYPE1_FALLING
00000001 a CYVAL_LPCOMP_INTTYPE1_RISING
00000001 a CYVAL_LPCOMP_INTTYPE1_RISING
00000003 a CYVAL_LPCOMP_INTTYPE2_BOTH
00000003 a CYVAL_LPCOMP_INTTYPE2_BOTH
00000000 a CYVAL_LPCOMP_INTTYPE2_DISABLE
00000000 a CYVAL_LPCOMP_INTTYPE2_DISABLE
00000002 a CYVAL_LPCOMP_INTTYPE2_FALLING
00000002 a CYVAL_LPCOMP_INTTYPE2_FALLING
00000001 a CYVAL_LPCOMP_INTTYPE2_RISING
00000001 a CYVAL_LPCOMP_INTTYPE2_RISING
00000001 a CYVAL_LPCOMP_MODE1_FAST
00000001 a CYVAL_LPCOMP_MODE1_FAST
00000000 a CYVAL_LPCOMP_MODE1_SLOW
00000000 a CYVAL_LPCOMP_MODE1_SLOW
00000002 a CYVAL_LPCOMP_MODE1_ULP
00000002 a CYVAL_LPCOMP_MODE1_ULP
00000001 a CYVAL_LPCOMP_MODE2_FAST
00000001 a CYVAL_LPCOMP_MODE2_FAST
00000000 a CYVAL_LPCOMP_MODE2_SLOW
00000000 a CYVAL_LPCOMP_MODE2_SLOW
00000002 a CYVAL_LPCOMP_MODE2_ULP
00000002 a CYVAL_LPCOMP_MODE2_ULP
00000001 a CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED
00000001 a CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED
00000000 a CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED
00000000 a CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED
00000001 a CYVAL_SAR_ICONT_LV_HALF_PWR
00000001 a CYVAL_SAR_ICONT_LV_HALF_PWR
00000002 a CYVAL_SAR_ICONT_LV_MORE_PWR
00000002 a CYVAL_SAR_ICONT_LV_MORE_PWR
00000000 a CYVAL_SAR_ICONT_LV_NORMAL_PWR
00000000 a CYVAL_SAR_ICONT_LV_NORMAL_PWR
00000003 a CYVAL_SAR_ICONT_LV_QUARTER_PWR
00000003 a CYVAL_SAR_ICONT_LV_QUARTER_PWR
00000006 a CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT
00000006 a CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT
00000001 a CYVAL_SAR_INJ_PORT_ADDR_CTB0
00000001 a CYVAL_SAR_INJ_PORT_ADDR_CTB0
00000002 a CYVAL_SAR_INJ_PORT_ADDR_CTB1
00000002 a CYVAL_SAR_INJ_PORT_ADDR_CTB1
00000003 a CYVAL_SAR_INJ_PORT_ADDR_CTB2
00000003 a CYVAL_SAR_INJ_PORT_ADDR_CTB2
00000004 a CYVAL_SAR_INJ_PORT_ADDR_CTB3
00000004 a CYVAL_SAR_INJ_PORT_ADDR_CTB3
00000000 a CYVAL_SAR_INJ_PORT_ADDR_SARMUX
00000000 a CYVAL_SAR_INJ_PORT_ADDR_SARMUX
00000007 a CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT
00000007 a CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT
00000000 a CYVAL_SAR_INJ_RESOLUTION_12B
00000000 a CYVAL_SAR_INJ_RESOLUTION_12B
00000001 a CYVAL_SAR_INJ_RESOLUTION_SUBRES
00000001 a CYVAL_SAR_INJ_RESOLUTION_SUBRES
00000006 a CYVAL_SAR_NEG_SEL_ACORE
00000006 a CYVAL_SAR_NEG_SEL_ACORE
00000001 a CYVAL_SAR_NEG_SEL_ART_VSSA
00000001 a CYVAL_SAR_NEG_SEL_ART_VSSA
00000002 a CYVAL_SAR_NEG_SEL_P1
00000002 a CYVAL_SAR_NEG_SEL_P1
00000003 a CYVAL_SAR_NEG_SEL_P3
00000003 a CYVAL_SAR_NEG_SEL_P3
00000004 a CYVAL_SAR_NEG_SEL_P5
00000004 a CYVAL_SAR_NEG_SEL_P5
00000005 a CYVAL_SAR_NEG_SEL_P7
00000005 a CYVAL_SAR_NEG_SEL_P7
00000007 a CYVAL_SAR_NEG_SEL_VREF
00000007 a CYVAL_SAR_NEG_SEL_VREF
00000000 a CYVAL_SAR_NEG_SEL_VSSA_KELVIN
00000000 a CYVAL_SAR_NEG_SEL_VSSA_KELVIN
00000006 a CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1
00000006 a CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1
00000005 a CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2
00000005 a CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2
00000001 a CYVAL_SAR_PORT_ADDR_CTB0
00000001 a CYVAL_SAR_PORT_ADDR_CTB0
00000002 a CYVAL_SAR_PORT_ADDR_CTB1
00000002 a CYVAL_SAR_PORT_ADDR_CTB1
00000003 a CYVAL_SAR_PORT_ADDR_CTB2
00000003 a CYVAL_SAR_PORT_ADDR_CTB2
00000004 a CYVAL_SAR_PORT_ADDR_CTB3
00000004 a CYVAL_SAR_PORT_ADDR_CTB3
00000000 a CYVAL_SAR_PORT_ADDR_SARMUX
00000000 a CYVAL_SAR_PORT_ADDR_SARMUX
00000007 a CYVAL_SAR_PORT_ADDR_SARMUX_VIRT
00000007 a CYVAL_SAR_PORT_ADDR_SARMUX_VIRT
00000001 a CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR
00000001 a CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR
00000000 a CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR
00000000 a CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR
00000003 a CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR
00000003 a CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR
00000002 a CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR
00000002 a CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR
00000002 a CYVAL_SAR_RANGE_COND_ABOVE
00000002 a CYVAL_SAR_RANGE_COND_ABOVE
00000000 a CYVAL_SAR_RANGE_COND_BELOW
00000000 a CYVAL_SAR_RANGE_COND_BELOW
00000001 a CYVAL_SAR_RANGE_COND_INSIDE
00000001 a CYVAL_SAR_RANGE_COND_INSIDE
00000003 a CYVAL_SAR_RANGE_COND_OUTSIDE
00000003 a CYVAL_SAR_RANGE_COND_OUTSIDE
00000000 a CYVAL_SAR_RESOLUTION_MAXRES
00000000 a CYVAL_SAR_RESOLUTION_MAXRES
00000001 a CYVAL_SAR_RESOLUTION_SUBRES
00000001 a CYVAL_SAR_RESOLUTION_SUBRES
00000001 a CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED
00000001 a CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED
00000000 a CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED
00000000 a CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED
00000001 a CYVAL_SAR_SUB_RESOLUTION_10B
00000001 a CYVAL_SAR_SUB_RESOLUTION_10B
00000000 a CYVAL_SAR_SUB_RESOLUTION_8B
00000000 a CYVAL_SAR_SUB_RESOLUTION_8B
00000004 a CYVAL_SAR_VREF_SEL_VBGR
00000004 a CYVAL_SAR_VREF_SEL_VBGR
00000007 a CYVAL_SAR_VREF_SEL_VDDA
00000007 a CYVAL_SAR_VREF_SEL_VDDA
00000006 a CYVAL_SAR_VREF_SEL_VDDA_DIV_2
00000006 a CYVAL_SAR_VREF_SEL_VDDA_DIV_2
00000003 a CYVAL_SAR_VREF_SEL_VREF_AROUTE
00000003 a CYVAL_SAR_VREF_SEL_VREF_AROUTE
00000005 a CYVAL_SAR_VREF_SEL_VREF_EXT
00000005 a CYVAL_SAR_VREF_SEL_VREF_EXT
00000000 a CYVAL_SAR_VREF_SEL_VREF0
00000000 a CYVAL_SAR_VREF_SEL_VREF0
00000001 a CYVAL_SAR_VREF_SEL_VREF1
00000001 a CYVAL_SAR_VREF_SEL_VREF1
00000002 a CYVAL_SAR_VREF_SEL_VREF2
00000002 a CYVAL_SAR_VREF_SEL_VREF2
00000001 a CYVAL_SAR_WOUND_RESOLUTION_10BIT
00000001 a CYVAL_SAR_WOUND_RESOLUTION_10BIT
00000000 a CYVAL_SAR_WOUND_RESOLUTION_12BIT
00000000 a CYVAL_SAR_WOUND_RESOLUTION_12BIT
00000002 a CYVAL_SAR_WOUND_RESOLUTION_8BIT
00000002 a CYVAL_SAR_WOUND_RESOLUTION_8BIT
00000003 a CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO
00000003 a CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO
00000000 a CYVAL_SCB_MODE_I2C
00000000 a CYVAL_SCB_MODE_I2C
00000001 a CYVAL_SCB_MODE_SPI
00000001 a CYVAL_SCB_MODE_SPI
00000002 a CYVAL_SCB_MODE_UART
00000002 a CYVAL_SCB_MODE_UART
00000002 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES
00000002 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES
00000001 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE
00000001 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE
00000003 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET
00000003 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET
00000000 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE
00000000 a CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE
00000001 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR
00000001 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR
00000002 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT
00000002 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT
00000003 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE
00000003 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE
00000000 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET
00000000 a CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET
00000002 a CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES
00000002 a CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES
00000001 a CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE
00000001 a CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE
00000003 a CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET
00000003 a CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET
00000000 a CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE
00000000 a CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE
00000000 a CYVAL_TCPWM_CNT_GENERIC_DIVBY1
00000000 a CYVAL_TCPWM_CNT_GENERIC_DIVBY1
00000007 a CYVAL_TCPWM_CNT_GENERIC_DIVBY128
00000007 a CYVAL_TCPWM_CNT_GENERIC_DIVBY128
00000004 a CYVAL_TCPWM_CNT_GENERIC_DIVBY16
00000004 a CYVAL_TCPWM_CNT_GENERIC_DIVBY16
00000001 a CYVAL_TCPWM_CNT_GENERIC_DIVBY2
00000001 a CYVAL_TCPWM_CNT_GENERIC_DIVBY2
00000005 a CYVAL_TCPWM_CNT_GENERIC_DIVBY32
00000005 a CYVAL_TCPWM_CNT_GENERIC_DIVBY32
00000002 a CYVAL_TCPWM_CNT_GENERIC_DIVBY4
00000002 a CYVAL_TCPWM_CNT_GENERIC_DIVBY4
00000006 a CYVAL_TCPWM_CNT_GENERIC_DIVBY64
00000006 a CYVAL_TCPWM_CNT_GENERIC_DIVBY64
00000003 a CYVAL_TCPWM_CNT_GENERIC_DIVBY8
00000003 a CYVAL_TCPWM_CNT_GENERIC_DIVBY8
00000002 a CYVAL_TCPWM_CNT_MODE_CAPTURE
00000002 a CYVAL_TCPWM_CNT_MODE_CAPTURE
00000004 a CYVAL_TCPWM_CNT_MODE_PWM
00000004 a CYVAL_TCPWM_CNT_MODE_PWM
00000005 a CYVAL_TCPWM_CNT_MODE_PWM_DT
00000005 a CYVAL_TCPWM_CNT_MODE_PWM_DT
00000006 a CYVAL_TCPWM_CNT_MODE_PWM_PR
00000006 a CYVAL_TCPWM_CNT_MODE_PWM_PR
00000003 a CYVAL_TCPWM_CNT_MODE_QUAD
00000003 a CYVAL_TCPWM_CNT_MODE_QUAD
00000000 a CYVAL_TCPWM_CNT_MODE_TIMER
00000000 a CYVAL_TCPWM_CNT_MODE_TIMER
00000001 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR
00000001 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR
00000002 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT
00000002 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT
00000003 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE
00000003 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE
00000000 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET
00000000 a CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET
00000002 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT
00000002 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT
00000001 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT
00000001 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT
00000000 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1
00000000 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1
00000001 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2
00000001 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2
00000002 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4
00000002 a CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4
00000002 a CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES
00000002 a CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES
00000001 a CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE
00000001 a CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE
00000003 a CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET
00000003 a CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET
00000000 a CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE
00000000 a CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE
00000002 a CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES
00000002 a CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES
00000001 a CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE
00000001 a CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE
00000003 a CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET
00000003 a CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET
00000000 a CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE
00000000 a CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE
00000002 a CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES
00000002 a CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES
00000001 a CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE
00000001 a CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE
00000003 a CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET
00000003 a CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET
00000000 a CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE
00000000 a CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE
00000001 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR
00000001 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR
00000002 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT
00000002 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT
00000003 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE
00000003 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE
00000000 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET
00000000 a CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET
00000001 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN
00000001 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN
00000000 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP
00000000 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP
00000002 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1
00000002 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1
00000003 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2
00000003 a CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2
00000001 a CYVAL_TST_ADFT_MUX_SEL_0A_IN1
00000001 a CYVAL_TST_ADFT_MUX_SEL_0A_IN1
00000002 a CYVAL_TST_ADFT_MUX_SEL_0A_IN2
00000002 a CYVAL_TST_ADFT_MUX_SEL_0A_IN2
00000003 a CYVAL_TST_ADFT_MUX_SEL_0A_IN3
00000003 a CYVAL_TST_ADFT_MUX_SEL_0A_IN3
00000004 a CYVAL_TST_ADFT_MUX_SEL_0A_IN4
00000004 a CYVAL_TST_ADFT_MUX_SEL_0A_IN4
00000005 a CYVAL_TST_ADFT_MUX_SEL_0A_IN5
00000005 a CYVAL_TST_ADFT_MUX_SEL_0A_IN5
00000006 a CYVAL_TST_ADFT_MUX_SEL_0A_IN6
00000006 a CYVAL_TST_ADFT_MUX_SEL_0A_IN6
00000000 a CYVAL_TST_ADFT_MUX_SEL_0A_NC0
00000000 a CYVAL_TST_ADFT_MUX_SEL_0A_NC0
00000007 a CYVAL_TST_ADFT_MUX_SEL_0A_NC7
00000007 a CYVAL_TST_ADFT_MUX_SEL_0A_NC7
00000000 a CYVAL_UDB_BCTL0_BCEN_DISABLE
00000000 a CYVAL_UDB_BCTL0_BCEN_DISABLE
00000001 a CYVAL_UDB_BCTL0_BCEN_ENABLE
00000001 a CYVAL_UDB_BCTL0_BCEN_ENABLE
00000000 a CYVAL_UDB_BCTL0_BCEN_Q_DISABLE
00000000 a CYVAL_UDB_BCTL0_BCEN_Q_DISABLE
00000001 a CYVAL_UDB_BCTL0_BCEN_Q_ENABLE
00000001 a CYVAL_UDB_BCTL0_BCEN_Q_ENABLE
00000002 a CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT
00000002 a CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES
00000000 a CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES
00000001 a CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT
00000001 a CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT
00000003 a CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT
00000000 a CYVAL_UDB_BCTL0_DCEN_DISABLE
00000000 a CYVAL_UDB_BCTL0_DCEN_DISABLE
00000001 a CYVAL_UDB_BCTL0_DCEN_ENABLE
00000001 a CYVAL_UDB_BCTL0_DCEN_ENABLE
00000000 a CYVAL_UDB_BCTL0_DCEN_Q_DISABLE
00000000 a CYVAL_UDB_BCTL0_DCEN_Q_DISABLE
00000001 a CYVAL_UDB_BCTL0_DCEN_Q_ENABLE
00000001 a CYVAL_UDB_BCTL0_DCEN_Q_ENABLE
00000000 a CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE
00000000 a CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE
00000001 a CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE
00000001 a CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE
00000000 a CYVAL_UDB_BCTL0_DRV_DISABLE
00000000 a CYVAL_UDB_BCTL0_DRV_DISABLE
00000001 a CYVAL_UDB_BCTL0_DRV_ENABLE
00000001 a CYVAL_UDB_BCTL0_DRV_ENABLE
00000000 a CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE
00000000 a CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE
00000001 a CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE
00000001 a CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE
00000000 a CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE
00000000 a CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE
00000001 a CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE
00000001 a CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE
00000000 a CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE
00000000 a CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE
00000001 a CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE
00000001 a CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE
00000000 a CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE
00000000 a CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE
00000001 a CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE
00000001 a CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE
00000000 a CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB
00000000 a CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB
00000001 a CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB
00000001 a CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB
00000000 a CYVAL_UDB_CAT16_CNT_START_DISABLE
00000000 a CYVAL_UDB_CAT16_CNT_START_DISABLE
00000001 a CYVAL_UDB_CAT16_CNT_START_ENABLE
00000001 a CYVAL_UDB_CAT16_CNT_START_ENABLE
00000001 a CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR
00000001 a CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR
00000000 a CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL
00000000 a CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL
00000001 a CYVAL_UDB_CAT16_FIFO0_LVL_MID
00000001 a CYVAL_UDB_CAT16_FIFO0_LVL_MID
00000000 a CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL
00000000 a CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL
00000001 a CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR
00000001 a CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR
00000000 a CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL
00000000 a CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL
00000001 a CYVAL_UDB_CAT16_FIFO1_LVL_MID
00000001 a CYVAL_UDB_CAT16_FIFO1_LVL_MID
00000000 a CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL
00000000 a CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL
00000000 a CYVAL_UDB_CAT16_INT_EN_DISABLE
00000000 a CYVAL_UDB_CAT16_INT_EN_DISABLE
00000001 a CYVAL_UDB_CAT16_INT_EN_ENABLE
00000001 a CYVAL_UDB_CAT16_INT_EN_ENABLE
00000000 a CYVAL_UDB_INT_MODE_CFG_LEVEL
00000000 a CYVAL_UDB_INT_MODE_CFG_LEVEL
00000001 a CYVAL_UDB_INT_MODE_CFG_PULSE
00000001 a CYVAL_UDB_INT_MODE_CFG_PULSE
00000001 a CYVAL_UDB_P_U_A0_WR_SRC_ALU
00000001 a CYVAL_UDB_P_U_A0_WR_SRC_ALU
00000002 a CYVAL_UDB_P_U_A0_WR_SRC_D0
00000002 a CYVAL_UDB_P_U_A0_WR_SRC_D0
00000003 a CYVAL_UDB_P_U_A0_WR_SRC_F0
00000003 a CYVAL_UDB_P_U_A0_WR_SRC_F0
00000000 a CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE
00000000 a CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE
00000001 a CYVAL_UDB_P_U_A1_WR_SRC_ALU
00000001 a CYVAL_UDB_P_U_A1_WR_SRC_ALU
00000002 a CYVAL_UDB_P_U_A1_WR_SRC_D1
00000002 a CYVAL_UDB_P_U_A1_WR_SRC_D1
00000003 a CYVAL_UDB_P_U_A1_WR_SRC_F1
00000003 a CYVAL_UDB_P_U_A1_WR_SRC_F1
00000000 a CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE
00000000 a CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE
00000001 a CYVAL_UDB_P_U_ALT_CNT_ALT_MODE
00000001 a CYVAL_UDB_P_U_ALT_CNT_ALT_MODE
00000000 a CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE
00000000 a CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE
00000001 a CYVAL_UDB_P_U_ALT_RES_ALTERNATE
00000001 a CYVAL_UDB_P_U_ALT_RES_ALTERNATE
00000000 a CYVAL_UDB_P_U_ALT_RES_COMPATIBLE
00000000 a CYVAL_UDB_P_U_ALT_RES_COMPATIBLE
00000000 a CYVAL_UDB_P_U_AMASK_EN_DISABLE
00000000 a CYVAL_UDB_P_U_AMASK_EN_DISABLE
00000001 a CYVAL_UDB_P_U_AMASK_EN_ENABLE
00000001 a CYVAL_UDB_P_U_AMASK_EN_ENABLE
00000000 a CYVAL_UDB_P_U_CFB_EN_DISABLE
00000000 a CYVAL_UDB_P_U_CFB_EN_DISABLE
00000001 a CYVAL_UDB_P_U_CFB_EN_ENABLE
00000001 a CYVAL_UDB_P_U_CFB_EN_ENABLE
00000000 a CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE
00000000 a CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE
00000001 a CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE
00000001 a CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE
00000000 a CYVAL_UDB_P_U_CHAIN_FB_DISABLE
00000000 a CYVAL_UDB_P_U_CHAIN_FB_DISABLE
00000001 a CYVAL_UDB_P_U_CHAIN_FB_ENABLE
00000001 a CYVAL_UDB_P_U_CHAIN_FB_ENABLE
00000000 a CYVAL_UDB_P_U_CHAIN0_DISABLE
00000000 a CYVAL_UDB_P_U_CHAIN0_DISABLE
00000001 a CYVAL_UDB_P_U_CHAIN0_ENABLE
00000001 a CYVAL_UDB_P_U_CHAIN0_ENABLE
00000000 a CYVAL_UDB_P_U_CHAIN1_DISABLE
00000000 a CYVAL_UDB_P_U_CHAIN1_DISABLE
00000001 a CYVAL_UDB_P_U_CHAIN1_ENABLE
00000001 a CYVAL_UDB_P_U_CHAIN1_ENABLE
00000001 a CYVAL_UDB_P_U_CI_MUX_DP_IN0
00000001 a CYVAL_UDB_P_U_CI_MUX_DP_IN0
00000002 a CYVAL_UDB_P_U_CI_MUX_DP_IN1
00000002 a CYVAL_UDB_P_U_CI_MUX_DP_IN1
00000003 a CYVAL_UDB_P_U_CI_MUX_DP_IN2
00000003 a CYVAL_UDB_P_U_CI_MUX_DP_IN2
00000004 a CYVAL_UDB_P_U_CI_MUX_DP_IN3
00000004 a CYVAL_UDB_P_U_CI_MUX_DP_IN3
00000005 a CYVAL_UDB_P_U_CI_MUX_DP_IN4
00000005 a CYVAL_UDB_P_U_CI_MUX_DP_IN4
00000006 a CYVAL_UDB_P_U_CI_MUX_DP_IN5
00000006 a CYVAL_UDB_P_U_CI_MUX_DP_IN5
00000000 a CYVAL_UDB_P_U_CI_MUX_OFF
00000000 a CYVAL_UDB_P_U_CI_MUX_OFF
00000007 a CYVAL_UDB_P_U_CI_MUX_RESERVED
00000007 a CYVAL_UDB_P_U_CI_MUX_RESERVED
00000000 a CYVAL_UDB_P_U_CI_SEL_CFG_A
00000000 a CYVAL_UDB_P_U_CI_SEL_CFG_A
00000001 a CYVAL_UDB_P_U_CI_SEL_CFG_B
00000001 a CYVAL_UDB_P_U_CI_SEL_CFG_B
00000003 a CYVAL_UDB_P_U_CI_SELA_CHAIN
00000003 a CYVAL_UDB_P_U_CI_SELA_CHAIN
00000000 a CYVAL_UDB_P_U_CI_SELA_DEFAULT
00000000 a CYVAL_UDB_P_U_CI_SELA_DEFAULT
00000001 a CYVAL_UDB_P_U_CI_SELA_REGISTERED
00000001 a CYVAL_UDB_P_U_CI_SELA_REGISTERED
00000002 a CYVAL_UDB_P_U_CI_SELA_ROUTE
00000002 a CYVAL_UDB_P_U_CI_SELA_ROUTE
00000003 a CYVAL_UDB_P_U_CI_SELB_CHAIN
00000003 a CYVAL_UDB_P_U_CI_SELB_CHAIN
00000000 a CYVAL_UDB_P_U_CI_SELB_DEFAULT
00000000 a CYVAL_UDB_P_U_CI_SELB_DEFAULT
00000001 a CYVAL_UDB_P_U_CI_SELB_REGISTERED
00000001 a CYVAL_UDB_P_U_CI_SELB_REGISTERED
00000002 a CYVAL_UDB_P_U_CI_SELB_ROUTE
00000002 a CYVAL_UDB_P_U_CI_SELB_ROUTE
00000000 a CYVAL_UDB_P_U_CMASK0_EN_DISABLE
00000000 a CYVAL_UDB_P_U_CMASK0_EN_DISABLE
00000001 a CYVAL_UDB_P_U_CMASK0_EN_ENABLE
00000001 a CYVAL_UDB_P_U_CMASK0_EN_ENABLE
00000000 a CYVAL_UDB_P_U_CMASK1_EN_DISABLE
00000000 a CYVAL_UDB_P_U_CMASK1_EN_DISABLE
00000001 a CYVAL_UDB_P_U_CMASK1_EN_ENABLE
00000001 a CYVAL_UDB_P_U_CMASK1_EN_ENABLE
00000000 a CYVAL_UDB_P_U_CMP_SEL_CFG_A
00000000 a CYVAL_UDB_P_U_CMP_SEL_CFG_A
00000001 a CYVAL_UDB_P_U_CMP_SEL_CFG_B
00000001 a CYVAL_UDB_P_U_CMP_SEL_CFG_B
00000003 a CYVAL_UDB_P_U_CMP_SELA_A0_A0
00000003 a CYVAL_UDB_P_U_CMP_SELA_A0_A0
00000002 a CYVAL_UDB_P_U_CMP_SELA_A0_D1
00000002 a CYVAL_UDB_P_U_CMP_SELA_A0_D1
00000001 a CYVAL_UDB_P_U_CMP_SELA_A1_A0
00000001 a CYVAL_UDB_P_U_CMP_SELA_A1_A0
00000000 a CYVAL_UDB_P_U_CMP_SELA_A1_D1
00000000 a CYVAL_UDB_P_U_CMP_SELA_A1_D1
00000003 a CYVAL_UDB_P_U_CMP_SELB_A0_A0
00000003 a CYVAL_UDB_P_U_CMP_SELB_A0_A0
00000002 a CYVAL_UDB_P_U_CMP_SELB_A0_D1
00000002 a CYVAL_UDB_P_U_CMP_SELB_A0_D1
00000001 a CYVAL_UDB_P_U_CMP_SELB_A1_A0
00000001 a CYVAL_UDB_P_U_CMP_SELB_A1_A0
00000000 a CYVAL_UDB_P_U_CMP_SELB_A1_D1
00000000 a CYVAL_UDB_P_U_CMP_SELB_A1_D1
00000000 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4
00000000 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4
00000001 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5
00000001 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5
00000002 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6
00000002 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6
00000003 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO
00000003 a CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO
00000000 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0
00000000 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0
00000001 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1
00000001 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1
00000002 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2
00000002 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2
00000003 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3
00000003 a CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3
00000000 a CYVAL_UDB_P_U_CTL_MD0_DIRECT
00000000 a CYVAL_UDB_P_U_CTL_MD0_DIRECT
00000002 a CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC
00000002 a CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC
00000003 a CYVAL_UDB_P_U_CTL_MD0_PULSE
00000003 a CYVAL_UDB_P_U_CTL_MD0_PULSE
00000001 a CYVAL_UDB_P_U_CTL_MD0_SYNC
00000001 a CYVAL_UDB_P_U_CTL_MD0_SYNC
00000000 a CYVAL_UDB_P_U_CTL_MD1_DIRECT
00000000 a CYVAL_UDB_P_U_CTL_MD1_DIRECT
00000002 a CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC
00000002 a CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC
00000003 a CYVAL_UDB_P_U_CTL_MD1_PULSE
00000003 a CYVAL_UDB_P_U_CTL_MD1_PULSE
00000001 a CYVAL_UDB_P_U_CTL_MD1_SYNC
00000001 a CYVAL_UDB_P_U_CTL_MD1_SYNC
00000001 a CYVAL_UDB_P_U_D0_LD_DP_IN0
00000001 a CYVAL_UDB_P_U_D0_LD_DP_IN0
00000002 a CYVAL_UDB_P_U_D0_LD_DP_IN1
00000002 a CYVAL_UDB_P_U_D0_LD_DP_IN1
00000003 a CYVAL_UDB_P_U_D0_LD_DP_IN2
00000003 a CYVAL_UDB_P_U_D0_LD_DP_IN2
00000004 a CYVAL_UDB_P_U_D0_LD_DP_IN3
00000004 a CYVAL_UDB_P_U_D0_LD_DP_IN3
00000005 a CYVAL_UDB_P_U_D0_LD_DP_IN4
00000005 a CYVAL_UDB_P_U_D0_LD_DP_IN4
00000006 a CYVAL_UDB_P_U_D0_LD_DP_IN5
00000006 a CYVAL_UDB_P_U_D0_LD_DP_IN5
00000000 a CYVAL_UDB_P_U_D0_LD_OFF
00000000 a CYVAL_UDB_P_U_D0_LD_OFF
00000007 a CYVAL_UDB_P_U_D0_LD_RESERVED
00000007 a CYVAL_UDB_P_U_D0_LD_RESERVED
00000001 a CYVAL_UDB_P_U_D1_LD_DP_IN0
00000001 a CYVAL_UDB_P_U_D1_LD_DP_IN0
00000002 a CYVAL_UDB_P_U_D1_LD_DP_IN1
00000002 a CYVAL_UDB_P_U_D1_LD_DP_IN1
00000003 a CYVAL_UDB_P_U_D1_LD_DP_IN2
00000003 a CYVAL_UDB_P_U_D1_LD_DP_IN2
00000004 a CYVAL_UDB_P_U_D1_LD_DP_IN3
00000004 a CYVAL_UDB_P_U_D1_LD_DP_IN3
00000005 a CYVAL_UDB_P_U_D1_LD_DP_IN4
00000005 a CYVAL_UDB_P_U_D1_LD_DP_IN4
00000006 a CYVAL_UDB_P_U_D1_LD_DP_IN5
00000006 a CYVAL_UDB_P_U_D1_LD_DP_IN5
00000000 a CYVAL_UDB_P_U_D1_LD_OFF
00000000 a CYVAL_UDB_P_U_D1_LD_OFF
00000007 a CYVAL_UDB_P_U_D1_LD_RESERVED
00000007 a CYVAL_UDB_P_U_D1_LD_RESERVED
00000000 a CYVAL_UDB_P_U_DEF_SI_DEFAULT_0
00000000 a CYVAL_UDB_P_U_DEF_SI_DEFAULT_0
00000001 a CYVAL_UDB_P_U_DEF_SI_DEFAULT_1
00000001 a CYVAL_UDB_P_U_DEF_SI_DEFAULT_1
00000008 a CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK
00000008 a CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK
00000000 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK0
00000000 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK0
00000001 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK1
00000001 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK1
00000002 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK2
00000002 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK2
00000003 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK3
00000003 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK3
00000004 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK4
00000004 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK4
00000005 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK5
00000005 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK5
00000006 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK6
00000006 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK6
00000007 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK7
00000007 a CYVAL_UDB_P_U_DP_CK_SEL_GCLK7
00000009 a CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK
00000009 a CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK
00000001 a CYVAL_UDB_P_U_DP_RES_POL_INVERT
00000001 a CYVAL_UDB_P_U_DP_RES_POL_INVERT
00000000 a CYVAL_UDB_P_U_DP_RES_POL_NOINV
00000000 a CYVAL_UDB_P_U_DP_RES_POL_NOINV
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS
00000001 a CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE
00000000 a CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE
00000000 a CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE
00000000 a CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE
00000001 a CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE
00000001 a CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE
00000000 a CYVAL_UDB_P_U_EN_RES_DP_DISABLE
00000000 a CYVAL_UDB_P_U_EN_RES_DP_DISABLE
00000001 a CYVAL_UDB_P_U_EN_RES_DP_ENABLE
00000001 a CYVAL_UDB_P_U_EN_RES_DP_ENABLE
00000001 a CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED
00000001 a CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED
00000000 a CYVAL_UDB_P_U_EN_RES_STAT_NEGATED
00000000 a CYVAL_UDB_P_U_EN_RES_STAT_NEGATED
00000000 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0
00000000 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0
00000001 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1
00000001 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1
00000002 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2
00000002 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2
00000003 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3
00000003 a CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3
00000001 a CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL
00000001 a CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL
00000000 a CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL
00000000 a CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL
00000000 a CYVAL_UDB_P_U_EXT_SYNC_DISABLE
00000000 a CYVAL_UDB_P_U_EXT_SYNC_DISABLE
00000001 a CYVAL_UDB_P_U_EXT_SYNC_ENABLE
00000001 a CYVAL_UDB_P_U_EXT_SYNC_ENABLE
00000001 a CYVAL_UDB_P_U_F0_CK_INV_INVERT
00000001 a CYVAL_UDB_P_U_F0_CK_INV_INVERT
00000000 a CYVAL_UDB_P_U_F0_CK_INV_NORMAL
00000000 a CYVAL_UDB_P_U_F0_CK_INV_NORMAL
00000001 a CYVAL_UDB_P_U_F0_DYN_DYNAMIC
00000001 a CYVAL_UDB_P_U_F0_DYN_DYNAMIC
00000000 a CYVAL_UDB_P_U_F0_DYN_STATIC
00000000 a CYVAL_UDB_P_U_F0_DYN_STATIC
00000000 a CYVAL_UDB_P_U_F0_INSEL_INPUT
00000000 a CYVAL_UDB_P_U_F0_INSEL_INPUT
00000001 a CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0
00000001 a CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0
00000002 a CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1
00000002 a CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1
00000003 a CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU
00000003 a CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU
00000001 a CYVAL_UDB_P_U_F0_LD_DP_IN0
00000001 a CYVAL_UDB_P_U_F0_LD_DP_IN0
00000002 a CYVAL_UDB_P_U_F0_LD_DP_IN1
00000002 a CYVAL_UDB_P_U_F0_LD_DP_IN1
00000003 a CYVAL_UDB_P_U_F0_LD_DP_IN2
00000003 a CYVAL_UDB_P_U_F0_LD_DP_IN2
00000004 a CYVAL_UDB_P_U_F0_LD_DP_IN3
00000004 a CYVAL_UDB_P_U_F0_LD_DP_IN3
00000005 a CYVAL_UDB_P_U_F0_LD_DP_IN4
00000005 a CYVAL_UDB_P_U_F0_LD_DP_IN4
00000006 a CYVAL_UDB_P_U_F0_LD_DP_IN5
00000006 a CYVAL_UDB_P_U_F0_LD_DP_IN5
00000000 a CYVAL_UDB_P_U_F0_LD_OFF
00000000 a CYVAL_UDB_P_U_F0_LD_OFF
00000007 a CYVAL_UDB_P_U_F0_LD_RESERVED
00000007 a CYVAL_UDB_P_U_F0_LD_RESERVED
00000001 a CYVAL_UDB_P_U_F1_CK_INV_INVERT
00000001 a CYVAL_UDB_P_U_F1_CK_INV_INVERT
00000000 a CYVAL_UDB_P_U_F1_CK_INV_NORMAL
00000000 a CYVAL_UDB_P_U_F1_CK_INV_NORMAL
00000001 a CYVAL_UDB_P_U_F1_DYN_DYNAMIC
00000001 a CYVAL_UDB_P_U_F1_DYN_DYNAMIC
00000000 a CYVAL_UDB_P_U_F1_DYN_STATIC
00000000 a CYVAL_UDB_P_U_F1_DYN_STATIC
00000000 a CYVAL_UDB_P_U_F1_INSEL_INPUT
00000000 a CYVAL_UDB_P_U_F1_INSEL_INPUT
00000001 a CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0
00000001 a CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0
00000002 a CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1
00000002 a CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1
00000003 a CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU
00000003 a CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU
00000001 a CYVAL_UDB_P_U_F1_LD_DP_IN0
00000001 a CYVAL_UDB_P_U_F1_LD_DP_IN0
00000002 a CYVAL_UDB_P_U_F1_LD_DP_IN1
00000002 a CYVAL_UDB_P_U_F1_LD_DP_IN1
00000003 a CYVAL_UDB_P_U_F1_LD_DP_IN2
00000003 a CYVAL_UDB_P_U_F1_LD_DP_IN2
00000004 a CYVAL_UDB_P_U_F1_LD_DP_IN3
00000004 a CYVAL_UDB_P_U_F1_LD_DP_IN3
00000005 a CYVAL_UDB_P_U_F1_LD_DP_IN4
00000005 a CYVAL_UDB_P_U_F1_LD_DP_IN4
00000006 a CYVAL_UDB_P_U_F1_LD_DP_IN5
00000006 a CYVAL_UDB_P_U_F1_LD_DP_IN5
00000000 a CYVAL_UDB_P_U_F1_LD_OFF
00000000 a CYVAL_UDB_P_U_F1_LD_OFF
00000007 a CYVAL_UDB_P_U_F1_LD_RESERVED
00000007 a CYVAL_UDB_P_U_F1_LD_RESERVED
00000000 a CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE
00000000 a CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE
00000001 a CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE
00000001 a CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE
00000000 a CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE
00000000 a CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE
00000001 a CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE
00000001 a CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE
00000000 a CYVAL_UDB_P_U_FIFO_CAP_DISABLE
00000000 a CYVAL_UDB_P_U_FIFO_CAP_DISABLE
00000001 a CYVAL_UDB_P_U_FIFO_CAP_ENABLE
00000001 a CYVAL_UDB_P_U_FIFO_CAP_ENABLE
00000001 a CYVAL_UDB_P_U_FIFO_EDGE_EDGE
00000001 a CYVAL_UDB_P_U_FIFO_EDGE_EDGE
00000000 a CYVAL_UDB_P_U_FIFO_EDGE_LEVEL
00000000 a CYVAL_UDB_P_U_FIFO_EDGE_LEVEL
00000000 a CYVAL_UDB_P_U_FIFO_FAST_DISABLE
00000000 a CYVAL_UDB_P_U_FIFO_FAST_DISABLE
00000001 a CYVAL_UDB_P_U_FIFO_FAST_ENABLE
00000001 a CYVAL_UDB_P_U_FIFO_FAST_ENABLE
00000003 a CYVAL_UDB_P_U_FUNC_ADD
00000003 a CYVAL_UDB_P_U_FUNC_ADD
00000006 a CYVAL_UDB_P_U_FUNC_AND
00000006 a CYVAL_UDB_P_U_FUNC_AND
00000002 a CYVAL_UDB_P_U_FUNC_DEC_A
00000002 a CYVAL_UDB_P_U_FUNC_DEC_A
00000001 a CYVAL_UDB_P_U_FUNC_INC_A
00000001 a CYVAL_UDB_P_U_FUNC_INC_A
00000007 a CYVAL_UDB_P_U_FUNC_OR
00000007 a CYVAL_UDB_P_U_FUNC_OR
00000000 a CYVAL_UDB_P_U_FUNC_PASS
00000000 a CYVAL_UDB_P_U_FUNC_PASS
00000004 a CYVAL_UDB_P_U_FUNC_SUB
00000004 a CYVAL_UDB_P_U_FUNC_SUB
00000005 a CYVAL_UDB_P_U_FUNC_XOR
00000005 a CYVAL_UDB_P_U_FUNC_XOR
00000000 a CYVAL_UDB_P_U_GUDB_WR_DISABLE
00000000 a CYVAL_UDB_P_U_GUDB_WR_DISABLE
00000001 a CYVAL_UDB_P_U_GUDB_WR_ENABLE
00000001 a CYVAL_UDB_P_U_GUDB_WR_ENABLE
00000000 a CYVAL_UDB_P_U_MSB_EN_DISABLE
00000000 a CYVAL_UDB_P_U_MSB_EN_DISABLE
00000001 a CYVAL_UDB_P_U_MSB_EN_ENABLE
00000001 a CYVAL_UDB_P_U_MSB_EN_ENABLE
00000000 a CYVAL_UDB_P_U_MSB_SEL_BIT0
00000000 a CYVAL_UDB_P_U_MSB_SEL_BIT0
00000001 a CYVAL_UDB_P_U_MSB_SEL_BIT1
00000001 a CYVAL_UDB_P_U_MSB_SEL_BIT1
00000002 a CYVAL_UDB_P_U_MSB_SEL_BIT2
00000002 a CYVAL_UDB_P_U_MSB_SEL_BIT2
00000003 a CYVAL_UDB_P_U_MSB_SEL_BIT3
00000003 a CYVAL_UDB_P_U_MSB_SEL_BIT3
00000004 a CYVAL_UDB_P_U_MSB_SEL_BIT4
00000004 a CYVAL_UDB_P_U_MSB_SEL_BIT4
00000005 a CYVAL_UDB_P_U_MSB_SEL_BIT5
00000005 a CYVAL_UDB_P_U_MSB_SEL_BIT5
00000006 a CYVAL_UDB_P_U_MSB_SEL_BIT6
00000006 a CYVAL_UDB_P_U_MSB_SEL_BIT6
00000007 a CYVAL_UDB_P_U_MSB_SEL_BIT7
00000007 a CYVAL_UDB_P_U_MSB_SEL_BIT7
00000000 a CYVAL_UDB_P_U_MSB_SI_DEFAULT
00000000 a CYVAL_UDB_P_U_MSB_SI_DEFAULT
00000001 a CYVAL_UDB_P_U_MSB_SI_MSB
00000001 a CYVAL_UDB_P_U_MSB_SI_MSB
00000001 a CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_OUT_SYNC_REGISTERED
00000000 a CYVAL_UDB_P_U_OUT_SYNC_REGISTERED
00000000 a CYVAL_UDB_P_U_OUT0_CE0
00000000 a CYVAL_UDB_P_U_OUT0_CE0
00000004 a CYVAL_UDB_P_U_OUT0_CE1
00000004 a CYVAL_UDB_P_U_OUT0_CE1
00000001 a CYVAL_UDB_P_U_OUT0_CL0
00000001 a CYVAL_UDB_P_U_OUT0_CL0
00000005 a CYVAL_UDB_P_U_OUT0_CL1
00000005 a CYVAL_UDB_P_U_OUT0_CL1
0000000a a CYVAL_UDB_P_U_OUT0_CMSBO
0000000a a CYVAL_UDB_P_U_OUT0_CMSBO
00000009 a CYVAL_UDB_P_U_OUT0_CO_MSB
00000009 a CYVAL_UDB_P_U_OUT0_CO_MSB
0000000c a CYVAL_UDB_P_U_OUT0_F0_BLK_STAT
0000000c a CYVAL_UDB_P_U_OUT0_F0_BLK_STAT
0000000e a CYVAL_UDB_P_U_OUT0_F0_BUS_STAT
0000000e a CYVAL_UDB_P_U_OUT0_F0_BUS_STAT
0000000d a CYVAL_UDB_P_U_OUT0_F1_BLK_STAT
0000000d a CYVAL_UDB_P_U_OUT0_F1_BLK_STAT
0000000f a CYVAL_UDB_P_U_OUT0_F1_BUS_STAT
0000000f a CYVAL_UDB_P_U_OUT0_F1_BUS_STAT
00000003 a CYVAL_UDB_P_U_OUT0_FF0
00000003 a CYVAL_UDB_P_U_OUT0_FF0
00000007 a CYVAL_UDB_P_U_OUT0_FF1
00000007 a CYVAL_UDB_P_U_OUT0_FF1
00000008 a CYVAL_UDB_P_U_OUT0_OV_MSB
00000008 a CYVAL_UDB_P_U_OUT0_OV_MSB
0000000b a CYVAL_UDB_P_U_OUT0_SO
0000000b a CYVAL_UDB_P_U_OUT0_SO
00000002 a CYVAL_UDB_P_U_OUT0_Z0
00000002 a CYVAL_UDB_P_U_OUT0_Z0
00000006 a CYVAL_UDB_P_U_OUT0_Z1
00000006 a CYVAL_UDB_P_U_OUT0_Z1
00000000 a CYVAL_UDB_P_U_OUT1_CE0
00000000 a CYVAL_UDB_P_U_OUT1_CE0
00000004 a CYVAL_UDB_P_U_OUT1_CE1
00000004 a CYVAL_UDB_P_U_OUT1_CE1
00000001 a CYVAL_UDB_P_U_OUT1_CL0
00000001 a CYVAL_UDB_P_U_OUT1_CL0
00000005 a CYVAL_UDB_P_U_OUT1_CL1
00000005 a CYVAL_UDB_P_U_OUT1_CL1
0000000a a CYVAL_UDB_P_U_OUT1_CMSBO
0000000a a CYVAL_UDB_P_U_OUT1_CMSBO
00000009 a CYVAL_UDB_P_U_OUT1_CO_MSB
00000009 a CYVAL_UDB_P_U_OUT1_CO_MSB
0000000c a CYVAL_UDB_P_U_OUT1_F0_BLK_STAT
0000000c a CYVAL_UDB_P_U_OUT1_F0_BLK_STAT
0000000e a CYVAL_UDB_P_U_OUT1_F0_BUS_STAT
0000000e a CYVAL_UDB_P_U_OUT1_F0_BUS_STAT
0000000d a CYVAL_UDB_P_U_OUT1_F1_BLK_STAT
0000000d a CYVAL_UDB_P_U_OUT1_F1_BLK_STAT
0000000f a CYVAL_UDB_P_U_OUT1_F1_BUS_STAT
0000000f a CYVAL_UDB_P_U_OUT1_F1_BUS_STAT
00000003 a CYVAL_UDB_P_U_OUT1_FF0
00000003 a CYVAL_UDB_P_U_OUT1_FF0
00000007 a CYVAL_UDB_P_U_OUT1_FF1
00000007 a CYVAL_UDB_P_U_OUT1_FF1
00000008 a CYVAL_UDB_P_U_OUT1_OV_MSB
00000008 a CYVAL_UDB_P_U_OUT1_OV_MSB
0000000b a CYVAL_UDB_P_U_OUT1_SO
0000000b a CYVAL_UDB_P_U_OUT1_SO
00000002 a CYVAL_UDB_P_U_OUT1_Z0
00000002 a CYVAL_UDB_P_U_OUT1_Z0
00000006 a CYVAL_UDB_P_U_OUT1_Z1
00000006 a CYVAL_UDB_P_U_OUT1_Z1
00000000 a CYVAL_UDB_P_U_OUT2_CE0
00000000 a CYVAL_UDB_P_U_OUT2_CE0
00000004 a CYVAL_UDB_P_U_OUT2_CE1
00000004 a CYVAL_UDB_P_U_OUT2_CE1
00000001 a CYVAL_UDB_P_U_OUT2_CL0
00000001 a CYVAL_UDB_P_U_OUT2_CL0
00000005 a CYVAL_UDB_P_U_OUT2_CL1
00000005 a CYVAL_UDB_P_U_OUT2_CL1
0000000a a CYVAL_UDB_P_U_OUT2_CMSBO
0000000a a CYVAL_UDB_P_U_OUT2_CMSBO
00000009 a CYVAL_UDB_P_U_OUT2_CO_MSB
00000009 a CYVAL_UDB_P_U_OUT2_CO_MSB
0000000c a CYVAL_UDB_P_U_OUT2_F0_BLK_STAT
0000000c a CYVAL_UDB_P_U_OUT2_F0_BLK_STAT
0000000e a CYVAL_UDB_P_U_OUT2_F0_BUS_STAT
0000000e a CYVAL_UDB_P_U_OUT2_F0_BUS_STAT
0000000d a CYVAL_UDB_P_U_OUT2_F1_BLK_STAT
0000000d a CYVAL_UDB_P_U_OUT2_F1_BLK_STAT
0000000f a CYVAL_UDB_P_U_OUT2_F1_BUS_STAT
0000000f a CYVAL_UDB_P_U_OUT2_F1_BUS_STAT
00000003 a CYVAL_UDB_P_U_OUT2_FF0
00000003 a CYVAL_UDB_P_U_OUT2_FF0
00000007 a CYVAL_UDB_P_U_OUT2_FF1
00000007 a CYVAL_UDB_P_U_OUT2_FF1
00000008 a CYVAL_UDB_P_U_OUT2_OV_MSB
00000008 a CYVAL_UDB_P_U_OUT2_OV_MSB
0000000b a CYVAL_UDB_P_U_OUT2_SO
0000000b a CYVAL_UDB_P_U_OUT2_SO
00000002 a CYVAL_UDB_P_U_OUT2_Z0
00000002 a CYVAL_UDB_P_U_OUT2_Z0
00000006 a CYVAL_UDB_P_U_OUT2_Z1
00000006 a CYVAL_UDB_P_U_OUT2_Z1
00000000 a CYVAL_UDB_P_U_OUT3_CE0
00000000 a CYVAL_UDB_P_U_OUT3_CE0
00000004 a CYVAL_UDB_P_U_OUT3_CE1
00000004 a CYVAL_UDB_P_U_OUT3_CE1
00000001 a CYVAL_UDB_P_U_OUT3_CL0
00000001 a CYVAL_UDB_P_U_OUT3_CL0
00000005 a CYVAL_UDB_P_U_OUT3_CL1
00000005 a CYVAL_UDB_P_U_OUT3_CL1
0000000a a CYVAL_UDB_P_U_OUT3_CMSBO
0000000a a CYVAL_UDB_P_U_OUT3_CMSBO
00000009 a CYVAL_UDB_P_U_OUT3_CO_MSB
00000009 a CYVAL_UDB_P_U_OUT3_CO_MSB
0000000c a CYVAL_UDB_P_U_OUT3_F0_BLK_STAT
0000000c a CYVAL_UDB_P_U_OUT3_F0_BLK_STAT
0000000e a CYVAL_UDB_P_U_OUT3_F0_BUS_STAT
0000000e a CYVAL_UDB_P_U_OUT3_F0_BUS_STAT
0000000d a CYVAL_UDB_P_U_OUT3_F1_BLK_STAT
0000000d a CYVAL_UDB_P_U_OUT3_F1_BLK_STAT
0000000f a CYVAL_UDB_P_U_OUT3_F1_BUS_STAT
0000000f a CYVAL_UDB_P_U_OUT3_F1_BUS_STAT
00000003 a CYVAL_UDB_P_U_OUT3_FF0
00000003 a CYVAL_UDB_P_U_OUT3_FF0
00000007 a CYVAL_UDB_P_U_OUT3_FF1
00000007 a CYVAL_UDB_P_U_OUT3_FF1
00000008 a CYVAL_UDB_P_U_OUT3_OV_MSB
00000008 a CYVAL_UDB_P_U_OUT3_OV_MSB
0000000b a CYVAL_UDB_P_U_OUT3_SO
0000000b a CYVAL_UDB_P_U_OUT3_SO
00000002 a CYVAL_UDB_P_U_OUT3_Z0
00000002 a CYVAL_UDB_P_U_OUT3_Z0
00000006 a CYVAL_UDB_P_U_OUT3_Z1
00000006 a CYVAL_UDB_P_U_OUT3_Z1
00000000 a CYVAL_UDB_P_U_OUT4_CE0
00000000 a CYVAL_UDB_P_U_OUT4_CE0
00000004 a CYVAL_UDB_P_U_OUT4_CE1
00000004 a CYVAL_UDB_P_U_OUT4_CE1
00000001 a CYVAL_UDB_P_U_OUT4_CL0
00000001 a CYVAL_UDB_P_U_OUT4_CL0
00000005 a CYVAL_UDB_P_U_OUT4_CL1
00000005 a CYVAL_UDB_P_U_OUT4_CL1
0000000a a CYVAL_UDB_P_U_OUT4_CMSBO
0000000a a CYVAL_UDB_P_U_OUT4_CMSBO
00000009 a CYVAL_UDB_P_U_OUT4_CO_MSB
00000009 a CYVAL_UDB_P_U_OUT4_CO_MSB
0000000c a CYVAL_UDB_P_U_OUT4_F0_BLK_STAT
0000000c a CYVAL_UDB_P_U_OUT4_F0_BLK_STAT
0000000e a CYVAL_UDB_P_U_OUT4_F0_BUS_STAT
0000000e a CYVAL_UDB_P_U_OUT4_F0_BUS_STAT
0000000d a CYVAL_UDB_P_U_OUT4_F1_BLK_STAT
0000000d a CYVAL_UDB_P_U_OUT4_F1_BLK_STAT
0000000f a CYVAL_UDB_P_U_OUT4_F1_BUS_STAT
0000000f a CYVAL_UDB_P_U_OUT4_F1_BUS_STAT
00000003 a CYVAL_UDB_P_U_OUT4_FF0
00000003 a CYVAL_UDB_P_U_OUT4_FF0
00000007 a CYVAL_UDB_P_U_OUT4_FF1
00000007 a CYVAL_UDB_P_U_OUT4_FF1
00000008 a CYVAL_UDB_P_U_OUT4_OV_MSB
00000008 a CYVAL_UDB_P_U_OUT4_OV_MSB
0000000b a CYVAL_UDB_P_U_OUT4_SO
0000000b a CYVAL_UDB_P_U_OUT4_SO
00000002 a CYVAL_UDB_P_U_OUT4_Z0
00000002 a CYVAL_UDB_P_U_OUT4_Z0
00000006 a CYVAL_UDB_P_U_OUT4_Z1
00000006 a CYVAL_UDB_P_U_OUT4_Z1
00000000 a CYVAL_UDB_P_U_OUT5_CE0
00000000 a CYVAL_UDB_P_U_OUT5_CE0
00000004 a CYVAL_UDB_P_U_OUT5_CE1
00000004 a CYVAL_UDB_P_U_OUT5_CE1
00000001 a CYVAL_UDB_P_U_OUT5_CL0
00000001 a CYVAL_UDB_P_U_OUT5_CL0
00000005 a CYVAL_UDB_P_U_OUT5_CL1
00000005 a CYVAL_UDB_P_U_OUT5_CL1
0000000a a CYVAL_UDB_P_U_OUT5_CMSBO
0000000a a CYVAL_UDB_P_U_OUT5_CMSBO
00000009 a CYVAL_UDB_P_U_OUT5_CO_MSB
00000009 a CYVAL_UDB_P_U_OUT5_CO_MSB
0000000c a CYVAL_UDB_P_U_OUT5_F0_BLK_STAT
0000000c a CYVAL_UDB_P_U_OUT5_F0_BLK_STAT
0000000e a CYVAL_UDB_P_U_OUT5_F0_BUS_STAT
0000000e a CYVAL_UDB_P_U_OUT5_F0_BUS_STAT
0000000d a CYVAL_UDB_P_U_OUT5_F1_BLK_STAT
0000000d a CYVAL_UDB_P_U_OUT5_F1_BLK_STAT
0000000f a CYVAL_UDB_P_U_OUT5_F1_BUS_STAT
0000000f a CYVAL_UDB_P_U_OUT5_F1_BUS_STAT
00000003 a CYVAL_UDB_P_U_OUT5_FF0
00000003 a CYVAL_UDB_P_U_OUT5_FF0
00000007 a CYVAL_UDB_P_U_OUT5_FF1
00000007 a CYVAL_UDB_P_U_OUT5_FF1
00000008 a CYVAL_UDB_P_U_OUT5_OV_MSB
00000008 a CYVAL_UDB_P_U_OUT5_OV_MSB
0000000b a CYVAL_UDB_P_U_OUT5_SO
0000000b a CYVAL_UDB_P_U_OUT5_SO
00000002 a CYVAL_UDB_P_U_OUT5_Z0
00000002 a CYVAL_UDB_P_U_OUT5_Z0
00000006 a CYVAL_UDB_P_U_OUT5_Z1
00000006 a CYVAL_UDB_P_U_OUT5_Z1
00000000 a CYVAL_UDB_P_U_PI_DYN_DISABLE
00000000 a CYVAL_UDB_P_U_PI_DYN_DISABLE
00000001 a CYVAL_UDB_P_U_PI_DYN_ENABLE
00000001 a CYVAL_UDB_P_U_PI_DYN_ENABLE
00000000 a CYVAL_UDB_P_U_PI_SEL_NORMAL
00000000 a CYVAL_UDB_P_U_PI_SEL_NORMAL
00000001 a CYVAL_UDB_P_U_PI_SEL_PARALLEL
00000001 a CYVAL_UDB_P_U_PI_SEL_PARALLEL
00000008 a CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK
00000008 a CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK
00000000 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0
00000000 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0
00000001 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1
00000001 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1
00000002 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2
00000002 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2
00000003 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3
00000003 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3
00000004 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4
00000004 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4
00000005 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5
00000005 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5
00000006 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6
00000006 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6
00000007 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7
00000007 a CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7
00000009 a CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK
00000009 a CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK
00000001 a CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD0_RES_POL_INVERT
00000001 a CYVAL_UDB_P_U_PLD0_RES_POL_INVERT
00000000 a CYVAL_UDB_P_U_PLD0_RES_POL_NOINV
00000000 a CYVAL_UDB_P_U_PLD0_RES_POL_NOINV
00000008 a CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK
00000008 a CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK
00000000 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0
00000000 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0
00000001 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1
00000001 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1
00000002 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2
00000002 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2
00000003 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3
00000003 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3
00000004 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4
00000004 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4
00000005 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5
00000005 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5
00000006 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6
00000006 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6
00000007 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7
00000007 a CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7
00000009 a CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK
00000009 a CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK
00000001 a CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL
00000001 a CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL
00000000 a CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER
00000000 a CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED
00000001 a CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED
00000000 a CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE
00000000 a CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE
00000001 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY
00000001 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY
00000000 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF
00000000 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF
00000002 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H
00000002 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H
00000003 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L
00000003 a CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L
00000001 a CYVAL_UDB_P_U_PLD1_RES_POL_INVERT
00000001 a CYVAL_UDB_P_U_PLD1_RES_POL_INVERT
00000000 a CYVAL_UDB_P_U_PLD1_RES_POL_NOINV
00000000 a CYVAL_UDB_P_U_PLD1_RES_POL_NOINV
00000001 a CYVAL_UDB_P_U_RAD0_DP_IN0
00000001 a CYVAL_UDB_P_U_RAD0_DP_IN0
00000002 a CYVAL_UDB_P_U_RAD0_DP_IN1
00000002 a CYVAL_UDB_P_U_RAD0_DP_IN1
00000003 a CYVAL_UDB_P_U_RAD0_DP_IN2
00000003 a CYVAL_UDB_P_U_RAD0_DP_IN2
00000004 a CYVAL_UDB_P_U_RAD0_DP_IN3
00000004 a CYVAL_UDB_P_U_RAD0_DP_IN3
00000005 a CYVAL_UDB_P_U_RAD0_DP_IN4
00000005 a CYVAL_UDB_P_U_RAD0_DP_IN4
00000006 a CYVAL_UDB_P_U_RAD0_DP_IN5
00000006 a CYVAL_UDB_P_U_RAD0_DP_IN5
00000000 a CYVAL_UDB_P_U_RAD0_OFF
00000000 a CYVAL_UDB_P_U_RAD0_OFF
00000007 a CYVAL_UDB_P_U_RAD0_RESERVED
00000007 a CYVAL_UDB_P_U_RAD0_RESERVED
00000001 a CYVAL_UDB_P_U_RAD1_DP_IN0
00000001 a CYVAL_UDB_P_U_RAD1_DP_IN0
00000002 a CYVAL_UDB_P_U_RAD1_DP_IN1
00000002 a CYVAL_UDB_P_U_RAD1_DP_IN1
00000003 a CYVAL_UDB_P_U_RAD1_DP_IN2
00000003 a CYVAL_UDB_P_U_RAD1_DP_IN2
00000004 a CYVAL_UDB_P_U_RAD1_DP_IN3
00000004 a CYVAL_UDB_P_U_RAD1_DP_IN3
00000005 a CYVAL_UDB_P_U_RAD1_DP_IN4
00000005 a CYVAL_UDB_P_U_RAD1_DP_IN4
00000006 a CYVAL_UDB_P_U_RAD1_DP_IN5
00000006 a CYVAL_UDB_P_U_RAD1_DP_IN5
00000000 a CYVAL_UDB_P_U_RAD1_OFF
00000000 a CYVAL_UDB_P_U_RAD1_OFF
00000007 a CYVAL_UDB_P_U_RAD1_RESERVED
00000007 a CYVAL_UDB_P_U_RAD1_RESERVED
00000001 a CYVAL_UDB_P_U_RAD2_DP_IN0
00000001 a CYVAL_UDB_P_U_RAD2_DP_IN0
00000002 a CYVAL_UDB_P_U_RAD2_DP_IN1
00000002 a CYVAL_UDB_P_U_RAD2_DP_IN1
00000003 a CYVAL_UDB_P_U_RAD2_DP_IN2
00000003 a CYVAL_UDB_P_U_RAD2_DP_IN2
00000004 a CYVAL_UDB_P_U_RAD2_DP_IN3
00000004 a CYVAL_UDB_P_U_RAD2_DP_IN3
00000005 a CYVAL_UDB_P_U_RAD2_DP_IN4
00000005 a CYVAL_UDB_P_U_RAD2_DP_IN4
00000006 a CYVAL_UDB_P_U_RAD2_DP_IN5
00000006 a CYVAL_UDB_P_U_RAD2_DP_IN5
00000000 a CYVAL_UDB_P_U_RAD2_OFF
00000000 a CYVAL_UDB_P_U_RAD2_OFF
00000007 a CYVAL_UDB_P_U_RAD2_RESERVED
00000007 a CYVAL_UDB_P_U_RAD2_RESERVED
00000001 a CYVAL_UDB_P_U_RC_EN_INV_INVERT
00000001 a CYVAL_UDB_P_U_RC_EN_INV_INVERT
00000000 a CYVAL_UDB_P_U_RC_EN_INV_NOINV
00000000 a CYVAL_UDB_P_U_RC_EN_INV_NOINV
00000003 a CYVAL_UDB_P_U_RC_EN_MODE_LEVEL
00000003 a CYVAL_UDB_P_U_RC_EN_MODE_LEVEL
00000000 a CYVAL_UDB_P_U_RC_EN_MODE_OFF
00000000 a CYVAL_UDB_P_U_RC_EN_MODE_OFF
00000001 a CYVAL_UDB_P_U_RC_EN_MODE_ON
00000001 a CYVAL_UDB_P_U_RC_EN_MODE_ON
00000002 a CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE
00000002 a CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE
00000000 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0
00000000 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0
00000001 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1
00000001 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1
00000002 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2
00000002 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2
00000003 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3
00000003 a CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3
00000001 a CYVAL_UDB_P_U_RC_INV_INVERT
00000001 a CYVAL_UDB_P_U_RC_INV_INVERT
00000000 a CYVAL_UDB_P_U_RC_INV_NOINV
00000000 a CYVAL_UDB_P_U_RC_INV_NOINV
00000001 a CYVAL_UDB_P_U_RES_POL_ASSERTED
00000001 a CYVAL_UDB_P_U_RES_POL_ASSERTED
00000000 a CYVAL_UDB_P_U_RES_POL_NEGATED
00000000 a CYVAL_UDB_P_U_RES_POL_NEGATED
00000000 a CYVAL_UDB_P_U_RES_SEL_RC_IN0
00000000 a CYVAL_UDB_P_U_RES_SEL_RC_IN0
00000001 a CYVAL_UDB_P_U_RES_SEL_RC_IN1
00000001 a CYVAL_UDB_P_U_RES_SEL_RC_IN1
00000002 a CYVAL_UDB_P_U_RES_SEL_RC_IN2
00000002 a CYVAL_UDB_P_U_RES_SEL_RC_IN2
00000003 a CYVAL_UDB_P_U_RES_SEL_RC_IN3
00000003 a CYVAL_UDB_P_U_RES_SEL_RC_IN3
00000000 a CYVAL_UDB_P_U_ROUTE_EN_DISABLE
00000000 a CYVAL_UDB_P_U_ROUTE_EN_DISABLE
00000001 a CYVAL_UDB_P_U_ROUTE_EN_ROUTED
00000001 a CYVAL_UDB_P_U_ROUTE_EN_ROUTED
00000000 a CYVAL_UDB_P_U_ROUTE_LD_DISABLE
00000000 a CYVAL_UDB_P_U_ROUTE_LD_DISABLE
00000001 a CYVAL_UDB_P_U_ROUTE_LD_ROUTED
00000001 a CYVAL_UDB_P_U_ROUTE_LD_ROUTED
00000008 a CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK
00000008 a CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK
00000000 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK0
00000000 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK0
00000001 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK1
00000001 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK1
00000002 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK2
00000002 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK2
00000003 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK3
00000003 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK3
00000004 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK4
00000004 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK4
00000005 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK5
00000005 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK5
00000006 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK6
00000006 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK6
00000007 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK7
00000007 a CYVAL_UDB_P_U_SC_CK_SEL_GCLK7
00000009 a CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK
00000009 a CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK
00000000 a CYVAL_UDB_P_U_SC_EXT_RES_DISABLED
00000000 a CYVAL_UDB_P_U_SC_EXT_RES_DISABLED
00000001 a CYVAL_UDB_P_U_SC_EXT_RES_ENABLED
00000001 a CYVAL_UDB_P_U_SC_EXT_RES_ENABLED
00000001 a CYVAL_UDB_P_U_SC_INT_MD_INT_MODE
00000001 a CYVAL_UDB_P_U_SC_INT_MD_INT_MODE
00000000 a CYVAL_UDB_P_U_SC_INT_MD_NORMAL
00000000 a CYVAL_UDB_P_U_SC_INT_MD_NORMAL
00000000 a CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL
00000000 a CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL
00000002 a CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER
00000002 a CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER
00000001 a CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL
00000001 a CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL
00000003 a CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED
00000003 a CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED
00000001 a CYVAL_UDB_P_U_SC_RES_POL_INVERT
00000001 a CYVAL_UDB_P_U_SC_RES_POL_INVERT
00000000 a CYVAL_UDB_P_U_SC_RES_POL_NOINV
00000000 a CYVAL_UDB_P_U_SC_RES_POL_NOINV
00000000 a CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL
00000000 a CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL
00000001 a CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE
00000001 a CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE
00000001 a CYVAL_UDB_P_U_SHIFT_LEFT
00000001 a CYVAL_UDB_P_U_SHIFT_LEFT
00000000 a CYVAL_UDB_P_U_SHIFT_NOSHIFT
00000000 a CYVAL_UDB_P_U_SHIFT_NOSHIFT
00000002 a CYVAL_UDB_P_U_SHIFT_RIGHT
00000002 a CYVAL_UDB_P_U_SHIFT_RIGHT
00000000 a CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB
00000000 a CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB
00000001 a CYVAL_UDB_P_U_SHIFT_SEL_SOR
00000001 a CYVAL_UDB_P_U_SHIFT_SEL_SOR
00000003 a CYVAL_UDB_P_U_SHIFT_SWAP
00000003 a CYVAL_UDB_P_U_SHIFT_SWAP
00000001 a CYVAL_UDB_P_U_SI_MUX_DP_IN0
00000001 a CYVAL_UDB_P_U_SI_MUX_DP_IN0
00000002 a CYVAL_UDB_P_U_SI_MUX_DP_IN1
00000002 a CYVAL_UDB_P_U_SI_MUX_DP_IN1
00000003 a CYVAL_UDB_P_U_SI_MUX_DP_IN2
00000003 a CYVAL_UDB_P_U_SI_MUX_DP_IN2
00000004 a CYVAL_UDB_P_U_SI_MUX_DP_IN3
00000004 a CYVAL_UDB_P_U_SI_MUX_DP_IN3
00000005 a CYVAL_UDB_P_U_SI_MUX_DP_IN4
00000005 a CYVAL_UDB_P_U_SI_MUX_DP_IN4
00000006 a CYVAL_UDB_P_U_SI_MUX_DP_IN5
00000006 a CYVAL_UDB_P_U_SI_MUX_DP_IN5
00000000 a CYVAL_UDB_P_U_SI_MUX_OFF
00000000 a CYVAL_UDB_P_U_SI_MUX_OFF
00000007 a CYVAL_UDB_P_U_SI_MUX_RESERVED
00000007 a CYVAL_UDB_P_U_SI_MUX_RESERVED
00000000 a CYVAL_UDB_P_U_SI_SEL_CFG_A
00000000 a CYVAL_UDB_P_U_SI_SEL_CFG_A
00000001 a CYVAL_UDB_P_U_SI_SEL_CFG_B
00000001 a CYVAL_UDB_P_U_SI_SEL_CFG_B
00000003 a CYVAL_UDB_P_U_SI_SELA_CHAIN
00000003 a CYVAL_UDB_P_U_SI_SELA_CHAIN
00000000 a CYVAL_UDB_P_U_SI_SELA_DEFAULT
00000000 a CYVAL_UDB_P_U_SI_SELA_DEFAULT
00000001 a CYVAL_UDB_P_U_SI_SELA_REGISTERED
00000001 a CYVAL_UDB_P_U_SI_SELA_REGISTERED
00000002 a CYVAL_UDB_P_U_SI_SELA_ROUTE
00000002 a CYVAL_UDB_P_U_SI_SELA_ROUTE
00000003 a CYVAL_UDB_P_U_SI_SELB_CHAIN
00000003 a CYVAL_UDB_P_U_SI_SELB_CHAIN
00000000 a CYVAL_UDB_P_U_SI_SELB_DEFAULT
00000000 a CYVAL_UDB_P_U_SI_SELB_DEFAULT
00000001 a CYVAL_UDB_P_U_SI_SELB_REGISTERED
00000001 a CYVAL_UDB_P_U_SI_SELB_REGISTERED
00000002 a CYVAL_UDB_P_U_SI_SELB_ROUTE
00000002 a CYVAL_UDB_P_U_SI_SELB_ROUTE
00000000 a CYVAL_UDB_P_U_SRC_A_A0
00000000 a CYVAL_UDB_P_U_SRC_A_A0
00000001 a CYVAL_UDB_P_U_SRC_A_A1
00000001 a CYVAL_UDB_P_U_SRC_A_A1
00000002 a CYVAL_UDB_P_U_SRC_B_A0
00000002 a CYVAL_UDB_P_U_SRC_B_A0
00000003 a CYVAL_UDB_P_U_SRC_B_A1
00000003 a CYVAL_UDB_P_U_SRC_B_A1
00000000 a CYVAL_UDB_P_U_SRC_B_D0
00000000 a CYVAL_UDB_P_U_SRC_B_D0
00000001 a CYVAL_UDB_P_U_SRC_B_D1
00000001 a CYVAL_UDB_P_U_SRC_B_D1
00000001 a CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE
00000001 a CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE
00000000 a CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT
00000000 a CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT
00000001 a CYVAL_UDB_PA_CLKIN_EN_INV_INV
00000001 a CYVAL_UDB_PA_CLKIN_EN_INV_INV
00000000 a CYVAL_UDB_PA_CLKIN_EN_INV_NOINV
00000000 a CYVAL_UDB_PA_CLKIN_EN_INV_NOINV
00000003 a CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL
00000003 a CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL
00000000 a CYVAL_UDB_PA_CLKIN_EN_MODE_OFF
00000000 a CYVAL_UDB_PA_CLKIN_EN_MODE_OFF
00000001 a CYVAL_UDB_PA_CLKIN_EN_MODE_ON
00000001 a CYVAL_UDB_PA_CLKIN_EN_MODE_ON
00000002 a CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE
00000002 a CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE
00000001 a CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0
00000001 a CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0
00000002 a CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1
00000002 a CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1
00000003 a CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2
00000003 a CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2
00000000 a CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC
00000000 a CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC
00000001 a CYVAL_UDB_PA_CLKIN_INV_INV
00000001 a CYVAL_UDB_PA_CLKIN_INV_INV
00000000 a CYVAL_UDB_PA_CLKIN_INV_NOINV
00000000 a CYVAL_UDB_PA_CLKIN_INV_NOINV
00000009 a CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP
00000009 a CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP
0000000d a CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0
0000000d a CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0
0000000e a CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1
0000000e a CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1
0000000f a CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2
0000000f a CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2
00000000 a CYVAL_UDB_PA_CLKIN_SEL_GCLK0
00000000 a CYVAL_UDB_PA_CLKIN_SEL_GCLK0
00000001 a CYVAL_UDB_PA_CLKIN_SEL_GCLK1
00000001 a CYVAL_UDB_PA_CLKIN_SEL_GCLK1
00000002 a CYVAL_UDB_PA_CLKIN_SEL_GCLK2
00000002 a CYVAL_UDB_PA_CLKIN_SEL_GCLK2
00000003 a CYVAL_UDB_PA_CLKIN_SEL_GCLK3
00000003 a CYVAL_UDB_PA_CLKIN_SEL_GCLK3
00000004 a CYVAL_UDB_PA_CLKIN_SEL_GCLK4
00000004 a CYVAL_UDB_PA_CLKIN_SEL_GCLK4
00000005 a CYVAL_UDB_PA_CLKIN_SEL_GCLK5
00000005 a CYVAL_UDB_PA_CLKIN_SEL_GCLK5
00000006 a CYVAL_UDB_PA_CLKIN_SEL_GCLK6
00000006 a CYVAL_UDB_PA_CLKIN_SEL_GCLK6
00000007 a CYVAL_UDB_PA_CLKIN_SEL_GCLK7
00000007 a CYVAL_UDB_PA_CLKIN_SEL_GCLK7
0000000c a CYVAL_UDB_PA_CLKIN_SEL_PIN_RC
0000000c a CYVAL_UDB_PA_CLKIN_SEL_PIN_RC
00000001 a CYVAL_UDB_PA_CLKOUT_EN_INV_INV
00000001 a CYVAL_UDB_PA_CLKOUT_EN_INV_INV
00000000 a CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV
00000000 a CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV
00000003 a CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL
00000003 a CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL
00000000 a CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF
00000000 a CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF
00000001 a CYVAL_UDB_PA_CLKOUT_EN_MODE_ON
00000001 a CYVAL_UDB_PA_CLKOUT_EN_MODE_ON
00000002 a CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE
00000002 a CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE
00000001 a CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0
00000001 a CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0
00000002 a CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1
00000002 a CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1
00000003 a CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2
00000003 a CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2
00000000 a CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC
00000000 a CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC
00000001 a CYVAL_UDB_PA_CLKOUT_INV_INV
00000001 a CYVAL_UDB_PA_CLKOUT_INV_INV
00000000 a CYVAL_UDB_PA_CLKOUT_INV_NOINV
00000000 a CYVAL_UDB_PA_CLKOUT_INV_NOINV
00000009 a CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP
00000009 a CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP
0000000d a CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0
0000000d a CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0
0000000e a CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1
0000000e a CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1
0000000f a CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2
0000000f a CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2
00000000 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK0
00000000 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK0
00000001 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK1
00000001 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK1
00000002 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK2
00000002 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK2
00000003 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK3
00000003 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK3
00000004 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK4
00000004 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK4
00000005 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK5
00000005 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK5
00000006 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK6
00000006 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK6
00000007 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK7
00000007 a CYVAL_UDB_PA_CLKOUT_SEL_GCLK7
0000000c a CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC
0000000c a CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC
00000000 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3
00000000 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3
00000000 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3
00000000 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3
00000000 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3
00000000 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3
00000000 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3
00000000 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0
00000000 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0
00000001 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1
00000001 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1
00000002 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2
00000002 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2
00000003 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3
00000003 a CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3
00000002 a CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC0_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC0_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT
00000002 a CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC1_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC1_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT
00000002 a CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC2_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC2_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT
00000002 a CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC3_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC3_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT
00000002 a CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC4_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC4_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT
00000002 a CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC5_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC5_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT
00000002 a CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC6_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC6_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT
00000002 a CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC
00000002 a CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC
00000003 a CYVAL_UDB_PA_IN_SYNC7_RSVD
00000003 a CYVAL_UDB_PA_IN_SYNC7_RSVD
00000001 a CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC
00000001 a CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC
00000000 a CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT
00000000 a CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT
00000000 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3
00000000 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3
00000000 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3
00000000 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3
00000000 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3
00000000 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3
00000000 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3
00000000 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0
00000000 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0
00000001 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1
00000001 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1
00000002 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2
00000002 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2
00000003 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3
00000003 a CYVAL_UDB_PA_OE_SYNC0_CONSTANT0
00000003 a CYVAL_UDB_PA_OE_SYNC0_CONSTANT0
00000002 a CYVAL_UDB_PA_OE_SYNC0_CONSTANT1
00000002 a CYVAL_UDB_PA_OE_SYNC0_CONSTANT1
00000001 a CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC
00000001 a CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC
00000000 a CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT
00000000 a CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT
00000003 a CYVAL_UDB_PA_OE_SYNC1_CONSTANT0
00000003 a CYVAL_UDB_PA_OE_SYNC1_CONSTANT0
00000002 a CYVAL_UDB_PA_OE_SYNC1_CONSTANT1
00000002 a CYVAL_UDB_PA_OE_SYNC1_CONSTANT1
00000001 a CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC
00000001 a CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC
00000000 a CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT
00000000 a CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT
00000003 a CYVAL_UDB_PA_OE_SYNC2_CONSTANT0
00000003 a CYVAL_UDB_PA_OE_SYNC2_CONSTANT0
00000002 a CYVAL_UDB_PA_OE_SYNC2_CONSTANT1
00000002 a CYVAL_UDB_PA_OE_SYNC2_CONSTANT1
00000001 a CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC
00000001 a CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC
00000000 a CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT
00000000 a CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT
00000003 a CYVAL_UDB_PA_OE_SYNC3_CONSTANT0
00000003 a CYVAL_UDB_PA_OE_SYNC3_CONSTANT0
00000002 a CYVAL_UDB_PA_OE_SYNC3_CONSTANT1
00000002 a CYVAL_UDB_PA_OE_SYNC3_CONSTANT1
00000001 a CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC
00000001 a CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC
00000000 a CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT
00000000 a CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC0_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC0_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC1_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC1_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC2_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC2_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC3_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC3_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC4_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC4_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC5_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC5_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC6_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC6_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT
00000002 a CYVAL_UDB_PA_OUT_SYNC7_CLOCK
00000002 a CYVAL_UDB_PA_OUT_SYNC7_CLOCK
00000003 a CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV
00000003 a CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV
00000001 a CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC
00000001 a CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC
00000000 a CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT
00000000 a CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT
00000000 a CYVAL_UDB_PA_PIN_SEL_PIN0
00000000 a CYVAL_UDB_PA_PIN_SEL_PIN0
00000001 a CYVAL_UDB_PA_PIN_SEL_PIN1
00000001 a CYVAL_UDB_PA_PIN_SEL_PIN1
00000002 a CYVAL_UDB_PA_PIN_SEL_PIN2
00000002 a CYVAL_UDB_PA_PIN_SEL_PIN2
00000003 a CYVAL_UDB_PA_PIN_SEL_PIN3
00000003 a CYVAL_UDB_PA_PIN_SEL_PIN3
00000004 a CYVAL_UDB_PA_PIN_SEL_PIN4
00000004 a CYVAL_UDB_PA_PIN_SEL_PIN4
00000005 a CYVAL_UDB_PA_PIN_SEL_PIN5
00000005 a CYVAL_UDB_PA_PIN_SEL_PIN5
00000006 a CYVAL_UDB_PA_PIN_SEL_PIN6
00000006 a CYVAL_UDB_PA_PIN_SEL_PIN6
00000007 a CYVAL_UDB_PA_PIN_SEL_PIN7
00000007 a CYVAL_UDB_PA_PIN_SEL_PIN7
00000000 a CYVAL_UDB_PA_RES_IN_EN_DISABLE
00000000 a CYVAL_UDB_PA_RES_IN_EN_DISABLE
00000001 a CYVAL_UDB_PA_RES_IN_EN_ENABLE
00000001 a CYVAL_UDB_PA_RES_IN_EN_ENABLE
00000001 a CYVAL_UDB_PA_RES_IN_INV_INV
00000001 a CYVAL_UDB_PA_RES_IN_INV_INV
00000000 a CYVAL_UDB_PA_RES_IN_INV_NOINV
00000000 a CYVAL_UDB_PA_RES_IN_INV_NOINV
00000001 a CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0
00000001 a CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0
00000002 a CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1
00000002 a CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1
00000003 a CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2
00000003 a CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2
00000000 a CYVAL_UDB_PA_RES_IN_SEL_PIN_RC
00000000 a CYVAL_UDB_PA_RES_IN_SEL_PIN_RC
00000000 a CYVAL_UDB_PA_RES_OE_EN_DISABLE
00000000 a CYVAL_UDB_PA_RES_OE_EN_DISABLE
00000001 a CYVAL_UDB_PA_RES_OE_EN_ENABLE
00000001 a CYVAL_UDB_PA_RES_OE_EN_ENABLE
00000000 a CYVAL_UDB_PA_RES_OUT_EN_DISABLE
00000000 a CYVAL_UDB_PA_RES_OUT_EN_DISABLE
00000001 a CYVAL_UDB_PA_RES_OUT_EN_ENABLE
00000001 a CYVAL_UDB_PA_RES_OUT_EN_ENABLE
00000001 a CYVAL_UDB_PA_RES_OUT_INV_INV
00000001 a CYVAL_UDB_PA_RES_OUT_INV_INV
00000000 a CYVAL_UDB_PA_RES_OUT_INV_NOINV
00000000 a CYVAL_UDB_PA_RES_OUT_INV_NOINV
00000001 a CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0
00000001 a CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0
00000002 a CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1
00000002 a CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1
00000003 a CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2
00000003 a CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2
00000000 a CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC
00000000 a CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC
00000000 a CYVAL_UDB_UDBIF_BANK_EN_DISABLE
00000000 a CYVAL_UDB_UDBIF_BANK_EN_DISABLE
00000001 a CYVAL_UDB_UDBIF_BANK_EN_ENABLE
00000001 a CYVAL_UDB_UDBIF_BANK_EN_ENABLE
00000001 a CYVAL_UDB_UDBIF_DIS_COR_DISABLE
00000001 a CYVAL_UDB_UDBIF_DIS_COR_DISABLE
00000000 a CYVAL_UDB_UDBIF_DIS_COR_NORMAL
00000000 a CYVAL_UDB_UDBIF_DIS_COR_NORMAL
00000000 a CYVAL_UDB_UDBIF_GLBL_WR_DISABLE
00000000 a CYVAL_UDB_UDBIF_GLBL_WR_DISABLE
00000001 a CYVAL_UDB_UDBIF_GLBL_WR_ENABLE
00000001 a CYVAL_UDB_UDBIF_GLBL_WR_ENABLE
00000001 a CYVAL_UDB_UDBIF_LOCK_LOCKED
00000001 a CYVAL_UDB_UDBIF_LOCK_LOCKED
00000000 a CYVAL_UDB_UDBIF_LOCK_MUTABLE
00000000 a CYVAL_UDB_UDBIF_LOCK_MUTABLE
00000000 a CYVAL_UDB_UDBIF_PIPE_BYPASS
00000000 a CYVAL_UDB_UDBIF_PIPE_BYPASS
00000001 a CYVAL_UDB_UDBIF_PIPE_PIPELINED
00000001 a CYVAL_UDB_UDBIF_PIPE_PIPELINED
00000000 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_FIVE_WAITS
00000000 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_FIVE_WAITS
00000001 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_FOUR_WAITS
00000001 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_FOUR_WAITS
00000003 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_ONE_WAIT
00000003 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_ONE_WAIT
00000002 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_THREE_WAITS
00000002 a CYVAL_UDB_UDBIF_RD_CFG_WAIT_THREE_WAITS
00000000 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_ONE_WAIT
00000000 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_ONE_WAIT
00000002 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_THREE_WAITS
00000002 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_THREE_WAITS
00000001 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_TWO_WAITS
00000001 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_TWO_WAITS
00000003 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_ZERO_WAITS
00000003 a CYVAL_UDB_UDBIF_RD_WRK_WAIT_ZERO_WAITS
00000000 a CYVAL_UDB_UDBIF_ROUTE_EN_DISABLE
00000000 a CYVAL_UDB_UDBIF_ROUTE_EN_DISABLE
00000001 a CYVAL_UDB_UDBIF_ROUTE_EN_ENABLE
00000001 a CYVAL_UDB_UDBIF_ROUTE_EN_ENABLE
00000000 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_ONE_WAIT
00000000 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_ONE_WAIT
00000002 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_THREE_WAITS
00000002 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_THREE_WAITS
00000001 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_TWO_WAITS
00000001 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_TWO_WAITS
00000003 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_ZERO_WAITS
00000003 a CYVAL_UDB_UDBIF_WR_CFG_WAIT_ZERO_WAITS
00000000 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_ONE_WAIT
00000000 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_ONE_WAIT
00000002 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_THREE_WAITS
00000002 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_THREE_WAITS
00000001 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_TWO_WAITS
00000001 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_TWO_WAITS
00000003 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_ZERO_WAITS
00000003 a CYVAL_UDB_UDBIF_WR_WRK_WAIT_ZERO_WAITS
00000000 a CYVAL_UDB_W16_CNT_START_LS_DISABLE
00000000 a CYVAL_UDB_W16_CNT_START_LS_DISABLE
00000001 a CYVAL_UDB_W16_CNT_START_LS_ENABLE
00000001 a CYVAL_UDB_W16_CNT_START_LS_ENABLE
00000000 a CYVAL_UDB_W16_CNT_START_MS_DISABLE
00000000 a CYVAL_UDB_W16_CNT_START_MS_DISABLE
00000001 a CYVAL_UDB_W16_CNT_START_MS_ENABLE
00000001 a CYVAL_UDB_W16_CNT_START_MS_ENABLE
00000001 a CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR
00000001 a CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR
00000000 a CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL
00000001 a CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR
00000001 a CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR
00000000 a CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL
00000001 a CYVAL_UDB_W16_FIFO0_LVL_LS_MID
00000001 a CYVAL_UDB_W16_FIFO0_LVL_LS_MID
00000000 a CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL
00000001 a CYVAL_UDB_W16_FIFO0_LVL_MS_MID
00000001 a CYVAL_UDB_W16_FIFO0_LVL_MS_MID
00000000 a CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL
00000001 a CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR
00000001 a CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR
00000000 a CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL
00000001 a CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR
00000001 a CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR
00000000 a CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL
00000001 a CYVAL_UDB_W16_FIFO1_LVL_LS_MID
00000001 a CYVAL_UDB_W16_FIFO1_LVL_LS_MID
00000000 a CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL
00000001 a CYVAL_UDB_W16_FIFO1_LVL_MS_MID
00000001 a CYVAL_UDB_W16_FIFO1_LVL_MS_MID
00000000 a CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL
00000000 a CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL
00000000 a CYVAL_UDB_W16_INT_EN_LS_DISABLE
00000000 a CYVAL_UDB_W16_INT_EN_LS_DISABLE
00000001 a CYVAL_UDB_W16_INT_EN_LS_ENABLE
00000001 a CYVAL_UDB_W16_INT_EN_LS_ENABLE
00000000 a CYVAL_UDB_W16_INT_EN_MS_DISABLE
00000000 a CYVAL_UDB_W16_INT_EN_MS_DISABLE
00000001 a CYVAL_UDB_W16_INT_EN_MS_ENABLE
00000001 a CYVAL_UDB_W16_INT_EN_MS_ENABLE
00000000 a CYVAL_UDB_W32_CNT_START_0_DISABLE
00000000 a CYVAL_UDB_W32_CNT_START_0_DISABLE
00000001 a CYVAL_UDB_W32_CNT_START_0_ENABLE
00000001 a CYVAL_UDB_W32_CNT_START_0_ENABLE
00000000 a CYVAL_UDB_W32_CNT_START_1_DISABLE
00000000 a CYVAL_UDB_W32_CNT_START_1_DISABLE
00000001 a CYVAL_UDB_W32_CNT_START_1_ENABLE
00000001 a CYVAL_UDB_W32_CNT_START_1_ENABLE
00000000 a CYVAL_UDB_W32_CNT_START_2_DISABLE
00000000 a CYVAL_UDB_W32_CNT_START_2_DISABLE
00000001 a CYVAL_UDB_W32_CNT_START_2_ENABLE
00000001 a CYVAL_UDB_W32_CNT_START_2_ENABLE
00000000 a CYVAL_UDB_W32_CNT_START_3_DISABLE
00000000 a CYVAL_UDB_W32_CNT_START_3_DISABLE
00000001 a CYVAL_UDB_W32_CNT_START_3_ENABLE
00000001 a CYVAL_UDB_W32_CNT_START_3_ENABLE
00000001 a CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR
00000001 a CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR
00000000 a CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL
00000001 a CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR
00000001 a CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR
00000000 a CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL
00000001 a CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR
00000001 a CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR
00000000 a CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL
00000001 a CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR
00000001 a CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR
00000000 a CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL
00000001 a CYVAL_UDB_W32_FIFO0_LVL_0_MID
00000001 a CYVAL_UDB_W32_FIFO0_LVL_0_MID
00000000 a CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL
00000001 a CYVAL_UDB_W32_FIFO0_LVL_1_MID
00000001 a CYVAL_UDB_W32_FIFO0_LVL_1_MID
00000000 a CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL
00000001 a CYVAL_UDB_W32_FIFO0_LVL_2_MID
00000001 a CYVAL_UDB_W32_FIFO0_LVL_2_MID
00000000 a CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL
00000001 a CYVAL_UDB_W32_FIFO0_LVL_3_MID
00000001 a CYVAL_UDB_W32_FIFO0_LVL_3_MID
00000000 a CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL
00000000 a CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR
00000001 a CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR
00000000 a CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR
00000001 a CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR
00000000 a CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR
00000001 a CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR
00000000 a CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR
00000001 a CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR
00000000 a CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_LVL_0_MID
00000001 a CYVAL_UDB_W32_FIFO1_LVL_0_MID
00000000 a CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_LVL_1_MID
00000001 a CYVAL_UDB_W32_FIFO1_LVL_1_MID
00000000 a CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_LVL_2_MID
00000001 a CYVAL_UDB_W32_FIFO1_LVL_2_MID
00000000 a CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL
00000001 a CYVAL_UDB_W32_FIFO1_LVL_3_MID
00000001 a CYVAL_UDB_W32_FIFO1_LVL_3_MID
00000000 a CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL
00000000 a CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL
00000000 a CYVAL_UDB_W32_INT_EN_0_DISABLE
00000000 a CYVAL_UDB_W32_INT_EN_0_DISABLE
00000001 a CYVAL_UDB_W32_INT_EN_0_ENABLE
00000001 a CYVAL_UDB_W32_INT_EN_0_ENABLE
00000000 a CYVAL_UDB_W32_INT_EN_1_DISABLE
00000000 a CYVAL_UDB_W32_INT_EN_1_DISABLE
00000001 a CYVAL_UDB_W32_INT_EN_1_ENABLE
00000001 a CYVAL_UDB_W32_INT_EN_1_ENABLE
00000000 a CYVAL_UDB_W32_INT_EN_2_DISABLE
00000000 a CYVAL_UDB_W32_INT_EN_2_DISABLE
00000001 a CYVAL_UDB_W32_INT_EN_2_ENABLE
00000001 a CYVAL_UDB_W32_INT_EN_2_ENABLE
00000000 a CYVAL_UDB_W32_INT_EN_3_DISABLE
00000000 a CYVAL_UDB_W32_INT_EN_3_DISABLE
00000001 a CYVAL_UDB_W32_INT_EN_3_ENABLE
00000001 a CYVAL_UDB_W32_INT_EN_3_ENABLE
00000000 a CYVAL_UDB_W8_CNT_START_DISABLE
00000000 a CYVAL_UDB_W8_CNT_START_DISABLE
00000001 a CYVAL_UDB_W8_CNT_START_ENABLE
00000001 a CYVAL_UDB_W8_CNT_START_ENABLE
00000001 a CYVAL_UDB_W8_FIFO0_CLR_CLEAR
00000001 a CYVAL_UDB_W8_FIFO0_CLR_CLEAR
00000000 a CYVAL_UDB_W8_FIFO0_CLR_NORMAL
00000000 a CYVAL_UDB_W8_FIFO0_CLR_NORMAL
00000001 a CYVAL_UDB_W8_FIFO0_LVL_MID
00000001 a CYVAL_UDB_W8_FIFO0_LVL_MID
00000000 a CYVAL_UDB_W8_FIFO0_LVL_NORMAL
00000000 a CYVAL_UDB_W8_FIFO0_LVL_NORMAL
00000001 a CYVAL_UDB_W8_FIFO1_CLR_CLEAR
00000001 a CYVAL_UDB_W8_FIFO1_CLR_CLEAR
00000000 a CYVAL_UDB_W8_FIFO1_CLR_NORMAL
00000000 a CYVAL_UDB_W8_FIFO1_CLR_NORMAL
00000001 a CYVAL_UDB_W8_FIFO1_LVL_MID
00000001 a CYVAL_UDB_W8_FIFO1_LVL_MID
00000000 a CYVAL_UDB_W8_FIFO1_LVL_NORMAL
00000000 a CYVAL_UDB_W8_FIFO1_LVL_NORMAL
00000000 a CYVAL_UDB_W8_INT_EN_DISABLE
00000000 a CYVAL_UDB_W8_INT_EN_DISABLE
00000001 a CYVAL_UDB_W8_INT_EN_ENABLE
00000001 a CYVAL_UDB_W8_INT_EN_ENABLE
200010e1 D dataLengthOpcode
20001be8 B device_queue
0000bf90 T device_queue_alloc
0000c070 T device_queue_bt_init
0000c0b0 T device_queue_bt_shutdown
20001c2e B device_queue_current_extension_rpa
0001323a T device_queue_disconnect_on_full_pl
0000c0b8 T device_queue_extension_clear_rpa_addr
0000c0d8 T device_queue_extension_set_rpa_addr
0000c100 T device_queue_free
0001323c T device_queue_free_pl
0001323e T device_queue_full_pl
0000c16c T device_queue_get_local_addr
0000c1b0 T device_queue_get_local_addr_used_for_conn_setup
0000c240 T device_queue_get_remote_addr
0000c284 T device_queue_get_remote_addr_used_for_conn_setup
0000c2dc T device_queue_init
00013240 T device_queue_pl_init
00013242 T device_queue_pl_shutdown
0000c2f0 T device_queue_search_remote_addr
0000c378 T device_queue_set_curr_addr_type
0000c3a0 T device_queue_set_remote_addr
20001114 D dle_hci_cmd_func_list
20001118 D dle_hci_gen_comm_complete
2000111c D dle_hci_size_handler
0000c3e4 T dq_pstorage_cb
00012630 T drbg_get_random_number
200010b2 D dsmEnteringState
2000126c D ecc_context
00015e3c R enc_valid_pdu_list
20002610 B end
20002608 B errno
0001322c T ethermind_init_lower_pl
0001322e T ethermind_init_upper_pl
20001041 D eventClose
20001232 d F5_KEYID
20001230 d F5_LENGTH_256
20001248 d F5_SALT
200016b4 B flashBlocks
200010f8 d fp_lec_cmd_handlers
200010fc d fp_lec_convert_cmd_param_handlers
20001100 d fp_lec_validate_cmd_param_handlers
00015e9c R fp_ll_pdu_ack_handlers
00015e44 R fp_ll_pdu_handlers
000001c4 t frame_dummy
0000202c t FREQ
00016214 R fsm_module_table
0000de70 T fsm_post_event
200010cc d g_app_rand_seed
200010be D g_bb_intr_en_mask
20002408 B g_buffer3
20002448 B g_buffer4
2000194c B g_chip_rev_specific_data
20001264 d g_context
200010e2 D g_hci_effective_dle_octets
20001af8 B g_lec_command_array
20001960 B g_lec_event_buffer
200010bc D g_ll_current_interrupt_mask
200016fc b g_mintos_heap_memory
200017fc B g_queue_array
00015e2c R g_slave_clock_accuracy
20001298 d g_smpFixedPasskeyInfo
20001054 D g_sp_storage_rd_offset
20001050 D g_sp_storage_wr_offset
20001810 B g_task_array
200010c5 D g_tx_pkt_llid
200010c0 D g_tx_pkt_opcode
200011ae d gActuaLengthWritten
200010b3 D gAdvParam
20001d88 b gap_adv_data
2000117c D gap_device_connected
20001184 d gap_dle_event_handler
20001188 d gap_privacy_event_handler
20001da8 b gap_scan_response_data
2000117e d gap_timer_handle
20001190 D gAppMtuSize
20001e9c B GattDbAttrStatusBitMask
200012f1 D gAuthorize
200023ac B gbuffin
200023c8 B gbuffout
20001040 D gConfigEnableDsm
20001194 D gConnHandleSignedWrite
200011ad d gCurrentReliableWriteHandleCount
2000100d D gDataBufferPools
00012660 T generate_drbg
200011a9 d gExecPrepWriteCmd
200011ab d gExecuteWriteFlag
20001e7c b gfindByTypeValReq
200011b2 d gFindInfoReq
200011cc D gGattPduBuffer
200011c0 d gGattPrepWriteQSupport
200011a8 d gGattProcedureReqState
200011aa d gGattStopLongProcedure
200011c4 d gGattWriteBufferPtr
200011d0 d gGattWriteQueue
200011d4 d gGattWriteQueueBuffer
200011c1 d gGattWriteQueueIndex
20001018 d ghostStackParameters
200012f2 D gKey
20001140 D gL2capBusyStatusState
20001e09 B gLocalCsrk
20001192 D gMaxAttMtuSize
200011c6 d gMaxAttributeLength
200011c8 d gMaxPrepWriteQDepth
200011ac d gNumOfReliableWriteHandles
200010a8 D gPingState
200011c2 d gPrepQState
20001e8c b gPrepReqParam
200013a4 b gPrepWriteReqMem.6367
20001042 d gPrevRecvRssi
200011b6 d gReadBlobReq
20001e50 b gReadByGrpReqParam
20001e66 b gReadByTypeReqParam
200011bc d gRelaiableWriteParam
20001228 d gSecureConnectionOnlyModeState
2000117d D gSecureConnOobGenerationState
20001e34 B gSignature
200011a0 D gSignCreateCounter
2000118c D gSignData
20001e1c B gSignedWriteWithoutRspParam
20001196 D gSignMac
200011a4 D gSignVerifyCounter
2000122c D gSmp_sc_context
2000121a d gSmpFeatureSelect
200013c4 b gStackConfigParameters
200010ac d gStackDleConfigParameters
20001012 d gStackDleConfigParameters
2000100e d gStackPrivacyConfigParameters
200010aa d gStackPrivacyConfigParameters
200011b0 d gTotalLengthToBeWritten
200010a9 D gTxDbMode
20001e40 b gUuid
00000514 T HandleLeds
         U hardware_init_hook
20001211 D hci_adv_addr_type
0000aa40 T hci_alloc_event_buffer
00010c9c T hci_alloc_remote_device
00010654 T hci_auth_complete_encrypt_change_event
000109fc T hci_bt_init
200011e8 D hci_bt_init_complete_call_cb
00010a74 T hci_bt_shutdown
200011e7 D hci_call_event_ind_callback
00010668 T hci_command_complete_event
20001f1c B hci_command_queue
200011ee D hci_command_queue_end
200011ec D hci_command_queue_start
00010754 T hci_command_status_event
00014020 T hci_command_tx_bh
00014194 T hci_common_api_bh
000105f8 T hci_common_api_handler
00010648 T hci_common_api_handler_no_params
20001212 D hci_config_adv_addr_type
2000120b D hci_config_random_address
000105dc T hci_disconnect_req
00014438 T hci_disconnection_complete_event
0001618c r hci_dle_cmds_dummy
0000af76 t hci_dummy_dle_size_handler
0000af7a t hci_dummy_generate_dle_command_complete
0000af70 t hci_dummy_generate_privacy_command_complete
0000af72 t hci_dummy_get_param_length
200011ea D hci_encrypt_cmd_cmplt_counter
200011e9 D hci_encrypt_cmd_counter
200011f4 D hci_event_ind_cb
00010cd4 T hci_find_device_by_handle
200011e5 D hci_flow_control
0000aa4e T hci_free_event_buffer
00010d00 T hci_free_remote_device
0000a688 T hci_generate_le_conn_update_complete_event
0000a6e2 T hci_generate_le_connection_complete_event
0000a7a4 T hci_generate_le_encryption_change_event
0000a7dc T hci_generate_le_encryption_key_refresh_event
0000a810 T hci_generate_le_long_term_key_req_event
0000a85e T hci_generate_le_no_of_completed_events
0000a89c T hci_generate_le_remote_version_information_complete_event
00014230 T hci_handle_connection_command_status
000107b8 T hci_handle_hardware_error
00010abc T hci_handle_init_sequence
00010b6c T hci_init
20001284 D hci_le_cmd_buffer_pool_handle
00014278 T hci_le_conn_resolution_complete
000142b0 T hci_le_connection_complete_event
0001080c T hci_le_deliver_packets
2000120a D hci_le_device_role
0001083c t hci_le_enqueue_packet
20001288 D hci_le_event_buffer_pool_type1_handle
2000128c D hci_le_event_buffer_pool_type2_handle
0000a8ec T hci_le_generate_authenticated_payload_timeout_expired_event
0000a188 T hci_le_generate_command_complete_event
0000a308 T hci_le_generate_command_status_event
0000a91c T hci_le_generate_disconnection_complete_event
0000a9f4 T hci_le_generate_encrypt_cmd_complete_event
0000a19c T hci_le_generate_event
0000a954 T hci_le_generate_read_authenticated_payload_timeout_cmd_complete_event
0000a9a4 T hci_le_generate_write_authenticated_payload_timeout_cmd_complete_event
0000aa58 T hci_le_handle_data_to_host
0000aac0 T hci_le_handle_data_tx_completed
0000ab1c T hci_le_initialize_data
0001086c T hci_le_long_term_key_requested_event
0000ab44 T hci_le_module_reset
0000ab50 T hci_le_pass_event_through_event_mask
0000a5d4 T hci_le_set_supported_commands
200011f8 D hci_local_bd_addr
200011e4 D hci_num_hci_command_packets
00010880 T hci_number_of_completed_packets_event
00016120 r hci_privacy_cmds_dummy
20001204 D hci_random_address
20001b3c B hci_received_data_Q
200011fe D hci_remote_devices
200011f0 D hci_resolution_conn_handle
20001edc b hci_rpa_packet
200011e6 D hci_schedule_command_tx
00004754 T hci_soft_transport_notify_data_received
20001038 D hci_soft_transport_pkt_recd_cb
00004760 T hci_soft_transport_rx_data
2000103c D hci_soft_transport_tx_completed_cb
0000b0f0 T hci_td_deliver_acl_data_to_host
0000b10e T hci_td_deliver_event_to_host
0000af7c T hci_td_deliver_tx_packet
0000afb0 T hci_td_enque_pkt
0000afec T hci_td_handle_received_bytes
0000afee T hci_td_handle_received_packet
0000b130 T hci_td_handle_transport_init_completed
0000b13c T hci_td_handle_tx_completed
0000b168 T hci_td_init
0000b1ac T hci_td_process_signal
20001b74 B hci_td_struct
0000b03c T hci_td_tx_complete
0000b084 T hci_td_tx_packet
0000b090 T hci_td_tx_packet_data
000047a0 T hci_transport_bt_init
000047a2 T hci_transport_bt_shutdown
000047a4 T hci_transport_init
000108b0 T hci_transport_read_data
000047b4 T hci_transport_write_data
00014204 T hci_trigger_command_tx
0000adac T hci_validate_disconnection_command
0000ade0 T hci_validate_le_add_rem_dev_in_wh_list_cmd
0000adee T hci_validate_le_clear_whitelist_command
0000adf2 T hci_validate_le_default_command
0000adf6 T hci_validate_le_encrypt_cmd_params
0000adfa T hci_validate_le_longterm_key_req_neg_reply_command
0000ae0e T hci_validate_le_longterm_key_req_reply_command
0000ae22 T hci_validate_le_read_ch_map_command
0000ae36 T hci_validate_le_read_whitelist_size_command
0000ae3a T hci_validate_le_receiver_test_command
0000ae48 T hci_validate_le_set_adv_enable
0000ae56 T hci_validate_le_set_adv_params_command
0000aeaa T hci_validate_le_set_adv_scan_resp_data_command
0000aeb8 T hci_validate_le_set_event_mask_command
0000aedc T hci_validate_le_set_host_ch_map_command
0000aee0 T hci_validate_le_set_random_address_command
0000aee4 T hci_validate_le_set_scan_enable
0000aee8 T hci_validate_le_set_scan_params_command
0000aeec T hci_validate_le_test_end_command
0000aef0 T hci_validate_le_transmitter_test_command
0000af04 T hci_validate_read_authenticated_payload_timeout_command
0000af18 T hci_validate_read_rssi_command
0000af2c T hci_validate_read_transmit_power_level_command
0000af4c T hci_validate_reset_command
0000af50 T hci_validate_write_authenticated_payload_timeout_command
00010538 T hci_write_command_adv_scan_response_data
00010584 T hci_write_command_connection_handle
00010510 T hci_write_command_UCHAR
0001051c T hci_write_command_UCHAR_array
20000ccc d heapPointer.4756
20001121 d host_generic_timer_handle
2000108c D idle_func_handler
200012f8 d impure_data
00000001 a INCLUDED_CYFITTERGNU_INC
00000001 a INCLUDED_CYFITTERGNU_INC
000005ec T initialize_psoc
20001270 D input_entropy
0000056c T IntDefaultHandler
00002620 T iprintf
20001120 d is_host_generic_timer_started
00006868 T is_le_connection_handle
00009f2c T isBleControllerLLFTFree
00009f40 T isr_llf_task_enqueue
0000e968 t isSecureConnectionsEnabled
200012b0 d key_distribution_info_pl
0000cb00 T l2cap_allocate_buffer_element
0000d1f4 T l2cap_allocate_channel
0000ca30 T l2cap_bt_init
0000cab4 T l2cap_bt_shutdown
0000cb54 T l2cap_buffer_dequeue
0000cbe8 T l2cap_buffer_enqueue
20001c54 B l2cap_buffer_list
20001158 D l2cap_buffer_num_available
0000d39c T l2cap_cbfc_connect_req
0000d544 T l2cap_cbfc_connect_rsp
20001154 D l2cap_channels
20001d44 B l2cap_command_list
0000da78 T l2cap_command_rej
0000db20 T l2cap_command_timeout_handler
0000dbec T l2cap_command_write
0000dc54 T l2cap_connection_update_req
0000dc98 T l2cap_connection_update_rsp
0000dcdc T l2cap_create_command
0000d69c T l2cap_credit_mode_rx_data_handler
0000d814 T l2cap_credit_mode_tx_data_handler
0000cd10 T l2cap_data_transmitter_bh
0000dd80 T l2cap_delete_command
0000c760 T l2cap_disconnect_cid
0000c808 T l2cap_disconnect_req
0000c8d4 T l2cap_disconnect_rsp
0000d818 T l2cap_enqueue_cbfc_data_for_tx
20001d2c B l2cap_fixed_channel
0000d12c T l2cap_fixed_channel_data_write
2000114c D l2cap_fixed_channel_more_param
0000d234 T l2cap_fixed_mode_rx_data_handler
0000d934 T l2cap_flow_control_credit
0000cdb4 T l2cap_frame_tx_pdu
0000cc28 T l2cap_free_buffer_element
0000d258 T l2cap_free_channel
00013550 T l2cap_get_payload_buffer
0000cad8 T l2cap_init
0000d9ec T l2cap_is_cbfc_psm_registered
0000cc6c T l2cap_is_handle_in_sigch_list
0000cc88 T l2cap_is_in_sigch_list
20001170 D l2cap_le_event_cb
000161bc R l2cap_le_sig_handler
00015154 T l2cap_lp_connect_ind
0001356c T l2cap_lp_data_read
0000ce38 T l2cap_lp_data_write
0000c964 T l2cap_lp_disconnect_ind
0000cfb8 T l2cap_lp_le_buffer_size
2000114a D l2cap_lp_max_le_packet_size
20001148 D l2cap_lp_max_le_packets
0000cfe4 T l2cap_lp_num_completed_packets
20001178 D l2cap_lp_num_le_packets
20001142 D L2CAP_MAX_CBFC_PSM
20001141 D L2CAP_MAX_CHANNELS
20001174 D l2cap_more_channel_param
00013808 T l2cap_mtu_check
20001150 D l2cap_psm_cbfc
0000d194 T l2cap_register_fixed_channel_cb
0000cae8 T l2cap_register_tx_queue_flow_cb
0001389c T l2cap_reset_recombination_variables
20001143 D L2CAP_RESPONSE_TIMEOUT
0000d038 T l2cap_schedule_data_tx
20001145 D l2cap_schedule_tx
0000ddb8 T l2cap_search_command
0000d348 T l2cap_search_local_channel
0000da20 T l2cap_send_cbfc_connect_rsp
0000dde0 T l2cap_send_command_rej
20001146 D l2cap_sig_id_counter
20001c3c B l2cap_sigch_list
20001d1c B l2cap_tx_pdu
2000116c D l2cap_tx_q_end
20001168 D l2cap_tx_q_start
20001164 D l2cap_tx_queue_flow_cb
0000ccb4 T l2cap_tx_queue_flow_control
20001144 D l2cap_tx_queue_flow_state
20001160 D l2cap_tx_queue_hwm
2000115c D l2cap_tx_queue_lwm
0000de40 T l2cap_unknown_cmd
0000de50 T l2cap_update_command
0000d1c0 T l2cap_update_fixed_channel_mtu
200010ca D lastDsmExitSlot
20001278 D le_acl_rx_data_pool_handle
20001274 D le_acl_tx_data_pool_handle
00012a94 T le_allocate_command_buffer
00012ab4 T le_allocate_event_buffer
00012ae4 T le_allocate_rx_data_buffer
00012b04 T le_allocate_rx_pdu_buffer
00012b24 T le_allocate_tx_data_buffer
00012b44 T le_allocate_tx_pdu_buffer
00012b64 T le_allocate_txn_buffer
00006890 T le_assign_connection_handle
20001104 d le_command_param_len
00012b84 T le_create_tasks
00012b94 T le_free_command_buffer
00012ba8 T le_free_event_buffer
00012bd0 T le_free_rx_data_buffer
00012be4 T le_free_rx_pdu_buffer
00012bf8 T le_free_tx_data_buffer
00012c0c T le_free_tx_pdu_buffer
00012c20 T le_free_txn_buffer
000068b8 T le_get_connection_index
00012c34 T le_initialize_buffers
00012d18 T le_isr_send_signal_to_task
00012d24 T le_reset_buffers
00012d60 T le_reset_tasks
00012d6a T le_send_signal_to_task
00008d4c T le_set_register_bit
00008d5c T le_write_register_field
00012d78 T lec_generate_br_edr_command_complete_event
0000a344 T lec_generate_le_command_complete_event
00012edc T lec_get_expected_br_edr_cmd_param_length
0000a1be T lec_get_expected_cmd_param_length
0000a538 T lec_get_expected_le_cmd_param_length
0000abc4 T lec_hci_convert_add_dev_whitelist_command
00012f70 T lec_hci_convert_br_edr_command_params
0000abda T lec_hci_convert_br_edr_set_event_mask_command
0000abea T lec_hci_convert_connection_update_command
0000abec T lec_hci_convert_create_connection_command
0000abee T lec_hci_convert_default_command
0000abf0 T lec_hci_convert_disconnect_command
0000ac02 T lec_hci_convert_encrypt_command
0000a558 T lec_hci_convert_le_command_params
0000ac20 T lec_hci_convert_long_term_key_req_neg_reply_command
0000ac2e T lec_hci_convert_long_term_key_req_reply_command
0000ac4c T lec_hci_convert_read_authenticated_payload_timeout_command
0000ac5a T lec_hci_convert_read_chn_map_command
0000ac68 T lec_hci_convert_read_remote_used_feat_command
0000ac6a T lec_hci_convert_read_rssi_command
0000ac78 T lec_hci_convert_read_transmit_power_level_command
0000ac8a T lec_hci_convert_receiver_test_command
0000ac90 T lec_hci_convert_remote_version_info_command
0000ac9e T lec_hci_convert_remove_dev_whitelist_command
0000acb4 T lec_hci_convert_set_adv_data_command
0000acca T lec_hci_convert_set_adv_enable_command
0000acd0 T lec_hci_convert_set_adv_param_command
0000ad0e T lec_hci_convert_set_event_mask_command
0000ad20 T lec_hci_convert_set_host_chn_classsification_command
0000ad22 T lec_hci_convert_set_rand_address_command
0000ad32 T lec_hci_convert_set_scan_enable_command
0000ad34 T lec_hci_convert_set_scan_param_command
0000ad36 T lec_hci_convert_set_scan_response_command
0000ad4c T lec_hci_convert_start_encryption_command
0000ad84 T lec_hci_convert_transmitter_test_command
0000ad92 T lec_hci_convert_write_authenticated_payload_timeout_command
0000a57c T lec_hci_fill_command_complete_header
0000a63c T lec_hci_handle_add_to_white_list_command
00013014 T lec_hci_handle_br_edr_command
000130f4 T lec_hci_handle_br_edr_set_event_mask_command
00013144 T lec_hci_handle_br_edr_set_event_mask_page2_command
0000a644 T lec_hci_handle_clear_white_list_command
0000a1d4 T lec_hci_handle_command_pkts
0000a274 T lec_hci_handle_commands
0001316c T lec_hci_handle_disconnect
0000aa38 T lec_hci_handle_encrypt_command
0000a598 T lec_hci_handle_le_command
0000a64c T lec_hci_handle_le_default_command
0000a650 T lec_hci_handle_le_unknown_hci_command
0000a9e4 T lec_hci_handle_longterm_key_req_neg_reply_command
0000a9ec T lec_hci_handle_longterm_key_req_reply_command
00013184 T lec_hci_handle_read_authenticated_payload_timeout_command
0000a654 T lec_hci_handle_read_channel_map_command
000131a2 T lec_hci_handle_read_rssi_command
000131aa T lec_hci_handle_read_transmit_power_level_command
0000a65c T lec_hci_handle_read_white_list_size_command
0000a660 T lec_hci_handle_rem_dev_from_white_list_command
000131b2 T lec_hci_handle_remote_version_cmd
000131ba T lec_hci_handle_reset_command
000131f0 T lec_hci_handle_set_adv_data_command
000131f8 T lec_hci_handle_set_adv_enable_command
00013200 T lec_hci_handle_set_adv_param_command
0000a668 T lec_hci_handle_set_event_mask_command
0000a680 T lec_hci_handle_set_random_address_command
00013208 T lec_hci_handle_set_scan_response_command
000131d2 T lec_hci_handle_write_authenticated_payload_timeout_command
20001930 B lec_self_device_data
20000cc4 d ledTimer.6861
         U Lib$$Request$$armlib
00006628 T ll_adv_is_configured_connection_adv
000068c0 T ll_allocate_connection
00008e4a T ll_allocate_send_unknown_rsp_pdu
00006904 T ll_calculate_and_program_def_win_widen_drift
00006918 T ll_calculate_drift
00009a5c T ll_ccm_load_inputs
00006944 T ll_check_and_decrypt_ll_pdu
000069b4 T ll_check_and_decrypt_packet
00006a1e T ll_check_and_encrypt_ll_pdu
00006a9a T ll_check_and_encrypt_packet
00005bf0 T ll_check_and_mark_packet_ready_for_transmission
00006b1c T ll_check_for_allowing_incoming_connection_update
00006b60 T ll_check_if_pdu_is_loaded_to_hardware
00009aac T ll_check_random_address_in_use
00006646 T ll_check_random_address_in_use_by_advertiser
00006b7c T ll_check_random_address_in_use_by_initiator
00009ac8 T ll_check_white_list_in_use
00006bac T ll_check_white_list_in_use_by_initiator
00006656 T ll_check_whitelist_in_use_by_advertiser
00005c34 T ll_cleanup_pending_data_pdu
0000808c T ll_clear_interrupt
000080ac T ll_clear_interrupt_type
00008e6a t ll_configure_connection_for_disconnect
00008e80 T ll_conn_dequeue_pending_pdu
00008ea4 T ll_conn_enqueue_pending_pdu
00006bdc T ll_conn_free_enc_txn_buffer
00006bf2 T ll_conn_fsm_update_channel_state
00006bf8 T ll_conn_fsm_update_conn_update_state
00006bfe T ll_conn_fsm_update_enc_state
00006c04 T ll_conn_fsm_update_state
00006c08 T ll_conn_handle_data_pdu_from_host_when_data_paused
00006c10 T ll_conn_handle_direct_adv_timeout
00006c3c T ll_conn_handle_ping_timer_expired_interrupt
00006c58 T ll_conn_handle_ping_timer_nearly_expired_interrupt
00006c78 T ll_conn_handle_stop_connectable_adv
00008ec8 T ll_conn_init_pending_pdu
00008ed0 T ll_conn_is_available_pending_pdu
00006c8a T ll_conn_process_pending_transactions
00006c90 T ll_conn_program_authenticated_payload_timer
00006ce0 T ll_conn_read_data_pdu_from_hardware
00006d00 T ll_conn_send_ping_req_pdu
00006d40 T ll_conn_store_pending_tx_pdu
00006d5a T ll_conn_update_rssi
00006d70 T ll_convert_hci_llid_to_ll_llid_host_to_controller
00006d78 T ll_convert_ll_llid_to_hci_llid_controller_to_host
200010e4 D ll_data_pdu_mgr
00006d7c T ll_decode_and_program_connect_req
00009762 T ll_decode_interrupt_type
00009ae4 T ll_decryption_aes_ccm_mode
00009b24 T ll_decryption_aes_ccm_mode_appl
00009728 T ll_derive_adv_interval
00009730 T ll_derive_ce_length_for_slave
0000975c T ll_derive_params
000080b8 T ll_disable_interrupt
000080e8 T ll_disable_interrupt_type
200010e8 D ll_dle_func_list
00015f30 r ll_dle_func_list_dummy
00009ebc t ll_dummy_bt_signal_handler
00009efc t ll_dummy_data_length_update_on_connection
00009efe t ll_dummy_dle_handle_host_data_packet
00009f02 t ll_dummy_dle_send_data_length_req
00009ebe t ll_dummy_get_peer_id_addr_from_rpa_list
00009ec2 t ll_dummy_get_peer_idx_in_rpa_list
00009ec6 t ll_dummy_handle_advertiser_privacy_intr
00009edc t ll_dummy_handle_clear_wl_with_privacy
00009f04 t ll_dummy_handle_dle_data_ack_recvd
00009f08 t ll_dummy_handle_dle_unknown_resp
00009ede t ll_dummy_handle_initiator_privacy_intr
00009ee0 t ll_dummy_handle_scanner_privacy_intr
00009f0a t ll_dummy_init_connection_dle_param
00009f0e t ll_dummy_init_data_length_extension_params
00009ee2 t ll_dummy_init_privacy_feature
00009ee6 t ll_dummy_save_initiator_addr_for_directed_advert
00009ee8 t ll_dummy_set_privacy_advert_parameters
00009eec t ll_dummy_set_privacy_in_create_connection_cmd
00009ef0 t ll_dummy_set_privacy_scan_parameters
00009ef4 t ll_dummy_update_enhanced_conn_complete_data
00009ef8 t ll_dummy_wl_with_privacy
00008100 T ll_enable_interrupt
00008134 T ll_enable_interrupt_type
00006e6c T ll_enc_fsm_derive_session_key
00006eb2 T ll_enc_handle_enc_complete
00006f1c T ll_enc_handle_enc_failure
00006fc0 T ll_enc_handle_ll_reject_pdu_cb
00006fe4 T ll_enc_handle_ll_terminate_pdu
00006ffa T ll_enc_handle_ll_unknown_resp_pdu_cb
00007020 T ll_enc_handle_slave_await_to_start_cb
000070a0 T ll_enc_handle_slave_enc_resp_ack_cb
000070c8 T ll_enc_handle_slave_ltk_neg_reply_cb
00007128 T ll_enc_handle_slave_pause_enc_req_cb
0000716e T ll_enc_handle_slave_pause_enc_resp_cb
0000717e T ll_enc_handle_slave_reject_ind_ack_cb
000071a0 T ll_enc_handle_slave_start_enc_resp_ack_cb
000071a8 T ll_enc_handle_slave_start_enc_resp_cb
000071dc T ll_enc_send_start_encryption_request
00009b54 T ll_encrypt
00009b7c T ll_encryption_aes_ccm_mode
00009bb2 T ll_encryption_aes_ccm_mode_appl
00005c78 T ll_enter_dsm_mode
00005dd4 T ll_enter_hibernate_mode
00005dfc T ll_enter_sm_mode
00005e5c T ll_exit_low_power_mode
00007214 T ll_extract_pdu_opcode
00007218 T ll_fsm_handle_conn_established_ind
00007294 T ll_fsm_handle_conn_failure_ind
000072a0 T ll_fsm_handle_disconnecting_state
000072b8 T ll_fsm_handle_end_of_conn_interval
000072f4 T ll_fsm_handle_pdu_response_timeout
00007314 T ll_fsm_handle_sup_timeout_ind
00007336 T ll_fsm_move_to_disconnected_state
000073d8 T ll_generate_connection_complete
0000746c T ll_generate_disconnection_complete
0000747a T ll_generate_random_number
00008ede T ll_generate_update_complete_event
00005ee0 T ll_get_ack_status
00005f24 T ll_get_ack_status_for_all_connections
00005f58 T ll_get_adv_ch_tx_power
00006668 T ll_get_adv_status
00006674 T ll_get_adv_type
00007484 T ll_get_connection_entity
00005f78 T ll_get_data_channel_map
000074a8 T ll_get_enc_txn_info
00009be4 T ll_get_event_param_buffer
00009bec T ll_get_local_sca
00005f9c T ll_get_max_white_list_size
00005fa8 T ll_get_my_role
00009c00 T ll_get_nearest_instant
00005fb4 T ll_get_next_available_fifo_for_data_pdu
00005fbc T ll_get_next_available_fifo_for_ll_pdu
000074c8 T ll_get_next_pdu_tx_fifo_index
00005fe8 T ll_get_rssi_value
00006010 T ll_get_transmit_power_level
000074f0 T ll_handle_ack_for_pause_tx_data
00008f10 T ll_handle_ack_for_sending_pending_pdu
0000603c T ll_handle_ack_received
00007528 T ll_handle_acl_tx_complete
000060b0 T ll_handle_add_device_in_whitelist
0000668c T ll_handle_adv_intr
00008f3c T ll_handle_channel_update_pdu
000060f8 T ll_handle_clear_whitelist
00007568 T ll_handle_conn_created_ind
0000756a T ll_handle_conn_established_ind
0000756c T ll_handle_conn_failed_indication
0000759c T ll_handle_conn_interrupt
00007630 T ll_handle_conn_update_ind
00008fba T ll_handle_conn_update_pdu
000076f0 T ll_handle_connection_ready_indication
00009f14 T ll_handle_data_length_req_pdu
00009f20 T ll_handle_data_length_res_pdu
000076fc T ll_handle_data_pdu_ack_received
00007770 T ll_handle_disconnect_cmd
0000611c T ll_handle_encrypt_host_data
00009070 T ll_handle_encryption_request_pdu
00009128 T ll_handle_encryption_response_pdu_ack
00009130 T ll_handle_feature_request_pdu
00009190 T ll_handle_feature_response_pdu_ack
00006154 T ll_handle_host_data_packet
000077c4 T ll_handle_incoming_data_packet
00009194 T ll_handle_incoming_ll_pdu
000077e0 T ll_handle_incoming_packet
00009234 T ll_handle_ll_pdu_ack_received
00007850 T ll_handle_ltk_negative_reply
00007884 T ll_handle_ltk_req_reply
0000927c T ll_handle_pause_encryption_request_pdu
00009294 T ll_handle_pause_encryption_response_pdu
000092a4 T ll_handle_pause_encryption_response_pdu_ack
000092b4 T ll_handle_ping_req_pdu
000092f8 T ll_handle_ping_rsp_pdu
000078dc T ll_handle_read_authenticated_payload_timeout_cmd
000061f0 T ll_handle_read_host_channel_map
00009302 T ll_handle_reject_indication_pdu
0000930c T ll_handle_reject_indication_pdu_ack
00007920 T ll_handle_remote_version_cmd
000061f4 T ll_handle_remove_device_in_whitelist
0000622c T ll_handle_reset
000079d0 T ll_handle_rx_ind
000066c8 T ll_handle_set_adv_data
000066dc T ll_handle_set_adv_parameters
00006780 T ll_handle_set_advertise_enable
0000623a T ll_handle_set_random_address
000067ec T ll_handle_set_scan_resp_data
000079f0 T ll_handle_slave_conn_created_ind
00009314 T ll_handle_start_encryption_request_pdu_ack
0000931c T ll_handle_start_encryption_response_pdu
0000932c T ll_handle_start_encryption_response_pdu_ack
0000933c T ll_handle_terminate_pdu
00009388 T ll_handle_terminate_request_pdu_ack
000093a6 T ll_handle_unknown_pdu
000093c4 T ll_handle_unknown_response_pdu
000093f8 T ll_handle_unknown_response_pdu_ack
00007a58 T ll_handle_update_channel_map_ind
000093fa T ll_handle_version_indication_pdu
0000947a T ll_handle_version_indication_pdu_ack
00007a8c T ll_handle_write_authenticated_payload_timeout_cmd
0000a2fc T ll_hci_get_num_commands_pkts
00007af4 T ll_increment_rx_packet_counter
00007b08 T ll_increment_tx_packet_counter
00006270 T ll_init
00006800 T ll_init_advertiser
00007b1c T ll_init_connection
00009dd4 T ll_init_lfsr
00007bb4 T ll_init_link_for_encryption
00006290 T ll_initialize_device_attributes
00007bc6 T ll_is_conn_created
00007bdc T ll_is_data_paused
00007be8 T ll_is_encryption_in_progress
00007c04 T ll_is_pending_tx_packets
00006344 T ll_is_pkt_pending
0000636e T ll_is_sent_pkt_pending
00006388 T ll_isr_exit_low_power_mode
0000639e T ll_load_host_data_packet
000063dc T ll_load_packet_to_fifo
0000947c T ll_log_pdu
00009e08 T ll_pack_ccm_nonce
00007c14 T ll_packet_rx_callback
00007c2c T ll_pause_data_tx_fifo_index
20001280 D ll_pdu_rx_buffer_pool_handle
2000127c D ll_pdu_tx_buffer_pool_handle
200010d0 D ll_privacy_func_list
0000649c T ll_process_acks
00007ca0 T ll_process_pending_transactions
00007cb0 T ll_process_rx_packet
0000947e T ll_program_channel_map_update
00007e1c T ll_release_conn_direct_index
000064e4 T ll_reset
00007e40 T ll_resume_data_tx_fifo_index
00007eec T ll_retrieve_conneciton_in_state
00007f18 T ll_retrieve_connectable_adv_conneciton
200010d4 D ll_rpa_list
20001874 B ll_self_device_data
000094a6 T ll_send_encryption_response_pdu
000094dc T ll_send_feature_response_pdu
00007f22 T ll_send_ltk_req_event_to_host
0000950c T ll_send_pause_encryption_response_pdu
00007f40 T ll_send_pdu
00009524 T ll_send_pending_pdu
00009588 T ll_send_ping_req_pdu
000095a0 T ll_send_ping_rsp_pdu
000095cc T ll_send_reject_indication_pdu
000095f8 T ll_send_start_encryption_request_pdu
0000960e T ll_send_start_encryption_response_pdu
00009624 T ll_send_terminate_pdu
0000965c T ll_send_unknown_response_pdu
00009678 T ll_send_version_indication_pdu
0000977e T ll_task_handler
20001290 D ll_txn_buffer_pool_handle
00009e3e T ll_unpack_ccm_nonce
000064f8 T ll_update_active_features
000096ac t ll_update_connection_update_parameters
00006550 T ll_update_device_fsm
00008018 T ll_update_md_bit
0000804c T ll_update_quick_transmit
00006558 t ll_wait_to_enter_dsm
00006598 t ll_wait_to_exit_dsm
00009f4c T llf_task_bt_init
00009f68 T llf_task_bt_shutdown
00009fbc T llf_task_enqueue
00009fc8 t llf_task_enqueue_msg
0000a054 T llf_task_init
0000a0b0 T llf_task_start_routine
200010f0 d llft_bh_counter
20001990 b llft_internal_queue
20001ae0 b llft_queues
0000a100 T llft_service_queue
200010ec D llft_state
20001a50 b llft_transport_queue
0000814c T llh_add_device_in_whitelist
000081a8 T llh_calculate_instant
000081b0 T llh_ccm_config_mic_params
000081d0 T llh_ccm_load_initialization_vector
00008200 T llh_ccm_load_pkt_counter
00008210 T llh_cleanup_adv_scan_resp_data
00008228 T llh_clear_ack
00008238 T llh_clear_exit_sm
0000823c T llh_clear_fifo_descriptor
00008258 T llh_clear_pkt
0000826c T llh_clear_sent_status
0000827c T llh_config_conn_as_slave
00008294 T llh_config_wkup_instant
000082a0 T llh_decrement_rx_packet_count
000082b0 T llh_enable_authenticated_timer
000082dc T llh_enter_critical_section
000082f0 T llh_enter_dsm
000082fc T llh_enter_sm
0000831c T llh_exit_critical_section
0000832c T llh_exit_dsm
00008334 T llh_exit_sm
00008d84 T llh_extract_llid_from_fifo_descriptor
00008340 T llh_get_abs_distance_to_instant
00008d94 T llh_get_ack_status
00008354 T llh_get_adv_connection_index
0000835c T llh_get_ce_delta_for_update_instant
00008380 T llh_get_ce_index
0000838c T llh_get_conn_params
000083b8 T llh_get_current_instant_clk
00008da4 T llh_get_data_descriptor_address
000083c4 T llh_get_device_address
00008408 T llh_get_distance_to_instant
00008418 T llh_get_distance_to_instant_with_max_limit
0000842c T llh_get_feature_config_status
00008438 T llh_get_lmp_pdu_rsp_instant
0000844c T llh_get_next_adv_instant
00008458 T llh_get_next_connection_instant
00008468 T llh_get_peer_address
00008488 T llh_get_peer_address_type
000084a8 T llh_get_ping_timer_next_exp
000084bc T llh_get_rx_fifo_address
000084c8 T llh_get_supervision_timer_instant
00008dac T llh_get_transmitted_opcode
000084dc T llh_get_tx_fifo_address
00008dc8 T llh_get_tx_sent_status
000084f8 T llh_handle_slave_conn_created_ind
00008dd8 T llh_init_chip_specific_data
0000851c T llh_initialize_tx_fifo_index
00008548 T llh_is_conn_instant_passed
00008560 T llh_is_instant_passed
0000858c T llh_is_llh_inactive
0000859c T llh_is_ping_timer_next_exp_valid
000097e0 T llh_isr_handler
000085ac T llh_load_channel_map
000085e4 T llh_load_data_to_connection_fifo
00008620 T llh_load_encryption_engine_input
00008640 T llh_load_encryption_key
00008660 T llh_load_mic_input
0000867c T llh_mark_packet_for_transmission
00008690 T llh_pause_tx_fifo_index
000086ac T llh_process_encryption_engine_cmd
000086f4 T llh_program_authenticated_timer
00008720 T llh_program_channel_map_instant
0000873c T llh_program_connection_update_instant
00008758 T llh_program_window_widen_interval
00008770 T llh_program_window_widen_winoffset
00008788 T llh_read_channel_map
000087b8 T llh_read_encryption_engine_output
000087e0 T llh_read_mic_output
00008e3c T llh_read_opcode_of_acked_ll_pdu
00008804 T llh_remove_device_from_white_list
00008818 T llh_reset
00008950 T llh_reset_whitelist
00008968 T llh_resume_data_transfer
0000898c T llh_search_whitelist_for_dup_entry
00008a24 T llh_search_whitelist_for_free_index
00008a54 T llh_set_adv_data
00008a70 T llh_set_adv_parameters
00008ac4 T llh_set_advertise_disable
00008ad8 T llh_set_advertise_enable
00008aec T llh_set_ce_length
00008afc T llh_set_conn_update_parameters
00008b18 T llh_set_conn_window_parameters
00008b2c T llh_set_device_address
00008b54 T llh_set_peer_address
00008b7c T llh_set_random_address
00008ba8 T llh_set_rpa_device_address
00008bd0 T llh_set_scan_resp_data
00008bec T llh_set_sl_connection_interval
00008c00 T llh_set_su_to
00008c10 T llh_start_pdu_rsp_timer
00008c38 T llh_stop_pdu_rsp_timer
00008c4c T llh_terminate_connection
00008c60 T llh_terminate_connection_after_tx
00008c74 T llh_update_data_descriptor
00008ca4 T llh_update_dsm_offset_slots
00008cb8 T llh_update_llh_quick_tx_feature_config
00008cf8 T llh_update_md_bit
00008d14 T llh_update_sl_dsm_feature
00008d2c T llh_update_slave_latency
000001fc t LowPowerImplementation
20001238 D m4
2000123c D m5
20001240 D m6
00000430 T main
200010f4 d max_hci_cmds
000034b8 T memchr
000025e0 T memcmp
000025fe T memcpy
00002610 T memset
20001244 D mg2
00005684 T mint_buf_mgmt_allocate_buffer
000056d0 T mint_buf_mgmt_create_pool
000057a0 T mint_buf_mgmt_free_buffer
2000109c D mint_buf_mgmt_heap_memory
20001098 D mint_buf_mgmt_heap_pointer
00005844 T mint_buf_mgmt_init
00005888 T mint_buf_mgmt_malloc
20001096 D MINT_BUF_MGMT_MAX_HEAP_MEMORY
20001094 D MINT_BUF_MGMT_MAX_POOLS
200010a0 D mint_buf_mgmt_mgr
000058b0 T mint_buf_mgmt_pl_init
000058f8 T mint_buf_mgmt_reset_pool
00005968 T mint_buf_mgmt_stack_init
0000598c T mint_buf_mgmt_stack_pop
000059c2 T mint_buf_mgmt_stack_push
000059f8 T mint_buf_mgmt_stack_reset
00005a16 T mint_buf_mgmt_stack_search_item
20001064 D mintos_heap_memory
20001060 D mintos_heap_pointer
000052c8 T mintos_malloc
20001032 d msg_len
20001364 b object.8113
20001030 d offset
000052fc T OS_create_queue
000054f4 T OS_create_task
00005360 T OS_enqueue_item
20001078 D os_errno
00005260 T OS_init
0000557c T OS_isr_send_signal_to_task
20001068 D OS_MAX_HEAP_MEMORY
000053ec T OS_queue_get_num_of_items
00005414 T OS_queue_mgmt_init
00005454 T OS_remove_item
00005588 T OS_scheduler
000055ec T OS_send_signal_to_task
000055f8 t OS_send_signal_to_task_context
000052c4 T OS_shutdown
00005634 T OS_task_mgmt_init
2000106c D OS_TOTAL_QUEUES
2000107c D OS_TOTAL_TASKS
2000105c D p_sp_flash_length
20001058 d p_sp_flash_storage
20001438 B p_sp_ram_storage
200024c4 B packetRX
200024c0 B packetRXFlag
20002554 B packetRXSize
20002558 B packetTX
200025e8 B packetTXSize
20001dc8 b peer_key_info
00009e88 T pf_get_lfsr_random_number
00004888 T pf_hci_soft_transport_write
0000b0ae T pf_hci_transport_alloc_buffer
0000b0d6 T pf_hci_transport_free_buffer
000065c4 T pf_le_start_timer
000065da T pf_le_stop_timer
00004ff0 T pf_rf_get_abs_rssi
000048cc T pf_soft_hci_transport_init
0000454c T pf_timer_handle_callback
00012628 T pf_timer_handle_tick
00002020 t PIN_NUMBER
20001034 d pkt_ptr
00002028 t PORT_DR_ADDRESS
00002024 t PORT_NUMBER
00002620 T printf
00015ef4 r privacy_func_list_dummy
20001108 D privacy_hci_cmd_func_list
2000110c D privacy_hci_gen_comm_complete
20001110 D privacy_hci_size_handler
00002718 T puts
20001138 D queue_current_count
20001070 D queue_mgr
00000010 T Reset
00000000 T RomVectors
200011e0 d rpa_packet_index
200010e0 d rx_param_updated
00014fbc T se_error_handler
00014fd4 T se_error_rsp_handler
00015020 T se_exchange_mtu_req_handler
00015060 T se_exchange_mtu_rsp_handler
000150e0 T se_req_handler
0001511c T se_rsp_handler
0001452c T se_smp_dummy_handler
00014534 T se_smp_encryption_complete_for_pairing_handler
000145c8 T se_smp_gen_passkey_handler
00014600 T se_smp_local_key_exchange_info_handler
00014698 T se_smp_lr_pairing_confirming_handler
00014714 T se_smp_ltk_req_for_pairing_handler
00014724 T se_smp_ltk_req_handler
00014750 T se_smp_pairing_confirm_handler
000147b4 T se_smp_pairing_event_bad_state_handler
000147bc T se_smp_pairing_failure_handler
000147d0 T se_smp_pairing_rand_handler
000148e4 T se_smp_pairing_req_handler
000149a8 T se_smp_pairing_rsp_handler
00014c18 T se_smp_pairing_stk_handler
00014c54 T se_smp_remote_key_exchange_info_handler
00014cf0 T se_smp_user_passkey_handler
00015138 T se_unknown_pdu_ind_handler
00012760 T sha1
00011928 T smp_16byte_xor
00011b1c T smp_access_state_handler
00010ff4 T smp_ah_eval_complete
000110cc T smp_authentication_complete
000115a4 T smp_bt_init
00011624 T smp_bt_shutdown
0001335c T smp_check_pairing_security_pl
00011170 T smp_clear_connection_entity
00010fcc t smp_cmac_complete
20002274 B smp_cmac_context
00011660 T smp_command_complete
200022b4 B smp_context
0001193c T smp_create_device_entity
20001f2c B smp_devices
0001169c T smp_encryption_complete
20001296 d smp_encrytion_key_size_pl
00016284 R smp_event_fp
00016368 R smp_event_handler_table
00016290 R smp_event_map
000119c0 T smp_free_context
00011b34 T smp_fsm_post_event
000111c8 T smp_get_auth_info_from_req
00011206 T smp_get_auth_req_from_info
000119f0 T smp_get_context
00011a30 T smp_get_fsm_event
0001124c T smp_get_iocap_assoc_model
00013370 T smp_get_oob_tk_pl
000133c8 T smp_get_peer_oob_availability_pl
00011268 T smp_handle_secure_connection_only_mode
00011294 T smp_handle_security_request
00011648 T smp_init
00013404 T smp_init_pl
20001294 D smp_io_capability_pl
00016250 R smp_iocap_assoc_map
20001295 d smp_key_distribution_pl
000116f4 t smp_l2cap_connection_complete
00011758 t smp_l2cap_data_read_ind
000117fc t smp_l2cap_disconnection_complete
00011810 T smp_l2cap_event_cb
0001182c T smp_long_term_key_requested
00014d84 T smp_passkey_handler
20002468 b smp_pl_device_list
200012a0 d smp_pl_local_oob_key
000112e0 T smp_procedure_timeout_cb
00011d8c T smp_pstorage_cb
00013420 T smp_purge_device_list_pl
20002260 B smp_pvt_addr
00011304 T smp_pvt_addr_rand_complete
20001297 D smp_rank_count_pl
00014f78 T smp_remote_pairing_confirm_handler
00011a50 T smp_reset_device_entity
20001220 D smp_resolution_addr
20001219 D smp_resolution_index
00013484 T smp_resolve_connection_address_pl
20001214 d smp_rpa_resolution_handler
0001133c T smp_sc_get_iocap_assoc_model
00016269 R smp_sc_iocap_assoc_map
00011a9c T smp_search_and_add_device
00011ab4 T smp_search_device
00011358 T smp_send_command
000113c0 T smp_send_event
000113fc T smp_send_pairing_failed
00011424 T smp_send_pairing_reqres
00011af4 T smp_set_device_validity
0001348c T smp_set_oob_local_tk_pl
000162b4 R smp_state_event_table
00011da4 T smp_storage_read
00011e14 T smp_storage_write
00011b74 T smp_tbx_ah_eval
00011ba8 T smp_tbx_c1_eval
00011c4c T smp_tbx_encryption_complete
00011ccc T smp_tbx_rand_complete
00011d34 T smp_tbx_s1_eval
000114c4 T smp_timer_start
000114f8 T smp_timer_stop
2000121c D smp_ui_notify
000134ac T smp_update_device_attr_pl
00011518 T smp_validate_pairing_params
00011568 T smp_validate_security
         U software_init_hook
2000104c d ssign
20001130 D stack_init_state
000005a4 T Start_c
20001090 D start_schedule_func_handler
00012414 T status_bt_init
20001268 d status_flag
00012420 T status_init
00002a40 t std.isra.0
0001254e T storage_bt_init
00005150 T storage_bt_init_pl
0001255c T storage_bt_shutdown
0000517c T storage_bt_shutdown_pl
00005184 T storage_close_pl
0001256c t storage_get_base_size_for_type
00012588 T storage_init
00005188 T storage_open_pl
2000239c b storage_persistent
000051a4 T storage_read_pl
000051cc T storage_read_signature_pl
000051f8 T storage_register_flash_pointer
00005218 t storage_reset_storage_offset
000125a0 t storage_search_index
00005228 T storage_write_pl
0000524c T storage_write_signature_pl
20001084 D task_mgr
20001218 D tbx_context
0000456c T timer_active_entity
00004590 T timer_alloc_entity
000045ac T timer_allocated_entity
000045e0 T timer_bt_init
000045e4 T timer_bt_shutdown
200013dc B timer_entity
0000461c T timer_init
00000554 T Timer_Interrupt
00004644 t timer_update_offsets
20001010 D totalCalculatedHeapReqSiz
20000cd8 D UART_pinDrAdress
20000ce0 D UART_pinNumber
20000cdc D UART_pinPortNumber
00001f60 T UART_PutChar
00001080 T UART_Start
40040100 a UART_tx__0__DR
40040100 a UART_tx__0__DR
40040144 a UART_tx__0__DR_CLR
40040144 a UART_tx__0__DR_CLR
40040148 a UART_tx__0__DR_INV
40040148 a UART_tx__0__DR_INV
40040140 a UART_tx__0__DR_SET
40040140 a UART_tx__0__DR_SET
40020100 a UART_tx__0__HSIOM
40020100 a UART_tx__0__HSIOM
00f00000 a UART_tx__0__HSIOM_MASK
00f00000 a UART_tx__0__HSIOM_MASK
00000014 a UART_tx__0__HSIOM_SHIFT
00000014 a UART_tx__0__HSIOM_SHIFT
4004010c a UART_tx__0__INTCFG
4004010c a UART_tx__0__INTCFG
40040110 a UART_tx__0__INTR
40040110 a UART_tx__0__INTR
4004010c a UART_tx__0__INTR_CFG
4004010c a UART_tx__0__INTR_CFG
40040110 a UART_tx__0__INTSTAT
40040110 a UART_tx__0__INTSTAT
00000020 a UART_tx__0__MASK
00000020 a UART_tx__0__MASK
400f5010 a UART_tx__0__PA__CFG0
400f5010 a UART_tx__0__PA__CFG0
400f5011 a UART_tx__0__PA__CFG1
400f5011 a UART_tx__0__PA__CFG1
400f501a a UART_tx__0__PA__CFG10
400f501a a UART_tx__0__PA__CFG10
400f501b a UART_tx__0__PA__CFG11
400f501b a UART_tx__0__PA__CFG11
400f501c a UART_tx__0__PA__CFG12
400f501c a UART_tx__0__PA__CFG12
400f501d a UART_tx__0__PA__CFG13
400f501d a UART_tx__0__PA__CFG13
400f501e a UART_tx__0__PA__CFG14
400f501e a UART_tx__0__PA__CFG14
400f5012 a UART_tx__0__PA__CFG2
400f5012 a UART_tx__0__PA__CFG2
400f5013 a UART_tx__0__PA__CFG3
400f5013 a UART_tx__0__PA__CFG3
400f5014 a UART_tx__0__PA__CFG4
400f5014 a UART_tx__0__PA__CFG4
400f5015 a UART_tx__0__PA__CFG5
400f5015 a UART_tx__0__PA__CFG5
400f5016 a UART_tx__0__PA__CFG6
400f5016 a UART_tx__0__PA__CFG6
400f5017 a UART_tx__0__PA__CFG7
400f5017 a UART_tx__0__PA__CFG7
400f5018 a UART_tx__0__PA__CFG8
400f5018 a UART_tx__0__PA__CFG8
400f5019 a UART_tx__0__PA__CFG9
400f5019 a UART_tx__0__PA__CFG9
40040108 a UART_tx__0__PC
40040108 a UART_tx__0__PC
40040118 a UART_tx__0__PC2
40040118 a UART_tx__0__PC2
00000001 a UART_tx__0__PORT
00000001 a UART_tx__0__PORT
40040104 a UART_tx__0__PS
40040104 a UART_tx__0__PS
00000005 a UART_tx__0__SHIFT
00000005 a UART_tx__0__SHIFT
40040100 a UART_tx__DR
40040100 a UART_tx__DR
40040144 a UART_tx__DR_CLR
40040144 a UART_tx__DR_CLR
40040148 a UART_tx__DR_INV
40040148 a UART_tx__DR_INV
40040140 a UART_tx__DR_SET
40040140 a UART_tx__DR_SET
4004010c a UART_tx__INTCFG
4004010c a UART_tx__INTCFG
40040110 a UART_tx__INTR
40040110 a UART_tx__INTR
4004010c a UART_tx__INTR_CFG
4004010c a UART_tx__INTR_CFG
40040110 a UART_tx__INTSTAT
40040110 a UART_tx__INTSTAT
00000020 a UART_tx__MASK
00000020 a UART_tx__MASK
400f5010 a UART_tx__PA__CFG0
400f5010 a UART_tx__PA__CFG0
400f5011 a UART_tx__PA__CFG1
400f5011 a UART_tx__PA__CFG1
400f501a a UART_tx__PA__CFG10
400f501a a UART_tx__PA__CFG10
400f501b a UART_tx__PA__CFG11
400f501b a UART_tx__PA__CFG11
400f501c a UART_tx__PA__CFG12
400f501c a UART_tx__PA__CFG12
400f501d a UART_tx__PA__CFG13
400f501d a UART_tx__PA__CFG13
400f501e a UART_tx__PA__CFG14
400f501e a UART_tx__PA__CFG14
400f5012 a UART_tx__PA__CFG2
400f5012 a UART_tx__PA__CFG2
400f5013 a UART_tx__PA__CFG3
400f5013 a UART_tx__PA__CFG3
400f5014 a UART_tx__PA__CFG4
400f5014 a UART_tx__PA__CFG4
400f5015 a UART_tx__PA__CFG5
400f5015 a UART_tx__PA__CFG5
400f5016 a UART_tx__PA__CFG6
400f5016 a UART_tx__PA__CFG6
400f5017 a UART_tx__PA__CFG7
400f5017 a UART_tx__PA__CFG7
400f5018 a UART_tx__PA__CFG8
400f5018 a UART_tx__PA__CFG8
400f5019 a UART_tx__PA__CFG9
400f5019 a UART_tx__PA__CFG9
40040108 a UART_tx__PC
40040108 a UART_tx__PC
40040118 a UART_tx__PC2
40040118 a UART_tx__PC2
00000001 a UART_tx__PORT
00000001 a UART_tx__PORT
40040104 a UART_tx__PS
40040104 a UART_tx__PS
00000005 a UART_tx__SHIFT
00000005 a UART_tx__SHIFT
e000e180 a Wakeup_Interrupt__INTC_CLR_EN_REG
e000e180 a Wakeup_Interrupt__INTC_CLR_EN_REG
e000e280 a Wakeup_Interrupt__INTC_CLR_PD_REG
e000e280 a Wakeup_Interrupt__INTC_CLR_PD_REG
00000004 a Wakeup_Interrupt__INTC_MASK
00000004 a Wakeup_Interrupt__INTC_MASK
00000002 a Wakeup_Interrupt__INTC_NUMBER
00000002 a Wakeup_Interrupt__INTC_NUMBER
00c00000 a Wakeup_Interrupt__INTC_PRIOR_MASK
00c00000 a Wakeup_Interrupt__INTC_PRIOR_MASK
00000003 a Wakeup_Interrupt__INTC_PRIOR_NUM
00000003 a Wakeup_Interrupt__INTC_PRIOR_NUM
e000e400 a Wakeup_Interrupt__INTC_PRIOR_REG
e000e400 a Wakeup_Interrupt__INTC_PRIOR_REG
e000e100 a Wakeup_Interrupt__INTC_SET_EN_REG
e000e100 a Wakeup_Interrupt__INTC_SET_EN_REG
e000e200 a Wakeup_Interrupt__INTC_SET_PD_REG
e000e200 a Wakeup_Interrupt__INTC_SET_PD_REG
000007c4 T Wakeup_Interrupt_ClearPending
0000079c T Wakeup_Interrupt_Disable
00000790 T Wakeup_Interrupt_Enable
0000075c T Wakeup_Interrupt_Interrupt
0000076c T Wakeup_Interrupt_SetPriority
00000760 T Wakeup_Interrupt_SetVector
000007a8 T Wakeup_Interrupt_Start
e000e180 a WDT_Interrupt__INTC_CLR_EN_REG
e000e180 a WDT_Interrupt__INTC_CLR_EN_REG
e000e280 a WDT_Interrupt__INTC_CLR_PD_REG
e000e280 a WDT_Interrupt__INTC_CLR_PD_REG
00000100 a WDT_Interrupt__INTC_MASK
00000100 a WDT_Interrupt__INTC_MASK
00000008 a WDT_Interrupt__INTC_NUMBER
00000008 a WDT_Interrupt__INTC_NUMBER
000000c0 a WDT_Interrupt__INTC_PRIOR_MASK
000000c0 a WDT_Interrupt__INTC_PRIOR_MASK
00000003 a WDT_Interrupt__INTC_PRIOR_NUM
00000003 a WDT_Interrupt__INTC_PRIOR_NUM
e000e408 a WDT_Interrupt__INTC_PRIOR_REG
e000e408 a WDT_Interrupt__INTC_PRIOR_REG
e000e100 a WDT_Interrupt__INTC_SET_EN_REG
e000e100 a WDT_Interrupt__INTC_SET_EN_REG
e000e200 a WDT_Interrupt__INTC_SET_PD_REG
e000e200 a WDT_Interrupt__INTC_SET_PD_REG
00000730 T WDT_Interrupt_Disable
00000720 T WDT_Interrupt_Enable
00000700 T WDT_Interrupt_SetPriority
000006f4 T WDT_Interrupt_SetVector
00000740 T WDT_Interrupt_StartEx
000004d8 T WDT_Start
00011e80 T write_task_bt_init
00011e9c T write_task_bt_shutdown
00011ee4 T write_task_enqueue
00011f70 T write_task_init
00011fbc T write_task_start_routine
000003f8 T WriteAttrServChanged
2000125c d wt_bh_counter
20002344 b wt_internal_queue
2000238c b wt_queues
00011ff8 T wt_service_queue
20001258 D wt_state
20002368 b wt_user_api_queue
