ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s114: Started on Jun 13, 2017 at 04:21:58 CST
ncverilog
	Final_tb.v
	../Top2.v
	../L1cache.v
	../submodule2.v
	../forward_jump.v
	../forwardingUnit.v
	../HazardDetection.v
	../mul_div.v
	../Control.v
	../BranchPrd.v
	../register.v
	+define+MultDiv
	+access+r
Recompiling... reason: file '../mul_div.v' is newer than expected.
	expected: Tue Jun 13 04:11:12 2017
	actual:   Tue Jun 13 04:21:49 2017
file: ../mul_div.v
	module worklib.div:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		$readmemb (`DMEM_INIT, slow_memD.mem ); // initialize data in DMEM
		                                   |
ncelab: *W,MEMODR (./Final_tb.v,132|37): $readmem default memory order incompatible with IEEE1364.
		$readmemb (`IMEM_INIT, slow_memI.mem ); // initialize data in IMEM
		                                   |
ncelab: *W,MEMODR (./Final_tb.v,133|37): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: ............ Done
	Generating native compiled code:
		worklib.div:v <0x0de04149>
			streams:   9, words:  4593
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 28      16
		Registers:              221     186
		Scalar wires:            57       -
		Vectored wires:          66       -
		Always blocks:           53      45
		Initial blocks:           1       1
		Cont. assignments:       17      53
		Pseudo assignments:      23      23
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.Final_tb:v
Loading snapshot worklib.Final_tb:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Simulation complete via $finish(1) at time 50044500 PS + 0
./Final_tb.v:147 		#(`CYCLE*10000)	 $finish; // calculate clock cycles for all operation
ncsim> exit
TOOL:	ncverilog	10.20-s114: Exiting on Jun 13, 2017 at 04:22:01 CST  (total: 00:00:03)
