

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Sun Feb  5 17:01:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  8.126 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    3534|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     4|        0|      27|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      397|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     4|      397|    3606|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+---+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |mul_37ns_39ns_74_1_1_U3370  |mul_37ns_39ns_74_1_1  |        0|   4|  0|  27|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |Total                       |                      |        0|   4|  0|  27|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+------+------------+------------+
    |        Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+------+------------+------------+
    |add_ln144_fu_329_p2         |         +|   0|  0|    39|          32|           1|
    |add_ln145_4_fu_357_p2       |         +|   0|  0|    44|          37|          37|
    |add_ln145_5_fu_434_p2       |         +|   0|  0|    43|          36|          36|
    |add_ln145_6_fu_440_p2       |         +|   0|  0|    39|          32|          32|
    |add_ln145_fu_347_p2         |         +|   0|  0|    43|          36|          17|
    |newSecond_fu_422_p2         |         +|   0|  0|    38|          38|          38|
    |newFirst_fu_416_p2          |         -|   0|  0|    38|          38|          38|
    |icmp_ln144_fu_323_p2        |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln145_fu_469_p2        |      lshr|   0|  0|  1865|         448|         448|
    |select_ln145_10_fu_883_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln145_11_fu_919_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln145_12_fu_955_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln145_13_fu_991_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln145_14_fu_1027_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_15_fu_1063_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_16_fu_1099_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_17_fu_1135_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_18_fu_1171_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_19_fu_1207_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_1_fu_559_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_20_fu_1243_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_21_fu_1279_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_22_fu_1315_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_23_fu_1351_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_24_fu_1387_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_25_fu_1423_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_26_fu_1459_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_27_fu_1495_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_28_fu_1531_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_29_fu_1567_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_2_fu_595_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_30_fu_1603_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_31_fu_1639_p3  |    select|   0|  0|     8|           1|           8|
    |select_ln145_3_fu_631_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_4_fu_667_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_5_fu_703_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_6_fu_739_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_7_fu_775_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_8_fu_811_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_9_fu_847_p3    |    select|   0|  0|     8|           1|           8|
    |select_ln145_fu_523_p3      |    select|   0|  0|     8|           1|           8|
    |shl_ln145_4_fu_489_p2       |       shl|   0|  0|    92|           8|          32|
    |shl_ln145_5_fu_505_p2       |       shl|   0|  0|   950|         256|         256|
    |ap_enable_pp0               |       xor|   0|  0|     2|           1|           2|
    |xor_ln145_fu_479_p2         |       xor|   0|  0|    65|          64|          65|
    +----------------------------+----------+----+---+------+------------+------------+
    |Total                       |          |   0|  0|  3534|        1090|        1290|
    +----------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |C_7_fu_248               |   9|          2|  256|        512|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   32|         64|
    |j_21_fu_244              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  322|        644|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |C_7_fu_248               |  256|   0|  256|          0|
    |add_ln145_5_reg_1752     |   36|   0|   36|          0|
    |add_ln145_6_reg_1757     |   32|   0|   32|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |j_21_fu_244              |   32|   0|   32|          0|
    |newSecond_reg_1747       |   38|   0|   38|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  397|   0|  397|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_144_2|  return value|
|C                  |   in|  256|     ap_none|                                  C|        scalar|
|p_cast263          |   in|   32|     ap_none|                          p_cast263|        scalar|
|zext_ln145_12      |   in|   35|     ap_none|                      zext_ln145_12|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                           pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                           pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                           pnp_iter|         array|
|zext_ln145_11      |   in|   35|     ap_none|                      zext_ln145_11|        scalar|
|trunc_ln145_2      |   in|   32|     ap_none|                      trunc_ln145_2|        scalar|
|C_7_out            |  out|  256|      ap_vld|                            C_7_out|       pointer|
|C_7_out_ap_vld     |  out|    1|      ap_vld|                            C_7_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------+--------------+

