verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module efpga_core /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/01-verilator-lint/_deps.vlt /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/4c58513c6fa14d7a8b413187b2689b4f.bb.v /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/87a5cb6ccb0b4fa2951398eb37393545.bb.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Data_Reg.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/Frame_Select.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/defines.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/dummy_modules.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/eFPGA_top.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/efpga_core.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/models_pack.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/sky130_fd_sc_hd__inv.v /mnt/vault0/rsunketa/openframe_user_project/efpga_core/verilog/rtl/Fabric/user_defines.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
