\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{Counter\+Width\+Extender\+:\+:Abstract\+Raw\+Counter}{\pageref{structCounterWidthExtender_1_1AbstractRawCounter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Counter\+Width\+Extender\+:\+:Client\+Imc\+Reads\+Counter}{\pageref{structCounterWidthExtender_1_1ClientImcReadsCounter}}{}
\item \contentsline{section}{Counter\+Width\+Extender\+:\+:Client\+Imc\+Writes\+Counter}{\pageref{structCounterWidthExtender_1_1ClientImcWritesCounter}}{}
\item \contentsline{section}{Counter\+Width\+Extender\+:\+:Client\+Io\+Requests\+Counter}{\pageref{structCounterWidthExtender_1_1ClientIoRequestsCounter}}{}
\item \contentsline{section}{Counter\+Width\+Extender\+:\+:Msr\+Handle\+Counter}{\pageref{structCounterWidthExtender_1_1MsrHandleCounter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Asynchron\+Counter\+State}{\pageref{classAsynchronCounterState}}{}
\item \contentsline{section}{Basic\+Counter\+State}{\pageref{classBasicCounterState}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core\+Counter\+State}{\pageref{classCoreCounterState}}{}
\item \contentsline{section}{Socket\+Counter\+State}{\pageref{classSocketCounterState}}{}
\item \contentsline{section}{System\+Counter\+State}{\pageref{classSystemCounterState}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Beckton\+Uncore\+P\+M\+U\+C\+N\+T\+C\+T\+L\+Register}{\pageref{structBecktonUncorePMUCNTCTLRegister}}{}
\item \contentsline{section}{Beckton\+Uncore\+P\+M\+U\+Z\+D\+P\+C\+T\+L\+F\+V\+C\+Register}{\pageref{structBecktonUncorePMUZDPCTLFVCRegister}}{}
\item \contentsline{section}{Client\+B\+W}{\pageref{classClientBW}}{}
\item \contentsline{section}{Counter\+Width\+Extender}{\pageref{classCounterWidthExtender}}{}
\item \contentsline{section}{P\+C\+M\+:\+:Custom\+Core\+Event\+Description}{\pageref{structPCM_1_1CustomCoreEventDescription}}{}
\item \contentsline{section}{Event\+Select\+Register}{\pageref{structEventSelectRegister}}{}
\item \contentsline{section}{P\+C\+M\+:\+:Extended\+Custom\+Core\+Event\+Description}{\pageref{structPCM_1_1ExtendedCustomCoreEventDescription}}{}
\item \contentsline{section}{Fixed\+Event\+Control\+Register}{\pageref{structFixedEventControlRegister}}{}
\item \contentsline{section}{Instance\+Lock}{\pageref{classInstanceLock}}{}
\item \contentsline{section}{M\+C\+F\+G\+Header}{\pageref{structMCFGHeader}}{}
\item \contentsline{section}{M\+C\+F\+G\+Record}{\pageref{structMCFGRecord}}{}
\item \contentsline{section}{Msr\+Handle}{\pageref{classMsrHandle}}{}
\item \contentsline{section}{P\+C\+Ie\+Counter\+State}{\pageref{classPCIeCounterState}}{}
\item \contentsline{section}{P\+C\+Ie\+Events\+\_\+t}{\pageref{structPCIeEvents__t}}{}
\item \contentsline{section}{Pci\+Handle}{\pageref{classPciHandle}}{}
\item \contentsline{section}{Pci\+Handle\+M}{\pageref{classPciHandleM}}{}
\item \contentsline{section}{Pci\+Handle\+M\+M}{\pageref{classPciHandleMM}}{}
\item \contentsline{section}{P\+C\+M}{\pageref{classPCM}}{}
\item \contentsline{section}{P\+C\+M\+\_\+\+C\+P\+U\+I\+D\+\_\+\+I\+N\+F\+O}{\pageref{unionPCM__CPUID__INFO}}{}
\item \contentsline{section}{Safe\+Msr\+Handle}{\pageref{classSafeMsrHandle}}{}
\item \contentsline{section}{sample\+\_\+t}{\pageref{structsample__t}}{}
\item \contentsline{section}{Server\+P\+C\+I\+C\+F\+G\+Uncore}{\pageref{classServerPCICFGUncore}}{}
\item streambuf\begin{DoxyCompactList}
\item \contentsline{section}{null\+\_\+stream}{\pageref{structnull__stream}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T}{\pageref{structT}}{}
\item \contentsline{section}{Temporal\+Thread\+Affinity}{\pageref{classTemporalThreadAffinity}}{}
\item \contentsline{section}{Topology\+Entry}{\pageref{structTopologyEntry}}{}
\item \contentsline{section}{T\+S\+X\+Event}{\pageref{structTSXEvent}}{}
\item \contentsline{section}{Uncore\+Counter\+State}{\pageref{classUncoreCounterState}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Server\+Uncore\+Power\+State}{\pageref{classServerUncorePowerState}}{}
\item \contentsline{section}{Socket\+Counter\+State}{\pageref{classSocketCounterState}}{}
\item \contentsline{section}{System\+Counter\+State}{\pageref{classSystemCounterState}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Uncore\+Event\+Select\+Register}{\pageref{structUncoreEventSelectRegister}}{}
\end{DoxyCompactList}
