Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep 26 19:53:42 2024
| Host         : Key running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_Tester_wrapper_timing_summary_routed.rpt -pb HDMI_Tester_wrapper_timing_summary_routed.pb -rpx HDMI_Tester_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_Tester_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  118         
TIMING-18  Warning           Missing input or output delay                8           
XDCB-5     Warning           Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (189)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (189)
--------------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.025        0.000                      0                  174        0.144        0.000                      0                  174        3.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.025        0.000                      0                  174        0.144        0.000                      0                  174        3.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[0]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.524    12.595    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[1]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.524    12.595    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[3]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.524    12.595    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[4]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.524    12.595    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X34Y91         FDRE (Setup_fdre_C_R)       -0.524    12.595    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X35Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X35Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[2]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.429    12.690    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X35Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X35Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[8]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.429    12.690    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.175ns (22.468%)  route 4.055ns (77.532%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.733    10.571    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X35Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.486    12.878    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X35Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[9]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X35Y91         FDRE (Setup_fdre_C_R)       -0.429    12.690    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.175ns (23.252%)  route 3.878ns (76.748%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.557    10.394    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X38Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.561    12.953    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X38Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[6]/C
                         clock pessimism              0.277    13.229    
                         clock uncertainty           -0.035    13.194    
    SLICE_X38Y91         FDRE (Setup_fdre_C_R)       -0.524    12.670    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.175ns (23.252%)  route 3.878ns (76.748%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.672     5.341    HDMI_Tester_i/clock_div_25_0/U0/clk
    SLICE_X22Y46         FDRE                                         r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.419     5.760 r  HDMI_Tester_i/clock_div_25_0/U0/div_reg/Q
                         net (fo=1, routed)           0.736     6.495    HDMI_Tester_i/clock_div_25_0/U0/div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.276     6.771 r  HDMI_Tester_i/clock_div_25_0/U0/div_BUFG_inst/O
                         net (fo=149, routed)         2.179     8.951    HDMI_Tester_i/vga_ctrl_0/U0/en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.153     9.104 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3/O
                         net (fo=1, routed)           0.407     9.510    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I3_O)        0.327     9.837 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[9]_i_1/O
                         net (fo=10, routed)          0.557    10.394    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp
    SLICE_X38Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.561    12.953    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X38Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[7]/C
                         clock pessimism              0.277    13.229    
                         clock uncertainty           -0.035    13.194    
    SLICE_X38Y91         FDRE (Setup_fdre_C_R)       -0.524    12.670    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  2.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.489%)  route 0.222ns (57.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.470    HDMI_Tester_i/pixel_pusher_0/U0/clk
    SLICE_X34Y90         FDRE                                         r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[8]/Q
                         net (fo=3, routed)           0.222     1.856    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.031    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.530    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.713    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.967%)  route 0.227ns (58.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.470    HDMI_Tester_i/pixel_pusher_0/U0/clk
    SLICE_X34Y90         FDRE                                         r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[10]/Q
                         net (fo=3, routed)           0.227     1.861    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.031    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.530    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.713    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.820%)  route 0.228ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.470    HDMI_Tester_i/pixel_pusher_0/U0/clk
    SLICE_X34Y90         FDRE                                         r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[11]/Q
                         net (fo=3, routed)           0.228     1.862    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.031    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.530    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.713    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.470    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X35Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[2]/Q
                         net (fo=7, routed)           0.100     1.711    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[9]_0[2]
    SLICE_X34Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.756    HDMI_Tester_i/vga_ctrl_0/U0/plusOp__0[5]
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.828     1.987    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X34Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]/C
                         clock pessimism             -0.504     1.483    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121     1.604    HDMI_Tester_i/vga_ctrl_0/U0/vcount_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.224%)  route 0.265ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.469    HDMI_Tester_i/pixel_pusher_0/U0/clk
    SLICE_X34Y89         FDRE                                         r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[4]/Q
                         net (fo=3, routed)           0.265     1.898    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.031    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.530    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.713    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.033%)  route 0.279ns (62.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.469    HDMI_Tester_i/pixel_pusher_0/U0/clk
    SLICE_X34Y89         FDRE                                         r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[7]/Q
                         net (fo=3, routed)           0.279     1.912    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.031    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.530    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.713    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.824%)  route 0.281ns (63.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.469    HDMI_Tester_i/pixel_pusher_0/U0/clk
    SLICE_X34Y89         FDRE                                         r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[5]/Q
                         net (fo=3, routed)           0.281     1.915    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.031    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.530    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.713    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.606%)  route 0.121ns (39.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.497    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X37Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[6]/Q
                         net (fo=10, routed)          0.121     1.759    HDMI_Tester_i/vga_ctrl_0/U0/Q[6]
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     1.804    HDMI_Tester_i/vga_ctrl_0/U0/plusOp[7]
    SLICE_X36Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.014    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X36Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[7]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.092     1.602    HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.367%)  route 0.122ns (39.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.497    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X36Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[8]/Q
                         net (fo=9, routed)           0.122     1.760    HDMI_Tester_i/vga_ctrl_0/U0/Q[8]
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp[0]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.014    HDMI_Tester_i/vga_ctrl_0/U0/clk
    SLICE_X37Y91         FDRE                                         r  HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[0]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X37Y91         FDRE (Hold_fdre_C_D)         0.092     1.602    HDMI_Tester_i/vga_ctrl_0/U0/hcount_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.463%)  route 0.286ns (63.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.469    HDMI_Tester_i/pixel_pusher_0/U0/clk
    SLICE_X34Y88         FDRE                                         r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  HDMI_Tester_i/pixel_pusher_0/U0/internal_addr_reg[1]/Q
                         net (fo=3, routed)           0.286     1.919    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     2.031    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.530    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.713    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y18    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y19    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y19    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y74    HDMI_Tester_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y73    HDMI_Tester_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y92    HDMI_Tester_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y91    HDMI_Tester_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y98    HDMI_Tester_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y90    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y90    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y46    HDMI_Tester_i/clock_div_25_0/U0/div_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y90    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y90    HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/HDMI_Tester_i/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C



