{"DocumentId": "s3://ubc-scraped-courses/ELEC/402.txt", "Attributes": {"_category": "ELEC", "courseNumber": "402", "ubcURI": "https://courses.students.ubc.ca/cs/courseschedule?pname=subjarea&tname=subj-course&dept=ELEC&course=402", "description": "Static CMOS combinational logic circuits. Standard cells design and layout. Memory element (flip-flop and latch) design. Dynamic logic families. Synchronous logic and timing analysis. Power, scaling, and industry trends. Verification. VHDL/Verilog design, layout and synthesis project using CAD tools.", "prereq": "Pre-reqs: CPEN 311.", "credit": "n/a", "mode_of_delivery": "In-Person", "requires_in_person_attendance": "Yes", "instructor": "TBA"}, "Title": "ELEC402"}