[2025-09-18 09:15:45] START suite=qualcomm_srv trace=srv141_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv141_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3320318 heartbeat IPC: 3.012 cumulative IPC: 3.012 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6142593 cumulative IPC: 3.256 (Simulation time: 00 hr 01 min 25 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6142593 cumulative IPC: 3.256 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 6142594 heartbeat IPC: 3.543 cumulative IPC: 5 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 12076546 heartbeat IPC: 1.685 cumulative IPC: 1.685 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 18036266 heartbeat IPC: 1.678 cumulative IPC: 1.682 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 23849950 heartbeat IPC: 1.72 cumulative IPC: 1.694 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 29474679 heartbeat IPC: 1.778 cumulative IPC: 1.714 (Simulation time: 00 hr 05 min 19 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 35135208 heartbeat IPC: 1.767 cumulative IPC: 1.725 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 40759393 heartbeat IPC: 1.778 cumulative IPC: 1.733 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 90000022 cycles: 46515256 heartbeat IPC: 1.737 cumulative IPC: 1.734 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 52107002 heartbeat IPC: 1.788 cumulative IPC: 1.74 (Simulation time: 00 hr 09 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv141_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000025 cycles: 57781005 heartbeat IPC: 1.762 cumulative IPC: 1.743 (Simulation time: 00 hr 10 min 03 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57135563 cumulative IPC: 1.75 (Simulation time: 00 hr 11 min 00 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57135563 cumulative IPC: 1.75 (Simulation time: 00 hr 11 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv141_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75 instructions: 100000001 cycles: 57135563
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.34 Average ROB Occupancy at Mispredict: 86.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00024
BRANCH_INDIRECT: 0.00667
BRANCH_CONDITIONAL: 5.331
BRANCH_DIRECT_CALL: 0.00029
BRANCH_INDIRECT_CALL: 0.00126
BRANCH_RETURN: 0.00023


====Backend Stall Breakdown====
ROB_STALL: 826254
LQ_STALL: 0
SQ_STALL: 1205713


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 161.17918
REPLAY_LOAD: 91.39203
NON_REPLAY_LOAD: 11.088868

== Total ==
ADDR_TRANS: 199701
REPLAY_LOAD: 137545
NON_REPLAY_LOAD: 489008

== Counts ==
ADDR_TRANS: 1239
REPLAY_LOAD: 1505
NON_REPLAY_LOAD: 44099

cpu0->cpu0_STLB TOTAL        ACCESS:     951752 HIT:     908806 MISS:      42946 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     951752 HIT:     908806 MISS:      42946 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 221.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     830239 HIT:     423451 MISS:     406788 MSHR_MERGE:      78428
cpu0->cpu0_L2C LOAD         ACCESS:     478492 HIT:     305001 MISS:     173491 MSHR_MERGE:      19973
cpu0->cpu0_L2C RFO          ACCESS:      59169 HIT:       5754 MISS:      53415 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     112775 HIT:      13163 MISS:      99612 MSHR_MERGE:      58455
cpu0->cpu0_L2C WRITE        ACCESS:      83089 HIT:      82480 MISS:        609 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96714 HIT:      17053 MISS:      79661 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      98898 ISSUED:      98362 USEFUL:      20498 USELESS:       2321
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15013769 HIT:   14582918 MISS:     430851 MSHR_MERGE:     134739
cpu0->cpu0_L1I LOAD         ACCESS:   15013769 HIT:   14582918 MISS:     430851 MSHR_MERGE:     134739
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.12 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27608754 HIT:   26790440 MISS:     818314 MSHR_MERGE:     465318
cpu0->cpu0_L1D LOAD         ACCESS:   14903794 HIT:   14533689 MISS:     370105 MSHR_MERGE:     187725
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     593043 HIT:     554117 MISS:      38926 MSHR_MERGE:      24193
cpu0->cpu0_L1D WRITE        ACCESS:   12008722 HIT:   11696455 MISS:     312267 MSHR_MERGE:     253098
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103195 HIT:       6179 MISS:      97016 MSHR_MERGE:        302
cpu0->cpu0_L1D PREFETCH REQUESTED:    3421837 ISSUED:     593043 USEFUL:       2125 USELESS:       1471
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12819528 HIT:   12711494 MISS:     108034 MSHR_MERGE:      62287
cpu0->cpu0_ITLB LOAD         ACCESS:   12819528 HIT:   12711494 MISS:     108034 MSHR_MERGE:      62287
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.05 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24919603 HIT:   23592667 MISS:    1326936 MSHR_MERGE:     420931
cpu0->cpu0_DTLB LOAD         ACCESS:   24919603 HIT:   23592667 MISS:    1326936 MSHR_MERGE:     420931
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.99 cycles
cpu0->LLC TOTAL        ACCESS:     400767 HIT:     172694 MISS:     228073 MSHR_MERGE:      11173
cpu0->LLC LOAD         ACCESS:     153518 HIT:      46090 MISS:     107428 MSHR_MERGE:       1720
cpu0->LLC RFO          ACCESS:      53415 HIT:      16907 MISS:      36508 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41157 HIT:       6558 MISS:      34599 MSHR_MERGE:       9453
cpu0->LLC WRITE        ACCESS:      73016 HIT:      72811 MISS:        205 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79661 HIT:      30328 MISS:      49333 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.94 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6130
  ROW_BUFFER_MISS:     210515
  AVG DBUS CONGESTED CYCLE: 6.212
Channel 0 WQ ROW_BUFFER_HIT:       9186
  ROW_BUFFER_MISS:      38898
  FULL:          0
Channel 0 REFRESHES ISSUED:       4762

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1040473        10714         7433        25454
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          236          377         2961         7449
  STLB miss resolved @ L2C                0          494         2440         5463        21874
  STLB miss resolved @ LLC                0          812         4384         5997        25276
  STLB miss resolved @ MEM                0         1146         7682        17489        45340

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28281         2076        53617         3121         1129
---------------------------------------------------------------
  STLB miss resolved @ L1D               39            5           82          729          264
  STLB miss resolved @ L2C               23           48           53          217           65
  STLB miss resolved @ LLC               59           26          160         2083          454
  STLB miss resolved @ MEM               22            2           89         1144          554
[2025-09-18 09:26:45] END   suite=qualcomm_srv trace=srv141_ap (rc=0)
