<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="Negate" block_type="negate">
  <icon width="55" height="56" wmark_color="white" bg_color="blue"/>
  <dll name="sysgen_blockset" entry_point="Negate_config"/>
  <handlers enablement="negateenablement"/>
  <libraries>
    <library name="xbsIndex"/>
    <library name="xbsMath"/>
    <library name="xbsFloatingPoint"/>
  </libraries>
  <blockgui label="Xilinx Negate Block">
    <tabpane>
      <tab name="basictab" label="Basic">
        <radiogroup name="precision" default="Full" label="Precision" ctype="Int">
          <item value="Full" label="Full"/>
          <item value="User Defined" label="User defined"/>
        </radiogroup>
        <etch name="userprecisionetch" label="Fixed-point Output Type">
            <radiogroup name="arith_type" default="Unsigned" label="Arithmetic type" ctype="Int">
              <item value="Signed  (2's comp)" label="Signed  (2's comp)"/>
              <item value="Unsigned" label="Unsigned"/>
            </radiogroup>
            <etch name="fixedprecetch" label="Fixed-point Precision">
              <glayout cols="2">
                <editbox name="n_bits" default="16" label="Number of bits" ctype="Int"/>
                <editbox name="bin_pt" default="14" label="Binary point" ctype="Int"/>
              </glayout>
            </etch>
            <radiogroup name="quantization" default="Truncate" evaluate="true" label="Quantization" ctype="Int">
              <item value="Truncate" label="Truncate"/>
              <item value="Round  (unbiased: +/- Inf)" label="Round  (unbiased: +/- Inf)"/>
            </radiogroup>
            <radiogroup name="overflow" default="Wrap" evaluate="true" label="Overflow" ctype="Int">
              <item value="Wrap" label="Wrap"/>
              <item value="Saturate" label="Saturate"/>
              <item value="Flag as error" label="Flag as error"/>
            </radiogroup>
        </etch>
        <etch name="oportetch" label="Optional Ports">
          <checkbox name="en" default="off" evaluate="true" label="Provide enable port" ctype="Int"/>
        </etch>
        <editbox name="latency" default="0" evaluate="true" label="Latency" ctype="Int"/>
      </tab>
      <tab name="advancedtab" label="Advanced">
        <etch label="Simulation">
          <checkbox name="dbl_ovrd" default="off" evaluate="true" label="Override with doubles" ctype="Int"/>
        </etch>
      </tab>
      <tab name="impltab" label="Implementation">
        <etch label="FPGA Area Estimation">
          <checkbox name="xl_use_area" default="off" label="Define FPGA area for resource estimation"/>
          <editbox name="xl_area" default="[0,0,0,0,0,0,0]" top_label="true" label="FPGA area [slices, FFs, BRAMs, LUTs, IOBs, emb. mults, TBUFs]"/>
        </etch>
      </tab>
    </tabpane>
    <workspacevar name="rst" ctype="Int"/>
  </blockgui>
</sysgenblock>
