Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 14:44:43 2024
| Host         : louis-HP-ProBook-450-G3 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_drc -file User_IHM_control_wrapper_drc_routed.rpt -pb User_IHM_control_wrapper_drc_routed.pb -rpx User_IHM_control_wrapper_drc_routed.rpx
| Design       : User_IHM_control_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 2          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_2/O, cell User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/en_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0]_i_2/O, cell User_IHM_control_i/control_v2_ip_0/U0/control_v2_ip_slave_lite_v1_0_S00_AXI_inst/users_control0/memoEn_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


