# ECGR3183
designing and simulating a floating point co-processorwith a single-cycle/non-pipelined architecture and a pipelined architecture
