Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan  3 22:03:05 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (740)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1374)
5. checking no_input_delay (22)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (740)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 634 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_onehot_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1374)
---------------------------------------------------
 There are 1374 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.463        0.000                      0                 4399        0.051        0.000                      0                 4399        3.000        0.000                       0                  1937  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  sccb_L_clk_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  sccb_R_clk_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0       {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  sccb_L_clk_clk_wiz_0         32.235        0.000                      0                  325        0.153        0.000                      0                  325       19.500        0.000                       0                   135  
  sccb_R_clk_clk_wiz_0         31.787        0.000                      0                  325        0.174        0.000                      0                  325       19.500        0.000                       0                   135  
  vga_clk_clk_wiz_0            28.980        0.000                      0                  542        0.183        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                     2.486        0.000                      0                 1607        0.133        0.000                      0                 1607        4.500        0.000                       0                  1605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.463        0.000                      0                 3205        0.051        0.000                      0                 3205  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sccb_L_clk_clk_wiz_0
  To Clock:  sccb_L_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.235ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 3.054ns (42.702%)  route 4.098ns (57.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.229 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.591     5.820    U_SCCB_Config_Left/rom1/DOADO[11]
    SLICE_X12Y132        LUT4 (Prop_lut4_I2_O)        0.124     5.944 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=5, routed)           0.674     6.618    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I1_O)        0.150     6.768 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.594     7.361    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.687 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.239     8.927    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y136        FDRE (Setup_fdre_C_R)       -0.429    41.162    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 32.235    

Slack (MET) :             32.235ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 3.054ns (42.702%)  route 4.098ns (57.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.229 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.591     5.820    U_SCCB_Config_Left/rom1/DOADO[11]
    SLICE_X12Y132        LUT4 (Prop_lut4_I2_O)        0.124     5.944 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=5, routed)           0.674     6.618    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I1_O)        0.150     6.768 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.594     7.361    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.687 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.239     8.927    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y136        FDRE (Setup_fdre_C_R)       -0.429    41.162    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 32.235    

Slack (MET) :             32.235ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 3.054ns (42.702%)  route 4.098ns (57.298%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.229 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.591     5.820    U_SCCB_Config_Left/rom1/DOADO[11]
    SLICE_X12Y132        LUT4 (Prop_lut4_I2_O)        0.124     5.944 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=5, routed)           0.674     6.618    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I1_O)        0.150     6.768 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.594     7.361    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.687 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.239     8.927    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y136        FDRE (Setup_fdre_C_R)       -0.429    41.162    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 32.235    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.054ns (43.545%)  route 3.959ns (56.455%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.229 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.591     5.820    U_SCCB_Config_Left/rom1/DOADO[11]
    SLICE_X12Y132        LUT4 (Prop_lut4_I2_O)        0.124     5.944 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=5, routed)           0.674     6.618    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I1_O)        0.150     6.768 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.594     7.361    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.687 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.101     8.788    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[25]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y135        FDRE (Setup_fdre_C_R)       -0.429    41.162    U_SCCB_Config_Left/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.054ns (43.545%)  route 3.959ns (56.455%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.229 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.591     5.820    U_SCCB_Config_Left/rom1/DOADO[11]
    SLICE_X12Y132        LUT4 (Prop_lut4_I2_O)        0.124     5.944 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=5, routed)           0.674     6.618    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I1_O)        0.150     6.768 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.594     7.361    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.687 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.101     8.788    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[26]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y135        FDRE (Setup_fdre_C_R)       -0.429    41.162    U_SCCB_Config_Left/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.054ns (43.545%)  route 3.959ns (56.455%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.229 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.591     5.820    U_SCCB_Config_Left/rom1/DOADO[11]
    SLICE_X12Y132        LUT4 (Prop_lut4_I2_O)        0.124     5.944 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=5, routed)           0.674     6.618    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I1_O)        0.150     6.768 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.594     7.361    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.687 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.101     8.788    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[27]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y135        FDRE (Setup_fdre_C_R)       -0.429    41.162    U_SCCB_Config_Left/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.374ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 3.054ns (43.545%)  route 3.959ns (56.455%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.229 r  U_SCCB_Config_Left/rom1/dout_reg/DOADO[11]
                         net (fo=3, routed)           1.591     5.820    U_SCCB_Config_Left/rom1/DOADO[11]
    SLICE_X12Y132        LUT4 (Prop_lut4_I2_O)        0.124     5.944 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3/O
                         net (fo=5, routed)           0.674     6.618    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_3_n_0
    SLICE_X13Y132        LUT5 (Prop_lut5_I1_O)        0.150     6.768 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4/O
                         net (fo=3, routed)           0.594     7.361    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.687 r  U_SCCB_Config_Left/rom1/timer[31]_i_1/O
                         net (fo=24, routed)          1.101     8.788    U_SCCB_Config_Left/config_1/timer_reg[1]_0
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y135        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[28]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y135        FDRE (Setup_fdre_C_R)       -0.429    41.162    U_SCCB_Config_Left/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         41.162    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 32.374    

Slack (MET) :             32.451ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.465%)  route 4.335ns (60.535%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.229 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[5]
                         net (fo=2, routed)           1.321     5.550    U_SCCB_Config_Left/rom1/DOADO[5]
    SLICE_X12Y132        LUT4 (Prop_lut4_I0_O)        0.124     5.674 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2/O
                         net (fo=6, routed)           0.839     6.512    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.484     7.121    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.124     7.245 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.691     8.936    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[29]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y136        FDRE (Setup_fdre_C_CE)      -0.205    41.386    U_SCCB_Config_Left/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         41.386    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 32.451    

Slack (MET) :             32.451ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.465%)  route 4.335ns (60.535%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.229 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[5]
                         net (fo=2, routed)           1.321     5.550    U_SCCB_Config_Left/rom1/DOADO[5]
    SLICE_X12Y132        LUT4 (Prop_lut4_I0_O)        0.124     5.674 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2/O
                         net (fo=6, routed)           0.839     6.512    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.484     7.121    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.124     7.245 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.691     8.936    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[30]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y136        FDRE (Setup_fdre_C_CE)      -0.205    41.386    U_SCCB_Config_Left/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         41.386    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 32.451    

Slack (MET) :             32.451ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/timer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_L_clk_clk_wiz_0 rise@40.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.826ns (39.465%)  route 4.335ns (60.535%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.775     1.775    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.229 f  U_SCCB_Config_Left/rom1/dout_reg/DOADO[5]
                         net (fo=2, routed)           1.321     5.550    U_SCCB_Config_Left/rom1/DOADO[5]
    SLICE_X12Y132        LUT4 (Prop_lut4_I0_O)        0.124     5.674 r  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2/O
                         net (fo=6, routed)           0.839     6.512    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2_n_0
    SLICE_X12Y131        LUT6 (Prop_lut6_I5_O)        0.124     6.636 r  U_SCCB_Config_Left/rom1/timer[31]_i_3/O
                         net (fo=4, routed)           0.484     7.121    U_SCCB_Config_Left/rom1/dout_reg_1
    SLICE_X13Y131        LUT6 (Prop_lut6_I3_O)        0.124     7.245 r  U_SCCB_Config_Left/rom1/timer[31]_i_2/O
                         net (fo=31, routed)          1.691     8.936    U_SCCB_Config_Left/config_1/timer_reg[31]_0
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X15Y136        FDRE                                         r  U_SCCB_Config_Left/config_1/timer_reg[31]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X15Y136        FDRE (Setup_fdre_C_CE)      -0.205    41.386    U_SCCB_Config_Left/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         41.386    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 32.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.330%)  route 0.233ns (58.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.637     0.637    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164     0.801 r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.233     1.034    U_SCCB_Config_Left/rom1/ADDRARDADDR[5]
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.957     0.957    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.259     0.698    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.881    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X12Y135        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y135        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Left/SCCB1/latched_data_reg[3]/Q
                         net (fo=1, routed)           0.050     0.856    U_SCCB_Config_Left/SCCB1/latched_data[3]
    SLICE_X13Y135        LUT6 (Prop_lut6_I3_O)        0.045     0.901 r  U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.901    U_SCCB_Config_Left/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.915     0.915    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X13Y135        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]/C
                         clock pessimism             -0.260     0.655    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.092     0.747    U_SCCB_Config_Left/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.637     0.637    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141     0.778 r  U_SCCB_Config_Left/config_1/rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.111     0.889    U_SCCB_Config_Left/config_1/ADDRARDADDR[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.045     0.934 r  U_SCCB_Config_Left/config_1/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.934    U_SCCB_Config_Left/config_1/p_0_in[5]
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.910     0.910    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[5]/C
                         clock pessimism             -0.260     0.650    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.121     0.771    U_SCCB_Config_Left/config_1/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.640     0.640    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X13Y132        FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  U_SCCB_Config_Left/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.110     0.891    U_SCCB_Config_Left/SCCB1/Q[0]
    SLICE_X13Y133        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.913     0.913    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X13Y133        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_data_reg[0]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X13Y133        FDRE (Hold_fdre_C_D)         0.070     0.725    U_SCCB_Config_Left/SCCB1/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.640     0.640    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X13Y132        FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.112     0.893    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[1]
    SLICE_X13Y133        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.913     0.913    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X13Y133        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[1]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X13Y133        FDRE (Hold_fdre_C_D)         0.070     0.725    U_SCCB_Config_Left/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/latched_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.640     0.640    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X13Y132        FDRE                                         r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  U_SCCB_Config_Left/config_1/SCCB_interface_addr_reg[4]/Q
                         net (fo=1, routed)           0.112     0.893    U_SCCB_Config_Left/SCCB1/latched_address_reg[7]_0[4]
    SLICE_X13Y133        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.913     0.913    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X13Y133        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[4]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X13Y133        FDRE (Hold_fdre_C_D)         0.066     0.721    U_SCCB_Config_Left/SCCB1/latched_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.637     0.637    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141     0.778 r  U_SCCB_Config_Left/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.133     0.911    U_SCCB_Config_Left/config_1/ADDRARDADDR[1]
    SLICE_X8Y129         LUT5 (Prop_lut5_I1_O)        0.048     0.959 r  U_SCCB_Config_Left/config_1/rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.959    U_SCCB_Config_Left/config_1/p_0_in[4]
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.910     0.910    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[4]/C
                         clock pessimism             -0.260     0.650    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.131     0.781    U_SCCB_Config_Left/config_1/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/config_1/rom_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.637     0.637    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X9Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141     0.778 r  U_SCCB_Config_Left/config_1/rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.133     0.911    U_SCCB_Config_Left/config_1/ADDRARDADDR[1]
    SLICE_X8Y129         LUT4 (Prop_lut4_I2_O)        0.045     0.956 r  U_SCCB_Config_Left/config_1/rom_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.956    U_SCCB_Config_Left/config_1/p_0_in[3]
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.910     0.910    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[3]/C
                         clock pessimism             -0.260     0.650    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.120     0.770    U_SCCB_Config_Left/config_1/rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/config_1/rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.159%)  route 0.266ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.637     0.637    U_SCCB_Config_Left/config_1/sccb_L_clk
    SLICE_X8Y129         FDRE                                         r  U_SCCB_Config_Left/config_1/rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164     0.801 r  U_SCCB_Config_Left/config_1/rom_addr_reg[6]/Q
                         net (fo=3, routed)           0.266     1.067    U_SCCB_Config_Left/rom1/ADDRARDADDR[6]
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.957     0.957    U_SCCB_Config_Left/rom1/sccb_L_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
                         clock pessimism             -0.259     0.698    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.881    U_SCCB_Config_Left/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_L_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_L_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_L_clk_clk_wiz_0 rise@0.000ns - sccb_L_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.642     0.642    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X14Y135        FDRE                                         r  U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  U_SCCB_Config_Left/SCCB1/latched_address_reg[0]/Q
                         net (fo=1, routed)           0.094     0.900    U_SCCB_Config_Left/SCCB1/latched_address[0]
    SLICE_X13Y135        LUT5 (Prop_lut5_I1_O)        0.045     0.945 r  U_SCCB_Config_Left/SCCB1/tx_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.945    U_SCCB_Config_Left/SCCB1/tx_byte[0]_i_1_n_0
    SLICE_X13Y135        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_L_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_L_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=133, routed)         0.915     0.915    U_SCCB_Config_Left/SCCB1/sccb_L_clk
    SLICE_X13Y135        FDRE                                         r  U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]/C
                         clock pessimism             -0.258     0.657    
    SLICE_X13Y135        FDRE (Hold_fdre_C_D)         0.092     0.749    U_SCCB_Config_Left/SCCB1/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_L_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y52     U_SCCB_Config_Left/rom1/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X23Y135    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X20Y135    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X20Y135    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X20Y135    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y135    U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y135    U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X19Y135    U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y135    U_SCCB_Config_Left/SCCB1/FSM_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y135    U_SCCB_Config_Left/SCCB1/FSM_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y135    U_SCCB_Config_Left/SCCB1/FSM_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y135    U_SCCB_Config_Left/SCCB1/FSM_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y135    U_SCCB_Config_Left/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y133    U_SCCB_Config_Left/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y135    U_SCCB_Config_Left/SCCB1/byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y135    U_SCCB_Config_Left/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y134    U_SCCB_Config_Left/SCCB1/byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y134    U_SCCB_Config_Left/SCCB1/byte_index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y133    U_SCCB_Config_Left/SCCB1/timer_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y133    U_SCCB_Config_Left/SCCB1/timer_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y133    U_SCCB_Config_Left/SCCB1/timer_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y133    U_SCCB_Config_Left/SCCB1/timer_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y133    U_SCCB_Config_Left/SCCB1/timer_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y134    U_SCCB_Config_Left/config_1/timer_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y134    U_SCCB_Config_Left/config_1/timer_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y134    U_SCCB_Config_Left/config_1/timer_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y134    U_SCCB_Config_Left/config_1/timer_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y135    U_SCCB_Config_Left/SCCB1/FSM_return_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sccb_R_clk_clk_wiz_0
  To Clock:  sccb_R_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.787ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 3.056ns (40.700%)  route 4.453ns (59.300%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.264     9.280    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y136        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y136        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[29]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X10Y136        FDRE (Setup_fdre_C_R)       -0.524    41.067    U_SCCB_Config_Right/config_1/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 31.787    

Slack (MET) :             31.787ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 3.056ns (40.700%)  route 4.453ns (59.300%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.264     9.280    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y136        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y136        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[30]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X10Y136        FDRE (Setup_fdre_C_R)       -0.524    41.067    U_SCCB_Config_Right/config_1/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 31.787    

Slack (MET) :             31.787ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 3.056ns (40.700%)  route 4.453ns (59.300%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.264     9.280    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y136        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y136        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[31]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X10Y136        FDRE (Setup_fdre_C_R)       -0.524    41.067    U_SCCB_Config_Right/config_1/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 31.787    

Slack (MET) :             31.925ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 3.056ns (41.465%)  route 4.314ns (58.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.126     9.142    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[25]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X10Y135        FDRE (Setup_fdre_C_R)       -0.524    41.067    U_SCCB_Config_Right/config_1/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 31.925    

Slack (MET) :             31.925ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 3.056ns (41.465%)  route 4.314ns (58.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.126     9.142    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[26]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X10Y135        FDRE (Setup_fdre_C_R)       -0.524    41.067    U_SCCB_Config_Right/config_1/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 31.925    

Slack (MET) :             31.925ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 3.056ns (41.465%)  route 4.314ns (58.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.126     9.142    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[27]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X10Y135        FDRE (Setup_fdre_C_R)       -0.524    41.067    U_SCCB_Config_Right/config_1/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 31.925    

Slack (MET) :             31.925ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 3.056ns (41.465%)  route 4.314ns (58.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          1.126     9.142    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.610    41.610    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y135        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[28]/C
                         clock pessimism              0.087    41.697    
                         clock uncertainty           -0.106    41.591    
    SLICE_X10Y135        FDRE (Setup_fdre_C_R)       -0.524    41.067    U_SCCB_Config_Right/config_1/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         41.067    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 31.925    

Slack (MET) :             32.072ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 3.056ns (42.316%)  route 4.166ns (57.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          0.978     8.994    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.609    41.609    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[21]/C
                         clock pessimism              0.087    41.696    
                         clock uncertainty           -0.106    41.590    
    SLICE_X10Y134        FDRE (Setup_fdre_C_R)       -0.524    41.066    U_SCCB_Config_Right/config_1/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 32.072    

Slack (MET) :             32.072ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 3.056ns (42.316%)  route 4.166ns (57.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          0.978     8.994    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.609    41.609    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[22]/C
                         clock pessimism              0.087    41.696    
                         clock uncertainty           -0.106    41.590    
    SLICE_X10Y134        FDRE (Setup_fdre_C_R)       -0.524    41.066    U_SCCB_Config_Right/config_1/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 32.072    

Slack (MET) :             32.072ns  (required time - arrival time)
  Source:                 U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/config_1/timer_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sccb_R_clk_clk_wiz_0 rise@40.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 3.056ns (42.316%)  route 4.166ns (57.684%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.772     1.772    U_SCCB_Config_Left/rom1/sccb_R_clk
    RAMB18_X0Y52         RAMB18E1                                     r  U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y52         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.226 r  U_SCCB_Config_Left/rom1/dout_reg/DOBDO[6]
                         net (fo=2, routed)           1.509     5.735    U_SCCB_Config_Left/rom1/DOBDO[6]
    SLICE_X8Y131         LUT4 (Prop_lut4_I3_O)        0.124     5.859 f  U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0/O
                         net (fo=6, routed)           0.839     6.698    U_SCCB_Config_Left/rom1/SCCB_interface_data[7]_i_2__0_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I2_O)        0.152     6.850 r  U_SCCB_Config_Left/rom1/FSM_state[1]_i_4__0/O
                         net (fo=3, routed)           0.840     7.690    U_SCCB_Config_Left/rom1/FSM_state_reg[1]_4
    SLICE_X9Y131         LUT6 (Prop_lut6_I0_O)        0.326     8.016 r  U_SCCB_Config_Left/rom1/timer[31]_i_1__0/O
                         net (fo=24, routed)          0.978     8.994    U_SCCB_Config_Right/config_1/timer_reg[31]_0
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         1.609    41.609    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X10Y134        FDRE                                         r  U_SCCB_Config_Right/config_1/timer_reg[23]/C
                         clock pessimism              0.087    41.696    
                         clock uncertainty           -0.106    41.590    
    SLICE_X10Y134        FDRE (Setup_fdre_C_R)       -0.524    41.066    U_SCCB_Config_Right/config_1/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         41.066    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 32.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.639     0.639    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X9Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[2]/Q
                         net (fo=1, routed)           0.112     0.892    U_SCCB_Config_Right/SCCB1/Q[2]
    SLICE_X8Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.913     0.913    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X8Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[2]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.064     0.718    U_SCCB_Config_Right/SCCB1/latched_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.667     0.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X6Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164     0.831 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.101     0.932    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[7]
    SLICE_X5Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.940     0.940    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X5Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[7]/C
                         clock pessimism             -0.258     0.682    
    SLICE_X5Y132         FDRE (Hold_fdre_C_D)         0.070     0.752    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.667     0.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X6Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164     0.831 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[3]/Q
                         net (fo=1, routed)           0.112     0.943    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[3]
    SLICE_X7Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.940     0.940    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X7Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[3]/C
                         clock pessimism             -0.258     0.682    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.070     0.752    U_SCCB_Config_Right/SCCB1/latched_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.667     0.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X6Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164     0.831 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[6]/Q
                         net (fo=1, routed)           0.112     0.943    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[6]
    SLICE_X7Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.940     0.940    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X7Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[6]/C
                         clock pessimism             -0.258     0.682    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.070     0.752    U_SCCB_Config_Right/SCCB1/latched_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.667     0.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X6Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164     0.831 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[4]/Q
                         net (fo=1, routed)           0.112     0.943    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[4]
    SLICE_X7Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.940     0.940    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X7Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[4]/C
                         clock pessimism             -0.258     0.682    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.066     0.748    U_SCCB_Config_Right/SCCB1/latched_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.639     0.639    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X8Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164     0.803 r  U_SCCB_Config_Right/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.110     0.913    U_SCCB_Config_Right/SCCB1/Q[0]
    SLICE_X8Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.913     0.913    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X8Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[0]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.060     0.714    U_SCCB_Config_Right/SCCB1/latched_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.679%)  route 0.147ns (41.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.668ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.668     0.668    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X6Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.164     0.832 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[4]/Q
                         net (fo=1, routed)           0.147     0.979    U_SCCB_Config_Right/SCCB1/latched_data_reg_n_0_[4]
    SLICE_X6Y133         LUT6 (Prop_lut6_I3_O)        0.045     1.024 r  U_SCCB_Config_Right/SCCB1/tx_byte[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.024    U_SCCB_Config_Right/SCCB1/tx_byte[4]_i_1__0_n_0
    SLICE_X6Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.941     0.941    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X6Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[4]/C
                         clock pessimism             -0.258     0.683    
    SLICE_X6Y133         FDRE (Hold_fdre_C_D)         0.121     0.804    U_SCCB_Config_Right/SCCB1/tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (72.921%)  route 0.084ns (27.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.667     0.667    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X5Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.128     0.795 f  U_SCCB_Config_Right/config_1/SCCB_interface_start_reg/Q
                         net (fo=4, routed)           0.084     0.879    U_SCCB_Config_Right/SCCB1/SCCB_start
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.099     0.978 r  U_SCCB_Config_Right/SCCB1/ready_i_1__0/O
                         net (fo=1, routed)           0.000     0.978    U_SCCB_Config_Right/SCCB1/ready_i_1__0_n_0
    SLICE_X5Y131         FDRE                                         r  U_SCCB_Config_Right/SCCB1/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.939     0.939    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X5Y131         FDRE                                         r  U_SCCB_Config_Right/SCCB1/ready_reg/C
                         clock pessimism             -0.272     0.667    
    SLICE_X5Y131         FDRE (Hold_fdre_C_D)         0.091     0.758    U_SCCB_Config_Right/SCCB1/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/SCCB1/latched_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.640     0.640    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X8Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.148     0.788 r  U_SCCB_Config_Right/SCCB1/latched_data_reg[0]/Q
                         net (fo=1, routed)           0.114     0.902    U_SCCB_Config_Right/SCCB1/latched_data_reg_n_0_[0]
    SLICE_X8Y133         LUT5 (Prop_lut5_I0_O)        0.098     1.000 r  U_SCCB_Config_Right/SCCB1/tx_byte[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    U_SCCB_Config_Right/SCCB1/tx_byte[0]_i_1__0_n_0
    SLICE_X8Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.914     0.914    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X8Y133         FDRE                                         r  U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]/C
                         clock pessimism             -0.259     0.655    
    SLICE_X8Y133         FDRE (Hold_fdre_C_D)         0.121     0.776    U_SCCB_Config_Right/SCCB1/tx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sccb_R_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sccb_R_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sccb_R_clk_clk_wiz_0 rise@0.000ns - sccb_R_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.639     0.639    U_SCCB_Config_Right/config_1/sccb_R_clk
    SLICE_X9Y131         FDRE                                         r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  U_SCCB_Config_Right/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.164     0.944    U_SCCB_Config_Right/SCCB1/latched_address_reg[7]_0[5]
    SLICE_X8Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sccb_R_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/sccb_R_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout5_buf/O
                         net (fo=133, routed)         0.913     0.913    U_SCCB_Config_Right/SCCB1/sccb_R_clk
    SLICE_X8Y132         FDRE                                         r  U_SCCB_Config_Right/SCCB1/latched_address_reg[5]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.063     0.717    U_SCCB_Config_Right/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sccb_R_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y52     U_SCCB_Config_Left/rom1/dout_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    U_clk_gene/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y133     U_SCCB_Config_Right/SCCB1/FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y133     U_SCCB_Config_Right/SCCB1/FSM_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y133     U_SCCB_Config_Right/SCCB1/FSM_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y134     U_SCCB_Config_Right/SCCB1/byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y134     U_SCCB_Config_Right/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y133     U_SCCB_Config_Right/SCCB1/byte_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     U_SCCB_Config_Right/SCCB1/latched_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y132     U_SCCB_Config_Right/SCCB1/latched_address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y132    U_SCCB_Config_Right/config_1/timer_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X11Y132    U_SCCB_Config_Right/config_1/timer_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X11Y132    U_SCCB_Config_Right/config_1/timer_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X11Y132    U_SCCB_Config_Right/config_1/timer_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X11Y132    U_SCCB_Config_Right/config_1/timer_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y133     U_SCCB_Config_Right/SCCB1/FSM_return_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 2.825ns (28.029%)  route 7.254ns (71.971%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[2]
                         net (fo=2, routed)           0.832     5.538    U_qvga_addr_decoder/O[2]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.301     5.839 r  U_qvga_addr_decoder/mem_reg_0_0_i_42/O
                         net (fo=1, routed)           0.000     5.839    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.240    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.462 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[0]
                         net (fo=2, routed)           0.941     7.403    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.327     7.730 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_7/O
                         net (fo=12, routed)          3.914    11.643    U_FrameBufferRight/mem_reg_0_10_5[9]
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.496    41.496    U_FrameBufferRight/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.008    41.504    
                         clock uncertainty           -0.106    41.398    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    40.624    U_FrameBufferRight/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.624    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             29.125ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.135ns  (logic 2.895ns (28.565%)  route 7.240ns (71.435%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[2]
                         net (fo=2, routed)           0.832     5.538    U_qvga_addr_decoder/O[2]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.301     5.839 r  U_qvga_addr_decoder/mem_reg_0_0_i_42/O
                         net (fo=1, routed)           0.000     5.839    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.240    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.553 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[3]
                         net (fo=2, routed)           0.579     7.132    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.306     7.438 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8/O
                         net (fo=20, routed)          4.261    11.699    U_FrameBufferLeft/ADDRBWRADDR[12]
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489    41.489    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.008    41.497    
                         clock uncertainty           -0.106    41.391    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.825    U_FrameBufferLeft/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         40.825    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                 29.125    

Slack (MET) :             29.267ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.993ns  (logic 3.115ns (31.173%)  route 6.878ns (68.827%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.771 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[3]
                         net (fo=1, routed)           0.764     5.535    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     6.374 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.374    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.708 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_29/O[1]
                         net (fo=2, routed)           0.803     7.511    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.303     7.814 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=20, routed)          3.743    11.557    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489    41.489    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.008    41.497    
                         clock uncertainty           -0.106    41.391    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.825    U_FrameBufferLeft/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         40.825    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                 29.267    

Slack (MET) :             29.273ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 2.797ns (28.005%)  route 7.190ns (71.995%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[2]
                         net (fo=2, routed)           0.832     5.538    U_qvga_addr_decoder/O[2]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.301     5.839 r  U_qvga_addr_decoder/mem_reg_0_0_i_42/O
                         net (fo=1, routed)           0.000     5.839    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.240    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.462 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[0]
                         net (fo=2, routed)           0.941     7.403    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.702 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11/O
                         net (fo=20, routed)          3.850    11.552    U_FrameBufferLeft/ADDRBWRADDR[9]
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489    41.489    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.008    41.497    
                         clock uncertainty           -0.106    41.391    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.825    U_FrameBufferLeft/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         40.825    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                 29.273    

Slack (MET) :             29.297ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_5/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 2.825ns (29.001%)  route 6.916ns (70.999%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[2]
                         net (fo=2, routed)           0.832     5.538    U_qvga_addr_decoder/O[2]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.301     5.839 r  U_qvga_addr_decoder/mem_reg_0_0_i_42/O
                         net (fo=1, routed)           0.000     5.839    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.240    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.462 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[0]
                         net (fo=2, routed)           0.941     7.403    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.327     7.730 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_7/O
                         net (fo=12, routed)          3.576    11.305    U_FrameBufferRight/mem_reg_0_10_5[9]
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.482    41.482    U_FrameBufferRight/vga_clk
    RAMB36_X2Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.106    41.376    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    40.602    U_FrameBufferRight/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.602    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                 29.297    

Slack (MET) :             29.301ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 2.825ns (29.001%)  route 6.916ns (70.999%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[2]
                         net (fo=2, routed)           0.832     5.538    U_qvga_addr_decoder/O[2]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.301     5.839 r  U_qvga_addr_decoder/mem_reg_0_0_i_42/O
                         net (fo=1, routed)           0.000     5.839    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.240    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.462 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[0]
                         net (fo=2, routed)           0.941     7.403    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.327     7.730 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_7/O
                         net (fo=12, routed)          3.576    11.305    U_FrameBufferLeft/mem_reg_0_10_4[9]
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.486    41.486    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y10         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.106    41.380    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    40.606    U_FrameBufferLeft/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.606    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                 29.301    

Slack (MET) :             29.301ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.959ns  (logic 2.999ns (30.114%)  route 6.960ns (69.886%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.771 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[3]
                         net (fo=1, routed)           0.764     5.535    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     6.374 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.374    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.596 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_29/O[0]
                         net (fo=2, routed)           0.810     7.406    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.705 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=20, routed)          3.818    11.523    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.489    41.489    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.008    41.497    
                         clock uncertainty           -0.106    41.391    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.825    U_FrameBufferLeft/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         40.825    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 29.301    

Slack (MET) :             29.304ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 2.999ns (30.108%)  route 6.962ns (69.892%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.771 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[3]
                         net (fo=1, routed)           0.764     5.535    U_vga_controller/U_Pixel_Counter/qvga_addr11[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839     6.374 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.374    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.596 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_29/O[0]
                         net (fo=2, routed)           0.810     7.406    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.705 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=20, routed)          3.820    11.525    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.494    41.494    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.008    41.502    
                         clock uncertainty           -0.106    41.396    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.830    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         40.830    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                 29.304    

Slack (MET) :             29.429ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 2.797ns (28.437%)  route 7.039ns (71.563%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[2]
                         net (fo=2, routed)           0.832     5.538    U_qvga_addr_decoder/O[2]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.301     5.839 r  U_qvga_addr_decoder/mem_reg_0_0_i_42/O
                         net (fo=1, routed)           0.000     5.839    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.240    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.462 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[0]
                         net (fo=2, routed)           0.941     7.403    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.299     7.702 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11/O
                         net (fo=20, routed)          3.699    11.400    U_FrameBufferLeft/ADDRBWRADDR[9]
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.494    41.494    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.008    41.502    
                         clock uncertainty           -0.106    41.396    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    40.830    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         40.830    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 29.429    

Slack (MET) :             29.458ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 2.895ns (29.550%)  route 6.902ns (70.450%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     1.564    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.518     2.082 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.873     2.955    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X9Y35          LUT5 (Prop_lut5_I4_O)        0.152     3.107 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=17, routed)          0.694     3.802    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X8Y36          LUT3 (Prop_lut3_I2_O)        0.326     4.128 r  U_qvga_addr_decoder/mem_reg_0_0_i_59/O
                         net (fo=1, routed)           0.000     4.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_44[0]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.706 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_40/O[2]
                         net (fo=2, routed)           0.832     5.538    U_qvga_addr_decoder/O[2]
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.301     5.839 r  U_qvga_addr_decoder/mem_reg_0_0_i_42/O
                         net (fo=1, routed)           0.000     5.839    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_0[3]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.240 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.240    U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_31_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.553 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_30/O[3]
                         net (fo=2, routed)           0.579     7.132    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.306     7.438 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8/O
                         net (fo=20, routed)          3.923    11.361    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.484    41.484    U_FrameBufferRight/vga_clk
    RAMB36_X2Y4          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.008    41.492    
                         clock uncertainty           -0.106    41.386    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.820    U_FrameBufferRight/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                 29.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.138     0.840    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.048     0.888 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.888    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X10Y35         FDCE (Hold_fdce_C_D)         0.131     0.706    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.132     0.834    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X10Y36         LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.879    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X10Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X10Y36         FDCE (Hold_fdce_C_D)         0.120     0.695    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.138     0.840    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X10Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.885 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.885    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X10Y35         FDCE (Hold_fdce_C_D)         0.121     0.696    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566     0.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.116     0.846    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.891 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.891    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X11Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.257     0.579    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.091     0.670    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.992%)  route 0.179ns (49.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566     0.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=9, routed)           0.179     0.885    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.930 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.930    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X10Y43         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y43         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.254     0.582    
    SLICE_X10Y43         FDCE (Hold_fdce_C_D)         0.120     0.702    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.218%)  route 0.101ns (30.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565     0.565    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y42          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.128     0.693 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=32, routed)          0.101     0.794    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_19[2]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.099     0.893 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.893    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X9Y42          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835     0.835    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X9Y42          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X9Y42          FDCE (Hold_fdce_C_D)         0.092     0.657    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.728%)  route 0.175ns (45.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566     0.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.175     0.905    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X10Y45         LUT5 (Prop_lut5_I2_O)        0.048     0.953 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.953    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X10Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.254     0.582    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.131     0.713    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.374%)  route 0.175ns (45.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566     0.566    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y44         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDCE (Prop_fdce_C_Q)         0.164     0.730 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=10, routed)          0.175     0.905    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X10Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.950 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.950    U_vga_controller/U_Pixel_Counter/h_counter_0[2]
    SLICE_X10Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836     0.836    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y45         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.254     0.582    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.120     0.702    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.942%)  route 0.186ns (47.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          0.186     0.911    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[8]
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.956 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.956    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y35         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X10Y35         FDCE (Hold_fdce_C_D)         0.121     0.683    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562     0.562    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.201     0.903    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.042     0.945 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.945    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X11Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831     0.831    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y36         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X11Y36         FDCE (Hold_fdce_C_D)         0.107     0.669    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y4      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y43     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y36     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y36     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y36     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y45     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y44     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.918ns (13.053%)  route 6.115ns (86.947%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          2.728     8.320    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6/O
                         net (fo=4, routed)           0.981     9.425    U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.549 r  U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2/O
                         net (fo=4, routed)           1.181    10.730    U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.152    10.882 r  U_vga_controller/U_Pixel_Counter/mem_L[88][5]_i_1/O
                         net (fo=10, routed)          1.225    12.106    U_disparity_generator/mem_L_reg[88][1]_0[0]
    SLICE_X13Y87         FDRE                                         r  U_disparity_generator/mem_L_reg[88][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.436    14.777    U_disparity_generator/clk
    SLICE_X13Y87         FDRE                                         r  U_disparity_generator/mem_L_reg[88][3]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X13Y87         FDRE (Setup_fdre_C_CE)      -0.407    14.593    U_disparity_generator/mem_L_reg[88][3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[88][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.918ns (13.053%)  route 6.115ns (86.947%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          2.728     8.320    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6/O
                         net (fo=4, routed)           0.981     9.425    U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.549 r  U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2/O
                         net (fo=4, routed)           1.181    10.730    U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.152    10.882 r  U_vga_controller/U_Pixel_Counter/mem_L[88][5]_i_1/O
                         net (fo=10, routed)          1.225    12.106    U_disparity_generator/mem_L_reg[88][1]_0[0]
    SLICE_X13Y87         FDRE                                         r  U_disparity_generator/mem_R_reg[88][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.436    14.777    U_disparity_generator/clk
    SLICE_X13Y87         FDRE                                         r  U_disparity_generator/mem_R_reg[88][2]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X13Y87         FDRE (Setup_fdre_C_CE)      -0.407    14.593    U_disparity_generator/mem_R_reg[88][2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[88][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.918ns (13.053%)  route 6.115ns (86.947%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          2.728     8.320    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6/O
                         net (fo=4, routed)           0.981     9.425    U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.549 r  U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2/O
                         net (fo=4, routed)           1.181    10.730    U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.152    10.882 r  U_vga_controller/U_Pixel_Counter/mem_L[88][5]_i_1/O
                         net (fo=10, routed)          1.225    12.106    U_disparity_generator/mem_L_reg[88][1]_0[0]
    SLICE_X13Y87         FDRE                                         r  U_disparity_generator/mem_R_reg[88][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.436    14.777    U_disparity_generator/clk
    SLICE_X13Y87         FDRE                                         r  U_disparity_generator/mem_R_reg[88][5]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X13Y87         FDRE (Setup_fdre_C_CE)      -0.407    14.593    U_disparity_generator/mem_R_reg[88][5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.918ns (13.161%)  route 6.057ns (86.839%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          2.728     8.320    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6/O
                         net (fo=4, routed)           0.981     9.425    U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.549 r  U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2/O
                         net (fo=4, routed)           1.181    10.730    U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.152    10.882 r  U_vga_controller/U_Pixel_Counter/mem_L[88][5]_i_1/O
                         net (fo=10, routed)          1.167    12.049    U_disparity_generator/mem_L_reg[88][1]_0[0]
    SLICE_X32Y77         FDRE                                         r  U_disparity_generator/mem_L_reg[88][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.421    14.762    U_disparity_generator/clk
    SLICE_X32Y77         FDRE                                         r  U_disparity_generator/mem_L_reg[88][5]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X32Y77         FDRE (Setup_fdre_C_CE)      -0.407    14.578    U_disparity_generator/mem_L_reg[88][5]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[40][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 1.148ns (16.584%)  route 5.774ns (83.416%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          2.391     7.982    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.152     8.134 r  U_vga_controller/U_Pixel_Counter/mem_R[105][5]_i_3/O
                         net (fo=9, routed)           1.228     9.362    U_vga_controller/U_Pixel_Counter/mem_R[105][5]_i_3_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I2_O)        0.326     9.688 r  U_vga_controller/U_Pixel_Counter/mem_L[43][5]_i_2/O
                         net (fo=4, routed)           0.693    10.381    U_vga_controller/U_Pixel_Counter/mem_L[43][5]_i_2_n_0
    SLICE_X38Y92         LUT3 (Prop_lut3_I0_O)        0.152    10.533 r  U_vga_controller/U_Pixel_Counter/mem_L[40][5]_i_1/O
                         net (fo=10, routed)          1.463    11.996    U_disparity_generator/mem_L_reg[40][1]_0[0]
    SLICE_X13Y85         FDRE                                         r  U_disparity_generator/mem_L_reg[40][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.435    14.776    U_disparity_generator/clk
    SLICE_X13Y85         FDRE                                         r  U_disparity_generator/mem_L_reg[40][1]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y85         FDRE (Setup_fdre_C_CE)      -0.429    14.570    U_disparity_generator/mem_L_reg[40][1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[88][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 0.918ns (13.448%)  route 5.909ns (86.552%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          2.728     8.320    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.444 r  U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6/O
                         net (fo=4, routed)           0.981     9.425    U_vga_controller/U_Pixel_Counter/mem_R[104][5]_i_6_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124     9.549 r  U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2/O
                         net (fo=4, routed)           1.181    10.730    U_vga_controller/U_Pixel_Counter/mem_L[91][5]_i_2_n_0
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.152    10.882 r  U_vga_controller/U_Pixel_Counter/mem_L[88][5]_i_1/O
                         net (fo=10, routed)          1.018    11.900    U_disparity_generator/mem_L_reg[88][1]_0[0]
    SLICE_X37Y76         FDRE                                         r  U_disparity_generator/mem_L_reg[88][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.420    14.761    U_disparity_generator/clk
    SLICE_X37Y76         FDRE                                         r  U_disparity_generator/mem_L_reg[88][1]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X37Y76         FDRE (Setup_fdre_C_CE)      -0.407    14.505    U_disparity_generator/mem_L_reg[88][1]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[80][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 1.121ns (16.009%)  route 5.881ns (83.991%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          1.811     7.403    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3/O
                         net (fo=5, routed)           1.535     9.062    U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.117     9.179 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=4, routed)           0.964    10.143    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.362    10.505 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_1/O
                         net (fo=10, routed)          1.572    12.076    U_disparity_generator/mem_R_reg[80][1]_0[0]
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][1]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X37Y101        FDRE (Setup_fdre_C_CE)      -0.408    14.694    U_disparity_generator/mem_R_reg[80][1]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[80][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 1.121ns (16.009%)  route 5.881ns (83.991%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          1.811     7.403    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3/O
                         net (fo=5, routed)           1.535     9.062    U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.117     9.179 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=4, routed)           0.964    10.143    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.362    10.505 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_1/O
                         net (fo=10, routed)          1.572    12.076    U_disparity_generator/mem_R_reg[80][1]_0[0]
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][3]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X37Y101        FDRE (Setup_fdre_C_CE)      -0.408    14.694    U_disparity_generator/mem_R_reg[80][3]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[80][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 1.121ns (16.009%)  route 5.881ns (83.991%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          1.811     7.403    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3/O
                         net (fo=5, routed)           1.535     9.062    U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.117     9.179 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=4, routed)           0.964    10.143    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.362    10.505 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_1/O
                         net (fo=10, routed)          1.572    12.076    U_disparity_generator/mem_R_reg[80][1]_0[0]
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][4]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X37Y101        FDRE (Setup_fdre_C_CE)      -0.408    14.694    U_disparity_generator/mem_R_reg[80][4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_R_reg[80][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 1.121ns (16.009%)  route 5.881ns (83.991%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          1.811     7.403    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.527 r  U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3/O
                         net (fo=5, routed)           1.535     9.062    U_vga_controller/U_Pixel_Counter/mem_R[75][5]_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.117     9.179 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2/O
                         net (fo=4, routed)           0.964    10.143    U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_2_n_0
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.362    10.505 r  U_vga_controller/U_Pixel_Counter/mem_R[80][5]_i_1/O
                         net (fo=10, routed)          1.572    12.076    U_disparity_generator/mem_R_reg[80][1]_0[0]
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.609    14.950    U_disparity_generator/clk
    SLICE_X37Y101        FDRE                                         r  U_disparity_generator/mem_R_reg[80][5]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X37Y101        FDRE (Setup_fdre_C_CE)      -0.408    14.694    U_disparity_generator/mem_R_reg[80][5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X29Y53         FDPE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  U_disparity_generator/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.652    U_disparity_generator/Q[0]
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.831     1.958    U_disparity_generator/clk
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y53         FDCE (Hold_fdce_C_D)         0.075     1.519    U_disparity_generator/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          0.175     1.784    U_disparity_generator/read_en_reg
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  U_disparity_generator/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.829    U_disparity_generator/read_en_reg_i_1_n_0
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.829     1.957    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y53         FDPE (Hold_fdpe_C_D)         0.120     1.564    U_disparity_generator/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=2, routed)           0.231     1.816    U_disparity_generator/Q[2]
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  U_disparity_generator/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    U_disparity_generator/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X29Y53         FDPE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.831     1.958    U_disparity_generator/clk
    SLICE_X29Y53         FDPE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y53         FDPE (Hold_fdpe_C_D)         0.091     1.535    U_disparity_generator/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_onehot_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=2, routed)           0.223     1.809    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.854 r  U_vga_controller/U_Pixel_Counter/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=3, routed)           0.336     2.190    U_disparity_generator/FSM_onehot_state_reg_reg[2]_0[0]
    SLICE_X29Y53         FDPE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.831     1.958    U_disparity_generator/clk
    SLICE_X29Y53         FDPE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y53         FDPE (Hold_fdpe_C_CE)       -0.039     1.405    U_disparity_generator/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_onehot_state_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=2, routed)           0.223     1.809    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.854 r  U_vga_controller/U_Pixel_Counter/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=3, routed)           0.336     2.190    U_disparity_generator/FSM_onehot_state_reg_reg[2]_0[0]
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.831     1.958    U_disparity_generator/clk
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y53         FDCE (Hold_fdce_C_CE)       -0.039     1.405    U_disparity_generator/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/FSM_onehot_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=2, routed)           0.223     1.809    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.045     1.854 r  U_vga_controller/U_Pixel_Counter/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=3, routed)           0.336     2.190    U_disparity_generator/FSM_onehot_state_reg_reg[2]_0[0]
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.831     1.958    U_disparity_generator/clk
    SLICE_X29Y53         FDCE                                         r  U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y53         FDCE (Hold_fdce_C_CE)       -0.039     1.405    U_disparity_generator/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[146][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.254ns (17.994%)  route 1.158ns (82.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          0.183     1.791    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2/O
                         net (fo=4, routed)           0.342     2.178    U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.045     2.223 r  U_vga_controller/U_Pixel_Counter/mem_L[146][5]_i_1/O
                         net (fo=10, routed)          0.633     2.856    U_disparity_generator/mem_L_reg[146][1]_0[0]
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.832     1.959    U_disparity_generator/clk
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.016     1.699    U_disparity_generator/mem_L_reg[146][1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[146][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.254ns (17.994%)  route 1.158ns (82.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          0.183     1.791    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2/O
                         net (fo=4, routed)           0.342     2.178    U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.045     2.223 r  U_vga_controller/U_Pixel_Counter/mem_L[146][5]_i_1/O
                         net (fo=10, routed)          0.633     2.856    U_disparity_generator/mem_L_reg[146][1]_0[0]
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.832     1.959    U_disparity_generator/clk
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.016     1.699    U_disparity_generator/mem_L_reg[146][2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[146][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.254ns (17.994%)  route 1.158ns (82.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          0.183     1.791    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2/O
                         net (fo=4, routed)           0.342     2.178    U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.045     2.223 r  U_vga_controller/U_Pixel_Counter/mem_L[146][5]_i_1/O
                         net (fo=10, routed)          0.633     2.856    U_disparity_generator/mem_L_reg[146][1]_0[0]
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.832     1.959    U_disparity_generator/clk
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.016     1.699    U_disparity_generator/mem_L_reg[146][3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 U_disparity_generator/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_disparity_generator/mem_L_reg[146][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.254ns (17.994%)  route 1.158ns (82.006%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.561     1.444    U_disparity_generator/clk
    SLICE_X30Y53         FDPE                                         r  U_disparity_generator/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  U_disparity_generator/read_en_reg_reg/Q
                         net (fo=23, routed)          0.183     1.791    U_vga_controller/U_Pixel_Counter/read_en_reg
    SLICE_X30Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2/O
                         net (fo=4, routed)           0.342     2.178    U_vga_controller/U_Pixel_Counter/mem_L[147][5]_i_2_n_0
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.045     2.223 r  U_vga_controller/U_Pixel_Counter/mem_L[146][5]_i_1/O
                         net (fo=10, routed)          0.633     2.856    U_disparity_generator/mem_L_reg[146][1]_0[0]
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.832     1.959    U_disparity_generator/clk
    SLICE_X30Y44         FDRE                                         r  U_disparity_generator/mem_L_reg[146][5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y44         FDRE (Hold_fdre_C_CE)       -0.016     1.699    U_disparity_generator/mem_L_reg[146][5]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X29Y53   U_disparity_generator/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y53   U_disparity_generator/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y53   U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55   U_disparity_generator/mem_L_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y54   U_disparity_generator/mem_L_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y54   U_disparity_generator/mem_L_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y54   U_disparity_generator/mem_L_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55   U_disparity_generator/mem_L_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y83   U_disparity_generator/mem_L_reg[100][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y70   U_disparity_generator/mem_L_reg[109][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70   U_disparity_generator/mem_L_reg[111][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70   U_disparity_generator/mem_L_reg[111][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   U_disparity_generator/mem_L_reg[122][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   U_disparity_generator/mem_L_reg[122][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   U_disparity_generator/mem_L_reg[139][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   U_disparity_generator/mem_L_reg[139][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   U_disparity_generator/mem_L_reg[139][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   U_disparity_generator/mem_L_reg[139][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   U_disparity_generator/mem_L_reg[141][1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X29Y53   U_disparity_generator/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y53   U_disparity_generator/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y53   U_disparity_generator/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   U_disparity_generator/mem_L_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y54   U_disparity_generator/mem_L_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y54   U_disparity_generator/mem_L_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y54   U_disparity_generator/mem_L_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   U_disparity_generator/mem_L_reg[0][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y79   U_disparity_generator/mem_L_reg[101][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y79   U_disparity_generator/mem_L_reg[101][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[52][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.192ns  (logic 5.360ns (43.964%)  route 6.832ns (56.036%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.618    U_FrameBufferLeft/mem_L_reg[52][4]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_12/O[0]
                         net (fo=1, routed)           1.247    10.086    U_rgb2gray_L/mem_L_reg[46][4]_1[4]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.385 r  U_rgb2gray_L/mem_L[52][4]_i_5/O
                         net (fo=1, routed)           0.000    10.385    U_rgb2gray_L/mem_L[52][4]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.025 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[3]
                         net (fo=160, routed)         2.770    13.796    U_disparity_generator/mem_L_reg[46][5]_0[3]
    SLICE_X47Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[52][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.439    14.780    U_disparity_generator/clk
    SLICE_X47Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[52][4]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.238    14.541    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.283    14.258    U_disparity_generator/mem_L_reg[52][4]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[52][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.102ns  (logic 5.300ns (43.793%)  route 6.802ns (56.207%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.618    U_FrameBufferLeft/mem_L_reg[52][4]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_12/O[0]
                         net (fo=1, routed)           1.247    10.086    U_rgb2gray_L/mem_L_reg[46][4]_1[4]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.385 r  U_rgb2gray_L/mem_L[52][4]_i_5/O
                         net (fo=1, routed)           0.000    10.385    U_rgb2gray_L/mem_L[52][4]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.965 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[2]
                         net (fo=160, routed)         2.741    13.706    U_disparity_generator/mem_L_reg[46][5]_0[2]
    SLICE_X47Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[52][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.439    14.780    U_disparity_generator/clk
    SLICE_X47Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[52][3]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.238    14.541    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.286    14.255    U_disparity_generator/mem_L_reg[52][3]
  -------------------------------------------------------------------
                         required time                         14.255    
                         arrival time                         -13.706    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[77][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.278ns  (logic 5.280ns (43.004%)  route 6.998ns (56.996%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.648 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/O[2]
                         net (fo=1, routed)           1.178     9.826    U_rgb2gray_L/mem_L_reg[46][4]_1[2]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.302    10.128 r  U_rgb2gray_L/mem_L[52][4]_i_8/O
                         net (fo=1, routed)           0.000    10.128    U_rgb2gray_L/mem_L[52][4]_i_8_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.529 r  U_rgb2gray_L/mem_L_reg[52][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    U_rgb2gray_L/mem_L_reg[52][4]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.877 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[1]
                         net (fo=160, routed)         3.005    13.882    U_disparity_generator/mem_L_reg[46][5]_0[1]
    SLICE_X15Y100        FDRE                                         r  U_disparity_generator/mem_L_reg[77][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.616    14.957    U_disparity_generator/clk
    SLICE_X15Y100        FDRE                                         r  U_disparity_generator/mem_L_reg[77][2]/C
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.238    14.719    
    SLICE_X15Y100        FDRE (Setup_fdre_C_D)       -0.282    14.437    U_disparity_generator/mem_L_reg[77][2]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[80][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.067ns  (logic 5.505ns (45.622%)  route 6.562ns (54.378%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        3.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.618    U_FrameBufferLeft/mem_L_reg[52][4]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_12/O[0]
                         net (fo=1, routed)           1.247    10.086    U_rgb2gray_L/mem_L_reg[46][4]_1[4]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.385 r  U_rgb2gray_L/mem_L[52][4]_i_5/O
                         net (fo=1, routed)           0.000    10.385    U_rgb2gray_L/mem_L[52][4]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.935 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    U_rgb2gray_L/mem_L_reg[52][4]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.170 r  U_rgb2gray_L/mem_L_reg[52][5]_i_2/O[0]
                         net (fo=160, routed)         2.500    13.671    U_disparity_generator/mem_L_reg[46][5]_0[4]
    SLICE_X39Y94         FDRE                                         r  U_disparity_generator/mem_L_reg[80][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.435    14.776    U_disparity_generator/clk
    SLICE_X39Y94         FDRE                                         r  U_disparity_generator/mem_L_reg[80][5]/C
                         clock pessimism              0.000    14.776    
                         clock uncertainty           -0.238    14.537    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)       -0.280    14.257    U_disparity_generator/mem_L_reg[80][5]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -13.671    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[31][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.078ns  (logic 5.505ns (45.579%)  route 6.573ns (54.421%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.618    U_FrameBufferLeft/mem_L_reg[52][4]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_12/O[0]
                         net (fo=1, routed)           1.247    10.086    U_rgb2gray_L/mem_L_reg[46][4]_1[4]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.385 r  U_rgb2gray_L/mem_L[52][4]_i_5/O
                         net (fo=1, routed)           0.000    10.385    U_rgb2gray_L/mem_L[52][4]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.935 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.935    U_rgb2gray_L/mem_L_reg[52][4]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.170 r  U_rgb2gray_L/mem_L_reg[52][5]_i_2/O[0]
                         net (fo=160, routed)         2.512    13.682    U_disparity_generator/mem_L_reg[46][5]_0[4]
    SLICE_X52Y94         FDRE                                         r  U_disparity_generator/mem_L_reg[31][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X52Y94         FDRE                                         r  U_disparity_generator/mem_L_reg[31][5]/C
                         clock pessimism              0.000    14.783    
                         clock uncertainty           -0.238    14.544    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)       -0.209    14.335    U_disparity_generator/mem_L_reg[31][5]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[49][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.031ns  (logic 5.280ns (43.885%)  route 6.751ns (56.115%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.648 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/O[2]
                         net (fo=1, routed)           1.178     9.826    U_rgb2gray_L/mem_L_reg[46][4]_1[2]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.302    10.128 r  U_rgb2gray_L/mem_L[52][4]_i_8/O
                         net (fo=1, routed)           0.000    10.128    U_rgb2gray_L/mem_L[52][4]_i_8_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.529 r  U_rgb2gray_L/mem_L_reg[52][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    U_rgb2gray_L/mem_L_reg[52][4]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.877 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[1]
                         net (fo=160, routed)         2.759    13.635    U_disparity_generator/mem_L_reg[46][5]_0[1]
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_L_reg[49][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X48Y99         FDRE                                         r  U_disparity_generator/mem_L_reg[49][2]/C
                         clock pessimism              0.000    14.783    
                         clock uncertainty           -0.238    14.544    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.251    14.293    U_disparity_generator/mem_L_reg[49][2]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[52][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.995ns  (logic 5.280ns (44.019%)  route 6.715ns (55.981%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.648 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/O[2]
                         net (fo=1, routed)           1.178     9.826    U_rgb2gray_L/mem_L_reg[46][4]_1[2]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.302    10.128 r  U_rgb2gray_L/mem_L[52][4]_i_8/O
                         net (fo=1, routed)           0.000    10.128    U_rgb2gray_L/mem_L[52][4]_i_8_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.529 r  U_rgb2gray_L/mem_L_reg[52][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    U_rgb2gray_L/mem_L_reg[52][4]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.877 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[1]
                         net (fo=160, routed)         2.722    13.599    U_disparity_generator/mem_L_reg[46][5]_0[1]
    SLICE_X47Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[52][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.439    14.780    U_disparity_generator/clk
    SLICE_X47Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[52][2]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.238    14.541    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.284    14.257    U_disparity_generator/mem_L_reg[52][2]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[50][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.017ns  (logic 5.360ns (44.602%)  route 6.657ns (55.398%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.618    U_FrameBufferLeft/mem_L_reg[52][4]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_12/O[0]
                         net (fo=1, routed)           1.247    10.086    U_rgb2gray_L/mem_L_reg[46][4]_1[4]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.385 r  U_rgb2gray_L/mem_L[52][4]_i_5/O
                         net (fo=1, routed)           0.000    10.385    U_rgb2gray_L/mem_L[52][4]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.025 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[3]
                         net (fo=160, routed)         2.596    13.621    U_disparity_generator/mem_L_reg[46][5]_0[3]
    SLICE_X48Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[50][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.442    14.783    U_disparity_generator/clk
    SLICE_X48Y98         FDRE                                         r  U_disparity_generator/mem_L_reg[50][4]/C
                         clock pessimism              0.000    14.783    
                         clock uncertainty           -0.238    14.544    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)       -0.263    14.281    U_disparity_generator/mem_L_reg[50][4]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -13.621    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[83][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.049ns  (logic 5.360ns (44.486%)  route 6.689ns (55.514%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.618    U_FrameBufferLeft/mem_L_reg[52][4]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_12/O[0]
                         net (fo=1, routed)           1.247    10.086    U_rgb2gray_L/mem_L_reg[46][4]_1[4]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.385 r  U_rgb2gray_L/mem_L[52][4]_i_5/O
                         net (fo=1, routed)           0.000    10.385    U_rgb2gray_L/mem_L[52][4]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.025 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[3]
                         net (fo=160, routed)         2.627    13.653    U_disparity_generator/mem_L_reg[46][5]_0[3]
    SLICE_X34Y96         FDRE                                         r  U_disparity_generator/mem_L_reg[83][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.434    14.775    U_disparity_generator/clk
    SLICE_X34Y96         FDRE                                         r  U_disparity_generator/mem_L_reg[83][4]/C
                         clock pessimism              0.000    14.775    
                         clock uncertainty           -0.238    14.536    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.208    14.328    U_disparity_generator/mem_L_reg[83][4]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -13.653    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[28][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 5.360ns (44.432%)  route 6.703ns (55.568%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.604     1.604    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.058 r  U_FrameBufferLeft/mem_reg_0_3/DOBDO[0]
                         net (fo=11, routed)          2.047     6.105    U_FrameBufferLeft/rData[3]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.229 r  U_FrameBufferLeft/gray0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.229    U_rgb2gray_L/mem_L_reg[52][4]_i_18_1[1]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.779 r  U_rgb2gray_L/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.779    U_rgb2gray_L/gray0__0_carry_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.001 r  U_rgb2gray_L/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           0.768     7.769    U_rgb2gray_L/mem_reg_0_3[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.299     8.068 r  U_rgb2gray_L/mem_L[52][4]_i_21/O
                         net (fo=1, routed)           0.000     8.068    U_FrameBufferLeft/mem_L[52][4]_i_10_1[1]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.618 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.618    U_FrameBufferLeft/mem_L_reg[52][4]_i_13_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  U_FrameBufferLeft/mem_L_reg[52][4]_i_12/O[0]
                         net (fo=1, routed)           1.247    10.086    U_rgb2gray_L/mem_L_reg[46][4]_1[4]
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.299    10.385 r  U_rgb2gray_L/mem_L[52][4]_i_5/O
                         net (fo=1, routed)           0.000    10.385    U_rgb2gray_L/mem_L[52][4]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.025 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[3]
                         net (fo=160, routed)         2.642    13.667    U_disparity_generator/mem_L_reg[46][5]_0[3]
    SLICE_X59Y92         FDRE                                         r  U_disparity_generator/mem_L_reg[28][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.507    14.848    U_disparity_generator/clk
    SLICE_X59Y92         FDRE                                         r  U_disparity_generator/mem_L_reg[28][4]/C
                         clock pessimism              0.000    14.848    
                         clock uncertainty           -0.238    14.609    
    SLICE_X59Y92         FDRE (Setup_fdre_C_D)       -0.263    14.346    U_disparity_generator/mem_L_reg[28][4]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 2.143ns (51.554%)  route 2.014ns (48.446%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        3.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.480     1.480    U_FrameBufferRight/vga_clk
    RAMB36_X1Y12         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.833 r  U_FrameBufferRight/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.370     4.203    U_FrameBufferRight/rData[7]
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.100     4.303 r  U_FrameBufferRight/i___21_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.303    U_rgb2gray_R/mem_R_reg[46][4]_0[2]
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269     4.572 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry__0/O[3]
                         net (fo=2, routed)           0.644     5.216    U_rgb2gray_R/gray1_inferred__0/i___21_carry__0_n_4
    SLICE_X39Y70         LUT2 (Prop_lut2_I0_O)        0.247     5.463 r  U_rgb2gray_R/mem_R[56][4]_i_5/O
                         net (fo=1, routed)           0.000     5.463    U_rgb2gray_R/mem_R[56][4]_i_5_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     5.637 r  U_rgb2gray_R/mem_R_reg[56][4]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.637    U_disparity_generator/mem_R_reg[46][5]_0[1]
    SLICE_X39Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X39Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][2]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.287     5.586    U_disparity_generator/mem_R_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.637    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 2.401ns (57.791%)  route 1.754ns (42.209%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.485     1.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.838 r  U_FrameBufferRight/mem_reg_0_6/DOBDO[0]
                         net (fo=8, routed)           1.216     4.054    U_rgb2gray_R/buffer2[3]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.100     4.154 r  U_rgb2gray_R/i___21_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.154    U_rgb2gray_R/i___21_carry_i_2__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.343 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry/O[2]
                         net (fo=2, routed)           0.538     4.881    U_rgb2gray_R/gray1_inferred__0/i___21_carry_n_5
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.567     5.448 r  U_rgb2gray_R/mem_R_reg[56][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.448    U_rgb2gray_R/mem_R_reg[56][4]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.640 r  U_rgb2gray_R/mem_R_reg[56][4]_i_1/O[2]
                         net (fo=160, routed)         0.000     5.640    U_disparity_generator/mem_R_reg[46][5]_0[2]
    SLICE_X39Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X39Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][3]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.287     5.586    U_disparity_generator/mem_R_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.640    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 2.451ns (58.293%)  route 1.754ns (41.707%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.485     1.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.838 r  U_FrameBufferRight/mem_reg_0_6/DOBDO[0]
                         net (fo=8, routed)           1.216     4.054    U_rgb2gray_R/buffer2[3]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.100     4.154 r  U_rgb2gray_R/i___21_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.154    U_rgb2gray_R/i___21_carry_i_2__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.343 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry/O[2]
                         net (fo=2, routed)           0.538     4.881    U_rgb2gray_R/gray1_inferred__0/i___21_carry_n_5
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.567     5.448 r  U_rgb2gray_R/mem_R_reg[56][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.448    U_rgb2gray_R/mem_R_reg[56][4]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.540 r  U_rgb2gray_R/mem_R_reg[56][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.540    U_rgb2gray_R/mem_R_reg[56][4]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150     5.690 r  U_rgb2gray_R/mem_R_reg[56][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     5.690    U_disparity_generator/mem_R_reg[46][5]_0[4]
    SLICE_X39Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.539     5.060    U_disparity_generator/clk
    SLICE_X39Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][5]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.287     5.585    U_disparity_generator/mem_R_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -5.585    
                         arrival time                           5.690    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 2.426ns (58.043%)  route 1.754ns (41.957%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.485     1.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.838 r  U_FrameBufferRight/mem_reg_0_6/DOBDO[0]
                         net (fo=8, routed)           1.216     4.054    U_rgb2gray_R/buffer2[3]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.100     4.154 r  U_rgb2gray_R/i___21_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.154    U_rgb2gray_R/i___21_carry_i_2__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.343 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry/O[2]
                         net (fo=2, routed)           0.538     4.881    U_rgb2gray_R/gray1_inferred__0/i___21_carry_n_5
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.567     5.448 r  U_rgb2gray_R/mem_R_reg[56][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.448    U_rgb2gray_R/mem_R_reg[56][4]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.540 r  U_rgb2gray_R/mem_R_reg[56][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.540    U_rgb2gray_R/mem_R_reg[56][4]_i_1_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.125     5.665 r  U_rgb2gray_R/mem_R_reg[56][5]_i_2/CO[1]
                         net (fo=160, routed)         0.000     5.665    U_disparity_generator/mem_R_reg[46][5]_0[0]
    SLICE_X39Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.539     5.060    U_disparity_generator/clk
    SLICE_X39Y71         FDRE                                         r  U_disparity_generator/mem_R_reg[0][1]/C
                         clock pessimism              0.000     5.060    
                         clock uncertainty            0.238     5.298    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.259     5.557    U_disparity_generator/mem_R_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -5.557    
                         arrival time                           5.665    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.459ns (58.372%)  route 1.754ns (41.628%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.485     1.485    U_FrameBufferRight/vga_clk
    RAMB36_X2Y11         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.838 r  U_FrameBufferRight/mem_reg_0_6/DOBDO[0]
                         net (fo=8, routed)           1.216     4.054    U_rgb2gray_R/buffer2[3]
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.100     4.154 r  U_rgb2gray_R/i___21_carry_i_2__0/O
                         net (fo=1, routed)           0.000     4.154    U_rgb2gray_R/i___21_carry_i_2__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.343 r  U_rgb2gray_R/gray1_inferred__0/i___21_carry/O[2]
                         net (fo=2, routed)           0.538     4.881    U_rgb2gray_R/gray1_inferred__0/i___21_carry_n_5
    SLICE_X39Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.567     5.448 r  U_rgb2gray_R/mem_R_reg[56][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.448    U_rgb2gray_R/mem_R_reg[56][4]_i_2_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.698 r  U_rgb2gray_R/mem_R_reg[56][4]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.698    U_disparity_generator/mem_R_reg[46][5]_0[3]
    SLICE_X39Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.540     5.061    U_disparity_generator/clk
    SLICE_X39Y70         FDRE                                         r  U_disparity_generator/mem_R_reg[0][4]/C
                         clock pessimism              0.000     5.061    
                         clock uncertainty            0.238     5.299    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.287     5.586    U_disparity_generator/mem_R_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.586    
                         arrival time                           5.698    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 2.113ns (49.246%)  route 2.178ns (50.754%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        3.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.483     1.483    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.836 r  U_FrameBufferLeft/mem_reg_0_6/DOBDO[0]
                         net (fo=8, routed)           1.626     4.462    U_FrameBufferLeft/rData[6]
    SLICE_X37Y53         LUT6 (Prop_lut6_I2_O)        0.100     4.562 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.562    U_rgb2gray_L/mem_L_reg[46][4]_0[2]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     4.751 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[2]
                         net (fo=2, routed)           0.552     5.303    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_5
    SLICE_X36Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.471     5.774 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[1]
                         net (fo=160, routed)         0.000     5.774    U_disparity_generator/mem_L_reg[46][5]_0[1]
    SLICE_X36Y54         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X36Y54         FDRE                                         r  U_disparity_generator/mem_L_reg[0][2]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.287     5.599    U_disparity_generator/mem_L_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.774    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 1.063ns (56.530%)  route 0.817ns (43.470%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.606     0.606    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.191 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           0.585     1.776    U_rgb2gray_L/buffer1[2]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  U_rgb2gray_L/gray1_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.233     2.124    U_rgb2gray_L/gray1_inferred__0/i__carry_n_7
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.107     2.231 r  U_rgb2gray_L/mem_L[52][4]_i_17/O
                         net (fo=1, routed)           0.000     2.231    U_rgb2gray_L/mem_L[52][4]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.383 r  U_rgb2gray_L/mem_L_reg[52][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.383    U_rgb2gray_L/mem_L_reg[52][4]_i_7_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.422 r  U_rgb2gray_L/mem_L_reg[52][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.422    U_rgb2gray_L/mem_L_reg[52][4]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.487 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[2]
                         net (fo=160, routed)         0.000     2.487    U_disparity_generator/mem_L_reg[46][5]_0[2]
    SLICE_X36Y54         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.829     1.957    U_disparity_generator/clk
    SLICE_X36Y54         FDRE                                         r  U_disparity_generator/mem_L_reg[0][3]/C
                         clock pessimism              0.000     1.957    
                         clock uncertainty            0.238     2.196    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.102     2.298    U_disparity_generator/mem_L_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 2.060ns (47.848%)  route 2.245ns (52.152%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        3.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.074ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.457     1.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.492     1.492    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353     2.845 r  U_FrameBufferLeft/mem_reg_0_10/DOBDO[0]
                         net (fo=11, routed)          1.612     4.457    U_FrameBufferLeft/rData[10]
    SLICE_X37Y54         LUT3 (Prop_lut3_I1_O)        0.100     4.557 r  U_FrameBufferLeft/i___21_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.557    U_rgb2gray_L/mem_L_reg[46][1]_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     4.731 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           0.633     5.364    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.244     5.608 r  U_rgb2gray_L/mem_L[52][4]_i_3/O
                         net (fo=1, routed)           0.000     5.608    U_rgb2gray_L/mem_L[52][4]_i_3_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189     5.797 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/O[3]
                         net (fo=160, routed)         0.000     5.797    U_disparity_generator/mem_L_reg[46][5]_0[3]
    SLICE_X36Y54         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        1.553     5.074    U_disparity_generator/clk
    SLICE_X36Y54         FDRE                                         r  U_disparity_generator/mem_L_reg[0][4]/C
                         clock pessimism              0.000     5.074    
                         clock uncertainty            0.238     5.312    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.287     5.599    U_disparity_generator/mem_L_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.091ns (57.168%)  route 0.817ns (42.832%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.606     0.606    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.191 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           0.585     1.776    U_rgb2gray_L/buffer1[2]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  U_rgb2gray_L/gray1_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.233     2.124    U_rgb2gray_L/gray1_inferred__0/i__carry_n_7
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.107     2.231 r  U_rgb2gray_L/mem_L[52][4]_i_17/O
                         net (fo=1, routed)           0.000     2.231    U_rgb2gray_L/mem_L[52][4]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.383 r  U_rgb2gray_L/mem_L_reg[52][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.383    U_rgb2gray_L/mem_L_reg[52][4]_i_7_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.422 r  U_rgb2gray_L/mem_L_reg[52][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.422    U_rgb2gray_L/mem_L_reg[52][4]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.461 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    U_rgb2gray_L/mem_L_reg[52][4]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.515 r  U_rgb2gray_L/mem_L_reg[52][5]_i_2/O[0]
                         net (fo=160, routed)         0.000     2.515    U_disparity_generator/mem_L_reg[46][5]_0[4]
    SLICE_X36Y55         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.829     1.957    U_disparity_generator/clk
    SLICE_X36Y55         FDRE                                         r  U_disparity_generator/mem_L_reg[0][5]/C
                         clock pessimism              0.000     1.957    
                         clock uncertainty            0.238     2.196    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.102     2.298    U_disparity_generator/mem_L_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 1.081ns (56.942%)  route 0.817ns (43.058%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.606     0.606    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y11         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.191 r  U_FrameBufferLeft/mem_reg_0_5/DOBDO[0]
                         net (fo=6, routed)           0.585     1.776    U_rgb2gray_L/buffer1[2]
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  U_rgb2gray_L/gray1_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.233     2.124    U_rgb2gray_L/gray1_inferred__0/i__carry_n_7
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.107     2.231 r  U_rgb2gray_L/mem_L[52][4]_i_17/O
                         net (fo=1, routed)           0.000     2.231    U_rgb2gray_L/mem_L[52][4]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.383 r  U_rgb2gray_L/mem_L_reg[52][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.383    U_rgb2gray_L/mem_L_reg[52][4]_i_7_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.422 r  U_rgb2gray_L/mem_L_reg[52][4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.422    U_rgb2gray_L/mem_L_reg[52][4]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.461 r  U_rgb2gray_L/mem_L_reg[52][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    U_rgb2gray_L/mem_L_reg[52][4]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     2.505 r  U_rgb2gray_L/mem_L_reg[52][5]_i_2/CO[1]
                         net (fo=160, routed)         0.000     2.505    U_disparity_generator/mem_L_reg[46][5]_0[0]
    SLICE_X36Y55         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1605, routed)        0.829     1.957    U_disparity_generator/clk
    SLICE_X36Y55         FDRE                                         r  U_disparity_generator/mem_L_reg[0][1]/C
                         clock pessimism              0.000     1.957    
                         clock uncertainty            0.238     2.196    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.091     2.287    U_disparity_generator/mem_L_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.218    





