OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/amit/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu_8bit
Die area:                 ( 0 0 ) ( 51005 61725 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     278
Number of terminals:      31
Number of snets:          2
Number of nets:           184

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 108.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 5258.
[INFO DRT-0033] mcon shape region query size = 48.
[INFO DRT-0033] met1 shape region query size = 637.
[INFO DRT-0033] via shape region query size = 300.
[INFO DRT-0033] met2 shape region query size = 189.
[INFO DRT-0033] via2 shape region query size = 240.
[INFO DRT-0033] met3 shape region query size = 200.
[INFO DRT-0033] via3 shape region query size = 240.
[INFO DRT-0033] met4 shape region query size = 108.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 315 pins.
[INFO DRT-0081]   Complete 92 unique inst patterns.
[INFO DRT-0084]   Complete 70 groups.
#scanned instances     = 278
#unique  instances     = 108
#stdCellGenAp          = 2519
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2006
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 530
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 113.88 (MB), peak = 113.88 (MB)

Number of guides:     1031

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 377.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 263.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 134.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 20.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 511 vertical wires in 1 frboxes and 283 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 74 vertical wires in 1 frboxes and 92 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.75 (MB), peak = 115.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 115.75 (MB), peak = 115.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 129.00 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:06, memory = 129.00 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2   met3
Metal Spacing        4      4      5
Short               18      1      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 477.00 (MB), peak = 477.50 (MB)
Total wire length = 2654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1341 um.
Total wire length on LAYER met2 = 1187 um.
Total wire length on LAYER met3 = 125 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1064.
Up-via summary (total 1064):

-----------------------
 FR_MASTERSLICE       0
            li1     530
           met1     512
           met2      22
           met3       0
           met4       0
-----------------------
                   1064


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:02, memory = 496.62 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:03, memory = 496.75 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:03, memory = 496.75 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:04, memory = 496.75 (MB).
[INFO DRT-0199]   Number of violations = 30.
Viol/Layer        met1   met2   met3
Metal Spacing        6      1      3
Short               19      1      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 496.75 (MB), peak = 496.75 (MB)
Total wire length = 2666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1332 um.
Total wire length on LAYER met2 = 1209 um.
Total wire length on LAYER met3 = 123 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1081.
Up-via summary (total 1081):

-----------------------
 FR_MASTERSLICE       0
            li1     530
           met1     529
           met2      22
           met3       0
           met4       0
-----------------------
                   1081


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 30 violations.
    elapsed time = 00:00:00, memory = 496.75 (MB).
    Completing 20% with 30 violations.
    elapsed time = 00:00:00, memory = 496.75 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:00, memory = 496.75 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:05, memory = 496.75 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1   met2   met3
Metal Spacing        8      1      5
Short               31      1      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 496.88 (MB), peak = 496.88 (MB)
Total wire length = 2643 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1350 um.
Total wire length on LAYER met2 = 1173 um.
Total wire length on LAYER met3 = 119 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1076.
Up-via summary (total 1076):

-----------------------
 FR_MASTERSLICE       0
            li1     530
           met1     524
           met2      22
           met3       0
           met4       0
-----------------------
                   1076


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:05, memory = 496.88 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 496.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 496.88 (MB), peak = 496.88 (MB)
Total wire length = 2614 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1240 um.
Total wire length on LAYER met2 = 1174 um.
Total wire length on LAYER met3 = 197 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1097.
Up-via summary (total 1097):

-----------------------
 FR_MASTERSLICE       0
            li1     530
           met1     529
           met2      34
           met3       4
           met4       0
-----------------------
                   1097


[INFO DRT-0198] Complete detail routing.
Total wire length = 2614 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1240 um.
Total wire length on LAYER met2 = 1174 um.
Total wire length on LAYER met3 = 197 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1097.
Up-via summary (total 1097):

-----------------------
 FR_MASTERSLICE       0
            li1     530
           met1     529
           met2      34
           met3       4
           met4       0
-----------------------
                   1097


[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:24, memory = 496.88 (MB), peak = 496.88 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/routing/alu_8bit.odb'…
Writing netlist to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/routing/alu_8bit.nl.v'…
Writing powered netlist to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/routing/alu_8bit.pnl.v'…
Writing layout to '/openlane/designs/alu_8bit/runs/RUN_2025.05.07_17.36.09/results/routing/alu_8bit.def'…
