2024-12-23 15:26:33 - [INFO] - {{EXTRACTING FILES}} Extracting compressed files in: /home/asma/open_eFPGA_dirk
2024-12-23 15:26:38 - [INFO] - {{Project Type Info}} digital
2024-12-23 15:26:38 - [INFO] - {{Project GDS Info}} user_project_wrapper: ea774f6a5040fb7223587df4ec408bebd9314968
2024-12-23 15:26:39 - [INFO] - {{Tools Info}} KLayout: v0.29.2 | Magic: v8.3.471
2024-12-23 15:26:39 - [INFO] - {{PDKs Info}} SKY130A: None | Open PDKs: 6d4d11780c40b20ee63cc98e645307a9bf2b2ab8
2024-12-23 15:26:39 - [INFO] - {{START}} Precheck Started, the full log 'precheck.log' will be located in '/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs'
2024-12-23 15:26:39 - [INFO] - {{PRECHECK SEQUENCE}} Precheck will run the following checks: [License, Makefile, Default, Documentation, Top Cell Check, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea, Spike Check, Illegal Cellname Check, OEB, LVS]
2024-12-23 15:26:39 - [INFO] - {{STEP UPDATE}} Executing Check 1 of 19: License
2024-12-23 15:26:39 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/asma/open_eFPGA_dirk.
2024-12-23 15:26:39 - [INFO] - {{MAIN LICENSE CHECK PASSED}} An approved LICENSE was found in project root.
2024-12-23 15:26:40 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/asma/open_eFPGA_dirk.
2024-12-23 15:26:40 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/asma/open_eFPGA_dirk.
2024-12-23 15:26:40 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/asma/open_eFPGA_dirk.
2024-12-23 15:26:41 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/asma/open_eFPGA_dirk.
2024-12-23 15:26:41 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/asma/open_eFPGA_dirk.
2024-12-23 15:26:42 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/asma/open_eFPGA_dirk.
2024-12-23 15:26:42 - [INFO] - {{SUBMODULES LICENSE CHECK PASSED}} No prohibited LICENSE file(s) was found in project submodules
2024-12-23 15:26:42 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/asma/open_eFPGA_dirk/docs/source/_static/.DS_Store): 'utf-8' codec can't decode byte 0xff in position 576: invalid start byte
2024-12-23 15:26:44 - [WARNING] - {{SPDX COMPLIANCE CHECK FAILED}} Found 324 non-compliant file(s) with the SPDX Standard.
2024-12-23 15:26:44 - [INFO] - SPDX COMPLIANCE: NON-COMPLIANT FILE(S) PREVIEW: ['/home/asma/open_eFPGA_dirk/.readthedocs.yaml', '/home/asma/open_eFPGA_dirk/verilog/rtl/sky130_fd_sc_hd__inv.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/dummy_modules.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/models_pack.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/LUT4AB/LUT4AB.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_single2/N_term_single2.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/S_term_DSP/S_term_DSP.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/RAM_IO/RAM_IO.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_DSP/N_term_DSP.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/RegFile/RegFile.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/S_term_single2/S_term_single2.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_single/N_term_single.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/S_term_single/S_term_single.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/N_term_RAM_IO/N_term_RAM_IO.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/Tile/W_IO/W_IO.v']
2024-12-23 15:26:44 - [INFO] - For the full SPDX compliance report check: /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/spdx_compliance_report.log
2024-12-23 15:26:44 - [INFO] - {{STEP UPDATE}} Executing Check 2 of 19: Makefile
2024-12-23 15:26:44 - [INFO] - {{MAKEFILE CHECK PASSED}} Makefile valid.
2024-12-23 15:26:44 - [INFO] - {{STEP UPDATE}} Executing Check 3 of 19: Default
2024-12-23 15:26:44 - [INFO] - {{README DEFAULT CHECK PASSED}} Project 'README.md' was modified and is not identical to the default 'README.md'
2024-12-23 15:26:45 - [INFO] - {{CONTENT DEFAULT CHECK PASSED}} Project 'gds' was modified and is not identical to the default 'gds'
2024-12-23 15:26:45 - [INFO] - {{STEP UPDATE}} Executing Check 4 of 19: Documentation
2024-12-23 15:26:45 - [WARNING] - The documentation file (/home/asma/open_eFPGA_dirk/mpw_precheck/debug_precheck.md) contains the non-inclusive word: blacklist
2024-12-23 15:26:46 - [WARNING] - {{DOCUMENTATION CHECK FAILED}} Project documentation is not appropriate.
2024-12-23 15:26:46 - [INFO] - {{STEP UPDATE}} Executing Check 5 of 19: Top Cell Check
2024-12-23 15:26:46 - [INFO] - {{Top Cell Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has exactly 1 topcell.
2024-12-23 15:26:46 - [INFO] - {{STEP UPDATE}} Executing Check 6 of 19: Consistency
2024-12-23 15:27:32 - [INFO] - PORTS CHECK PASSED: Netlist user_project_wrapper ports match the golden wrapper ports
2024-12-23 15:27:32 - [INFO] - COMPLEXITY CHECK PASSED: Netlist user_project_wrapper contains at least 1 instances (56073 instances). 
2024-12-23 15:27:32 - [INFO] - MODELING CHECK PASSED: Netlist user_project_wrapper is structural.
2024-12-23 15:27:32 - [INFO] - LAYOUT CHECK PASSED: The GDS layout for user_project_wrapper matches the provided structural netlist.
2024-12-23 15:27:33 - [INFO] - POWER CONNECTIONS CHECK PASSED: All instances in user_project_wrapper are connected to power
2024-12-23 15:27:33 - [INFO] - PORT TYPES CHECK PASSED: Netlist user_project_wrapper port types match the golden wrapper port types.
2024-12-23 15:27:33 - [INFO] - {{NETLIST CONSISTENCY CHECK PASSED}} user_project_wrapper netlist passed all consistency checks.
2024-12-23 15:27:33 - [INFO] - {{CONSISTENCY CHECK PASSED}} The user netlist and the top netlist are valid.
2024-12-23 15:27:33 - [INFO] - {{STEP UPDATE}} Executing Check 7 of 19: GPIO-Defines
2024-12-23 15:27:33 - [INFO] - GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/home/asma/open_eFPGA_dirk/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', '/home/asma/open_eFPGA_dirk/verilog/rtl/user_defines.v', '/home/asma/open_eFPGA_dirk/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
2024-12-23 15:27:34 - [INFO] - GPIO-DEFINES report path: /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/gpio_defines.report
2024-12-23 15:27:34 - [INFO] - {{GPIO-DEFINES CHECK PASSED}} The user verilog/rtl/user_defines.v is valid.
2024-12-23 15:27:34 - [INFO] - {{STEP UPDATE}} Executing Check 8 of 19: XOR
2024-12-23 15:28:41 - [INFO] - {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/user_project_wrapper.xor.gds
2024-12-23 15:28:41 - [INFO] - {{XOR CHECK PASSED}} The GDS file has no XOR violations.
2024-12-23 15:28:41 - [INFO] - {{STEP UPDATE}} Executing Check 9 of 19: Magic DRC
2024-12-23 17:10:13 - [ERROR] - Violation Message 'Metal3 > 3um spacing to unrelated m3 < 0.4um (met3.3d)' found 35 times.
2024-12-23 17:10:13 - [ERROR] - 35 DRC violations
2024-12-23 17:10:13 - [WARNING] - {{MAGIC DRC CHECK FAILED}} The GDS file, user_project_wrapper.gds, has DRC violations.
2024-12-23 17:10:13 - [INFO] - {{STEP UPDATE}} Executing Check 10 of 19: Klayout FEOL
2024-12-23 17:10:13 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-12-23 17:10:13 - [INFO] - run: klayout -b -r /home/asma/open_eFPGA_dirk/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/klayout_feol_check.xml -rd thr=16 -rd feol=true >& /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/klayout_feol_check.log
2024-12-23 17:11:27 - [INFO] - No DRC Violations found
2024-12-23 17:11:27 - [INFO] - {{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-12-23 17:11:27 - [INFO] - {{STEP UPDATE}} Executing Check 11 of 19: Klayout BEOL
2024-12-23 17:11:27 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-12-23 17:11:27 - [INFO] - run: klayout -b -r /home/asma/open_eFPGA_dirk/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/klayout_beol_check.xml -rd thr=16 -rd beol=true >& /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/klayout_beol_check.log
2024-12-23 17:15:07 - [INFO] - No DRC Violations found
2024-12-23 17:15:07 - [INFO] - {{Klayout BEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-12-23 17:15:07 - [INFO] - {{STEP UPDATE}} Executing Check 12 of 19: Klayout Offgrid
2024-12-23 17:15:07 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-12-23 17:15:07 - [INFO] - run: klayout -b -r /home/asma/open_eFPGA_dirk/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/klayout_offgrid_check.xml -rd thr=16 -rd offgrid=true >& /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/klayout_offgrid_check.log
2024-12-23 17:16:07 - [INFO] - No DRC Violations found
2024-12-23 17:16:07 - [INFO] - {{Klayout Offgrid CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-12-23 17:16:07 - [INFO] - {{STEP UPDATE}} Executing Check 13 of 19: Klayout Metal Minimum Clear Area Density
2024-12-23 17:16:07 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-12-23 17:16:07 - [INFO] - run: klayout -b -r /home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/klayout/met_min_ca_density.lydrc -rd input=/home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/klayout_met_min_ca_density_check.xml -rd thr=16 >& /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/klayout_met_min_ca_density_check.log
2024-12-23 17:16:31 - [INFO] - No DRC Violations found
2024-12-23 17:16:31 - [INFO] - {{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-12-23 17:16:31 - [INFO] - {{STEP UPDATE}} Executing Check 14 of 19: Klayout Pin Label Purposes Overlapping Drawing
2024-12-23 17:16:31 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-12-23 17:16:31 - [INFO] - run: klayout -b -r /home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/klayout/pin_label_purposes_overlapping_drawing.rb.drc -rd input=/home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml -rd thr=16 -rd top_cell_name=user_project_wrapper >& /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/klayout_pin_label_purposes_overlapping_drawing_check.log
2024-12-23 17:16:45 - [INFO] - No DRC Violations found
2024-12-23 17:16:45 - [INFO] - {{Klayout Pin Label Purposes Overlapping Drawing CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-12-23 17:16:45 - [INFO] - {{STEP UPDATE}} Executing Check 15 of 19: Klayout ZeroArea
2024-12-23 17:16:45 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-12-23 17:16:45 - [INFO] - run: klayout -b -r /home/asma/open_eFPGA_dirk/mpw_precheck/checks/drc_checks/klayout/zeroarea.rb.drc -rd input=/home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/klayout_zeroarea_check.xml -rd thr=16 -rd cleaned_output=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/user_project_wrapper_no_zero_areas.gds >& /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/klayout_zeroarea_check.log
2024-12-23 17:16:51 - [INFO] - No DRC Violations found
2024-12-23 17:16:51 - [INFO] - {{Klayout ZeroArea CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-12-23 17:16:51 - [INFO] - {{STEP UPDATE}} Executing Check 16 of 19: Spike Check
2024-12-23 17:16:51 - [INFO] - run: bash /home/asma/open_eFPGA_dirk/mpw_precheck/checks/spike_check/gdsArea0 -V -m /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/outputs/reports/spike_check.xml /home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds >& /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/spike_check.log
2024-12-23 17:16:59 - [INFO] - No Spikes found
2024-12-23 17:16:59 - [INFO] - {{Spike Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no spike errors.
2024-12-23 17:16:59 - [INFO] - {{STEP UPDATE}} Executing Check 17 of 19: Illegal Cellname Check
2024-12-23 17:17:01 - [INFO] - {{Illegal Cellname Check CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no Illegal Cellnames errors.
2024-12-23 17:17:01 - [INFO] - {{STEP UPDATE}} Executing Check 18 of 19: OEB
2024-12-23 17:17:01 - [INFO] - Loading LVS environment from /home/asma/open_eFPGA_dirk/lvs/user_project_wrapper/lvs_config.json
2024-12-23 17:17:01 - [INFO] - Loading LVS environment from /home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks//tech/sky130A/lvs_config.base.json
2024-12-23 17:17:01 - [INFO] - Loading LVS environment from /home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks//tech/sky130A/lvs_config.sram.json
2024-12-23 17:17:01 - [INFO] - EXTRACT_FLATGLOB : *sky130_fd_pr__*[A-Z]* *_nmos_m* *_pmos_m* 
2024-12-23 17:17:01 - [INFO] - EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
2024-12-23 17:17:01 - [INFO] - LVS_FLATTEN : 
2024-12-23 17:17:01 - [INFO] - LVS_NOFLATTEN : 
2024-12-23 17:17:01 - [INFO] - LVS_IGNORE : 
2024-12-23 17:17:01 - [INFO] - LVS_SPICE_FILES : /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/*.spice /home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks//spice/sky130_sram_1kbyte_1rw1r_32x256_8.spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_sram_macros/spice/sky130_sram_1kbyte_1rw1r_32x256_8.spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
2024-12-23 17:17:01 - [INFO] - LVS_VERILOG_FILES : /home/asma/open_eFPGA_dirk/verilog/gl/*.v /home/asma/open_eFPGA_dirk/verilog/gl/user_project_wrapper.v
2024-12-23 17:17:01 - [INFO] - LAYOUT_FILE : /home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds
2024-12-23 17:17:01 - [INFO] - run: run_oeb_check
2024-12-23 17:17:01 - [INFO] - OEB output directory: /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33
2024-12-23 17:32:14 - [INFO] - {{OEB CHECK PASSED}} The design, user_project_wrapper, has no OEB violations.
2024-12-23 17:32:14 - [INFO] - {{STEP UPDATE}} Executing Check 19 of 19: LVS
2024-12-23 17:32:14 - [INFO] - Loading LVS environment from /home/asma/open_eFPGA_dirk/lvs/user_project_wrapper/lvs_config.json
2024-12-23 17:32:14 - [INFO] - Loading LVS environment from /home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks//tech/sky130A/lvs_config.base.json
2024-12-23 17:32:14 - [INFO] - Loading LVS environment from /home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks//tech/sky130A/lvs_config.sram.json
2024-12-23 17:32:14 - [INFO] - EXTRACT_FLATGLOB : *sky130_fd_pr__*[A-Z]* *_nmos_m* *_pmos_m* 
2024-12-23 17:32:14 - [INFO] - EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
2024-12-23 17:32:14 - [INFO] - LVS_FLATTEN : 
2024-12-23 17:32:14 - [INFO] - LVS_NOFLATTEN : 
2024-12-23 17:32:14 - [INFO] - LVS_IGNORE : 
2024-12-23 17:32:14 - [INFO] - LVS_SPICE_FILES : /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/*.spice /home/asma/open_eFPGA_dirk/mpw_precheck/checks/be_checks//spice/sky130_sram_1kbyte_1rw1r_32x256_8.spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_sram_macros/spice/sky130_sram_1kbyte_1rw1r_32x256_8.spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
2024-12-23 17:32:14 - [INFO] - LVS_VERILOG_FILES : /home/asma/open_eFPGA_dirk/verilog/gl/*.v /home/asma/open_eFPGA_dirk/verilog/gl/user_project_wrapper.v
2024-12-23 17:32:14 - [INFO] - LAYOUT_FILE : /home/asma/open_eFPGA_dirk/gds/user_project_wrapper.gds
2024-12-23 17:32:14 - [INFO] - run: run_be_checks
2024-12-23 17:32:14 - [INFO] - LVS output directory: /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33
2024-12-24 14:29:58 - [ERROR] - ERROR LVS FAILED, stat=1, see /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs/LVS_check.log
2024-12-24 14:29:58 - [WARNING] - {{LVS CHECK FAILED}} The design, user_project_wrapper, has LVS violations.
2024-12-24 14:29:58 - [INFO] - {{FINISH}} Executing Finished, the full log 'precheck.log' can be found in '/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/logs'
2024-12-24 14:29:58 - [CRITICAL] - {{FAILURE}} 2 Check(s) Failed: ['Documentation', 'LVS'] !!!
