Analysis & Synthesis report for fast_dac
Mon Sep 11 22:16:35 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated
 14. Parameter Settings for User Entity Instance: IP_CORE_PLL:inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: IP_CORE_ROM:inst1|altsyncram:altsyncram_component
 16. altpll Parameter Settings by Entity Instance
 17. altsyncram Parameter Settings by Entity Instance
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 11 22:16:35 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; fast_dac                                       ;
; Top-level Entity Name              ; Main_structure                                 ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 40                                             ;
;     Total combinational functions  ; 40                                             ;
;     Dedicated logic registers      ; 29                                             ;
; Total registers                    ; 29                                             ;
; Total pins                         ; 34                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32                                             ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Main_structure     ; fast_dac           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------+---------+
; fast_dac.vhd                     ; yes             ; User VHDL File                        ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd               ;         ;
; IP_CORE_PLL.vhd                  ; yes             ; User Wizard-Generated File            ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd            ;         ;
; Main_structure.bdf               ; yes             ; User Block Diagram/Schematic File     ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/Main_structure.bdf         ;         ;
; sinwave_correct.hex              ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/sinwave_correct.hex        ;         ;
; IP_CORE_ROM.vhd                  ; yes             ; User Wizard-Generated File            ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/ip_core_pll_altpll.v          ; yes             ; Auto-Generated Megafunction           ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_amr3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf     ;         ;
; db/decode_aj9.tdf                ; yes             ; Auto-Generated Megafunction           ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/decode_aj9.tdf          ;         ;
; db/mux_g3b.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/mux_g3b.tdf             ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 40                                                                                          ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 40                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 9                                                                                           ;
;     -- 3 input functions                    ; 28                                                                                          ;
;     -- <=2 input functions                  ; 3                                                                                           ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 13                                                                                          ;
;     -- arithmetic mode                      ; 27                                                                                          ;
;                                             ;                                                                                             ;
; Total registers                             ; 29                                                                                          ;
;     -- Dedicated logic registers            ; 29                                                                                          ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 34                                                                                          ;
; Total memory bits                           ; 32                                                                                          ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; IP_CORE_PLL:inst|altpll:altpll_component|IP_CORE_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 47                                                                                          ;
; Total fan-out                               ; 279                                                                                         ;
; Average fan-out                             ; 1.81                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                              ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Main_structure                              ; 40 (1)              ; 29 (0)                    ; 32          ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |Main_structure                                                                                  ; Main_structure     ; work         ;
;    |IP_CORE_PLL:inst|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main_structure|IP_CORE_PLL:inst                                                                 ; IP_CORE_PLL        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main_structure|IP_CORE_PLL:inst|altpll:altpll_component                                         ; altpll             ; work         ;
;          |IP_CORE_PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main_structure|IP_CORE_PLL:inst|altpll:altpll_component|IP_CORE_PLL_altpll:auto_generated       ; IP_CORE_PLL_altpll ; work         ;
;    |IP_CORE_ROM:inst1|                       ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main_structure|IP_CORE_ROM:inst1                                                                ; IP_CORE_ROM        ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;          |altsyncram_amr3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main_structure|IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated ; altsyncram_amr3    ; work         ;
;    |fast_dac:inst2|                          ; 39 (39)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Main_structure|fast_dac:inst2                                                                   ; fast_dac           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                 ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------------+
; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; sinwave_correct.hex ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |Main_structure|IP_CORE_PLL:inst  ; IP_CORE_PLL.vhd ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |Main_structure|IP_CORE_ROM:inst1 ; IP_CORE_ROM.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                            ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------+
; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|address_reg_a[0..2]     ; Stuck at GND due to stuck port data_in ;
; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|out_address_reg_a[0..2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6                                                                    ;                                        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; Register name                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                ;
+---------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|address_reg_a[2] ; Stuck at GND              ; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|out_address_reg_a[2] ;
;                                                                                                   ; due to stuck port data_in ;                                                                                                       ;
; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|address_reg_a[1] ; Stuck at GND              ; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|out_address_reg_a[1] ;
;                                                                                                   ; due to stuck port data_in ;                                                                                                       ;
; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|address_reg_a[0] ; Stuck at GND              ; IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|out_address_reg_a[0] ;
;                                                                                                   ; due to stuck port data_in ;                                                                                                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 29    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_CORE_PLL:inst|altpll:altpll_component ;
+-------------------------------+-------------------------------+-----------------------+
; Parameter Name                ; Value                         ; Type                  ;
+-------------------------------+-------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped               ;
; PLL_TYPE                      ; AUTO                          ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=IP_CORE_PLL ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped               ;
; SCAN_CHAIN                    ; LONG                          ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped               ;
; LOCK_HIGH                     ; 1                             ; Untyped               ;
; LOCK_LOW                      ; 1                             ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped               ;
; SKIP_VCO                      ; OFF                           ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped               ;
; BANDWIDTH                     ; 0                             ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped               ;
; DOWN_SPREAD                   ; 0                             ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                             ; Untyped               ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                             ; Untyped               ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                            ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped               ;
; DPA_DIVIDER                   ; 0                             ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped               ;
; VCO_MIN                       ; 0                             ; Untyped               ;
; VCO_MAX                       ; 0                             ; Untyped               ;
; VCO_CENTER                    ; 0                             ; Untyped               ;
; PFD_MIN                       ; 0                             ; Untyped               ;
; PFD_MAX                       ; 0                             ; Untyped               ;
; M_INITIAL                     ; 1                             ; Signed Integer        ;
; M                             ; 12                            ; Signed Integer        ;
; N                             ; 1                             ; Signed Integer        ;
; M2                            ; 1                             ; Untyped               ;
; N2                            ; 1                             ; Untyped               ;
; SS                            ; 1                             ; Untyped               ;
; C0_HIGH                       ; 2                             ; Signed Integer        ;
; C1_HIGH                       ; 0                             ; Untyped               ;
; C2_HIGH                       ; 0                             ; Untyped               ;
; C3_HIGH                       ; 0                             ; Untyped               ;
; C4_HIGH                       ; 0                             ; Untyped               ;
; C5_HIGH                       ; 0                             ; Untyped               ;
; C6_HIGH                       ; 0                             ; Untyped               ;
; C7_HIGH                       ; 0                             ; Untyped               ;
; C8_HIGH                       ; 0                             ; Untyped               ;
; C9_HIGH                       ; 0                             ; Untyped               ;
; C0_LOW                        ; 1                             ; Signed Integer        ;
; C1_LOW                        ; 0                             ; Untyped               ;
; C2_LOW                        ; 0                             ; Untyped               ;
; C3_LOW                        ; 0                             ; Untyped               ;
; C4_LOW                        ; 0                             ; Untyped               ;
; C5_LOW                        ; 0                             ; Untyped               ;
; C6_LOW                        ; 0                             ; Untyped               ;
; C7_LOW                        ; 0                             ; Untyped               ;
; C8_LOW                        ; 0                             ; Untyped               ;
; C9_LOW                        ; 0                             ; Untyped               ;
; C0_INITIAL                    ; 1                             ; Signed Integer        ;
; C1_INITIAL                    ; 0                             ; Untyped               ;
; C2_INITIAL                    ; 0                             ; Untyped               ;
; C3_INITIAL                    ; 0                             ; Untyped               ;
; C4_INITIAL                    ; 0                             ; Untyped               ;
; C5_INITIAL                    ; 0                             ; Untyped               ;
; C6_INITIAL                    ; 0                             ; Untyped               ;
; C7_INITIAL                    ; 0                             ; Untyped               ;
; C8_INITIAL                    ; 0                             ; Untyped               ;
; C9_INITIAL                    ; 0                             ; Untyped               ;
; C0_MODE                       ; odd                           ; Untyped               ;
; C1_MODE                       ; BYPASS                        ; Untyped               ;
; C2_MODE                       ; BYPASS                        ; Untyped               ;
; C3_MODE                       ; BYPASS                        ; Untyped               ;
; C4_MODE                       ; BYPASS                        ; Untyped               ;
; C5_MODE                       ; BYPASS                        ; Untyped               ;
; C6_MODE                       ; BYPASS                        ; Untyped               ;
; C7_MODE                       ; BYPASS                        ; Untyped               ;
; C8_MODE                       ; BYPASS                        ; Untyped               ;
; C9_MODE                       ; BYPASS                        ; Untyped               ;
; C0_PH                         ; 0                             ; Signed Integer        ;
; C1_PH                         ; 0                             ; Untyped               ;
; C2_PH                         ; 0                             ; Untyped               ;
; C3_PH                         ; 0                             ; Untyped               ;
; C4_PH                         ; 0                             ; Untyped               ;
; C5_PH                         ; 0                             ; Untyped               ;
; C6_PH                         ; 0                             ; Untyped               ;
; C7_PH                         ; 0                             ; Untyped               ;
; C8_PH                         ; 0                             ; Untyped               ;
; C9_PH                         ; 0                             ; Untyped               ;
; L0_HIGH                       ; 1                             ; Untyped               ;
; L1_HIGH                       ; 1                             ; Untyped               ;
; G0_HIGH                       ; 1                             ; Untyped               ;
; G1_HIGH                       ; 1                             ; Untyped               ;
; G2_HIGH                       ; 1                             ; Untyped               ;
; G3_HIGH                       ; 1                             ; Untyped               ;
; E0_HIGH                       ; 1                             ; Untyped               ;
; E1_HIGH                       ; 1                             ; Untyped               ;
; E2_HIGH                       ; 1                             ; Untyped               ;
; E3_HIGH                       ; 1                             ; Untyped               ;
; L0_LOW                        ; 1                             ; Untyped               ;
; L1_LOW                        ; 1                             ; Untyped               ;
; G0_LOW                        ; 1                             ; Untyped               ;
; G1_LOW                        ; 1                             ; Untyped               ;
; G2_LOW                        ; 1                             ; Untyped               ;
; G3_LOW                        ; 1                             ; Untyped               ;
; E0_LOW                        ; 1                             ; Untyped               ;
; E1_LOW                        ; 1                             ; Untyped               ;
; E2_LOW                        ; 1                             ; Untyped               ;
; E3_LOW                        ; 1                             ; Untyped               ;
; L0_INITIAL                    ; 1                             ; Untyped               ;
; L1_INITIAL                    ; 1                             ; Untyped               ;
; G0_INITIAL                    ; 1                             ; Untyped               ;
; G1_INITIAL                    ; 1                             ; Untyped               ;
; G2_INITIAL                    ; 1                             ; Untyped               ;
; G3_INITIAL                    ; 1                             ; Untyped               ;
; E0_INITIAL                    ; 1                             ; Untyped               ;
; E1_INITIAL                    ; 1                             ; Untyped               ;
; E2_INITIAL                    ; 1                             ; Untyped               ;
; E3_INITIAL                    ; 1                             ; Untyped               ;
; L0_MODE                       ; BYPASS                        ; Untyped               ;
; L1_MODE                       ; BYPASS                        ; Untyped               ;
; G0_MODE                       ; BYPASS                        ; Untyped               ;
; G1_MODE                       ; BYPASS                        ; Untyped               ;
; G2_MODE                       ; BYPASS                        ; Untyped               ;
; G3_MODE                       ; BYPASS                        ; Untyped               ;
; E0_MODE                       ; BYPASS                        ; Untyped               ;
; E1_MODE                       ; BYPASS                        ; Untyped               ;
; E2_MODE                       ; BYPASS                        ; Untyped               ;
; E3_MODE                       ; BYPASS                        ; Untyped               ;
; L0_PH                         ; 0                             ; Untyped               ;
; L1_PH                         ; 0                             ; Untyped               ;
; G0_PH                         ; 0                             ; Untyped               ;
; G1_PH                         ; 0                             ; Untyped               ;
; G2_PH                         ; 0                             ; Untyped               ;
; G3_PH                         ; 0                             ; Untyped               ;
; E0_PH                         ; 0                             ; Untyped               ;
; E1_PH                         ; 0                             ; Untyped               ;
; E2_PH                         ; 0                             ; Untyped               ;
; E3_PH                         ; 0                             ; Untyped               ;
; M_PH                          ; 0                             ; Signed Integer        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped               ;
; CLK0_COUNTER                  ; c0                            ; Untyped               ;
; CLK1_COUNTER                  ; G0                            ; Untyped               ;
; CLK2_COUNTER                  ; G0                            ; Untyped               ;
; CLK3_COUNTER                  ; G0                            ; Untyped               ;
; CLK4_COUNTER                  ; G0                            ; Untyped               ;
; CLK5_COUNTER                  ; G0                            ; Untyped               ;
; CLK6_COUNTER                  ; E0                            ; Untyped               ;
; CLK7_COUNTER                  ; E1                            ; Untyped               ;
; CLK8_COUNTER                  ; E2                            ; Untyped               ;
; CLK9_COUNTER                  ; E3                            ; Untyped               ;
; L0_TIME_DELAY                 ; 0                             ; Untyped               ;
; L1_TIME_DELAY                 ; 0                             ; Untyped               ;
; G0_TIME_DELAY                 ; 0                             ; Untyped               ;
; G1_TIME_DELAY                 ; 0                             ; Untyped               ;
; G2_TIME_DELAY                 ; 0                             ; Untyped               ;
; G3_TIME_DELAY                 ; 0                             ; Untyped               ;
; E0_TIME_DELAY                 ; 0                             ; Untyped               ;
; E1_TIME_DELAY                 ; 0                             ; Untyped               ;
; E2_TIME_DELAY                 ; 0                             ; Untyped               ;
; E3_TIME_DELAY                 ; 0                             ; Untyped               ;
; M_TIME_DELAY                  ; 0                             ; Untyped               ;
; N_TIME_DELAY                  ; 0                             ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped               ;
; ENABLE0_COUNTER               ; L0                            ; Untyped               ;
; ENABLE1_COUNTER               ; L0                            ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped               ;
; LOOP_FILTER_C                 ; 5                             ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                             ; Signed Integer        ;
; LOOP_FILTER_R_BITS            ; 27                            ; Signed Integer        ;
; LOOP_FILTER_C_BITS            ; 0                             ; Signed Integer        ;
; VCO_POST_SCALE                ; 2                             ; Signed Integer        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                        ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped               ;
; M_TEST_SOURCE                 ; 5                             ; Untyped               ;
; C0_TEST_SOURCE                ; 5                             ; Untyped               ;
; C1_TEST_SOURCE                ; 5                             ; Untyped               ;
; C2_TEST_SOURCE                ; 5                             ; Untyped               ;
; C3_TEST_SOURCE                ; 5                             ; Untyped               ;
; C4_TEST_SOURCE                ; 5                             ; Untyped               ;
; C5_TEST_SOURCE                ; 5                             ; Untyped               ;
; C6_TEST_SOURCE                ; 5                             ; Untyped               ;
; C7_TEST_SOURCE                ; 5                             ; Untyped               ;
; C8_TEST_SOURCE                ; 5                             ; Untyped               ;
; C9_TEST_SOURCE                ; 5                             ; Untyped               ;
; CBXI_PARAMETER                ; IP_CORE_PLL_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped               ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                        ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_CORE_ROM:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; sinwave_correct.hex  ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_amr3      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; IP_CORE_PLL:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; IP_CORE_ROM:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                            ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 0                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 29                          ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 40                          ;
;     arith             ; 27                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 26                          ;
;     normal            ; 13                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 9                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.60                        ;
; Average LUT depth     ; 5.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Sep 11 22:16:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fast_dac -c fast_dac
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fast_dac.vhd
    Info (12022): Found design unit 1: fast_dac-logic File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd Line: 17
    Info (12023): Found entity 1: fast_dac File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ip_core_pll.vhd
    Info (12022): Found design unit 1: ip_core_pll-SYN File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd Line: 52
    Info (12023): Found entity 1: IP_CORE_PLL File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file main_structure.bdf
    Info (12023): Found entity 1: Main_structure
Info (12021): Found 2 design units, including 1 entities, in source file ip_core_rom.vhd
    Info (12022): Found design unit 1: ip_core_rom-SYN File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd Line: 53
    Info (12023): Found entity 1: IP_CORE_ROM File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd Line: 43
Info (12127): Elaborating entity "Main_structure" for the top level hierarchy
Info (12128): Elaborating entity "IP_CORE_PLL" for hierarchy "IP_CORE_PLL:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "IP_CORE_PLL:inst|altpll:altpll_component" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd Line: 143
Info (12130): Elaborated megafunction instantiation "IP_CORE_PLL:inst|altpll:altpll_component" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd Line: 143
Info (12133): Instantiated megafunction "IP_CORE_PLL:inst|altpll:altpll_component" with the following parameter: File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_PLL.vhd Line: 143
    Info (12134): Parameter "charge_pump_current_bits" = "1"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "loop_filter_c_bits" = "0"
    Info (12134): Parameter "loop_filter_r_bits" = "27"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=IP_CORE_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "m" = "12"
    Info (12134): Parameter "m_initial" = "1"
    Info (12134): Parameter "m_ph" = "0"
    Info (12134): Parameter "n" = "1"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "vco_post_scale" = "2"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "c0_high" = "2"
    Info (12134): Parameter "c0_initial" = "1"
    Info (12134): Parameter "c0_low" = "1"
    Info (12134): Parameter "c0_mode" = "odd"
    Info (12134): Parameter "c0_ph" = "0"
    Info (12134): Parameter "clk0_counter" = "c0"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_core_pll_altpll.v
    Info (12023): Found entity 1: IP_CORE_PLL_altpll File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/ip_core_pll_altpll.v Line: 30
Info (12128): Elaborating entity "IP_CORE_PLL_altpll" for hierarchy "IP_CORE_PLL:inst|altpll:altpll_component|IP_CORE_PLL_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "fast_dac" for hierarchy "fast_dac:inst2"
Warning (10541): VHDL Signal Declaration warning at fast_dac.vhd(20): used implicit default value for signal "reset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at fast_dac.vhd(22): object "count" assigned a value but never read File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at fast_dac.vhd(27): used explicit default value for signal "addres_sig" because signal was never assigned a value File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at fast_dac.vhd(28): used explicit default value for signal "max_count_sig" because signal was never assigned a value File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at fast_dac.vhd(29): used explicit default value for signal "basic_step_sig" because signal was never assigned a value File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/fast_dac.vhd Line: 29
Info (12128): Elaborating entity "IP_CORE_ROM" for hierarchy "IP_CORE_ROM:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_CORE_ROM:inst1|altsyncram:altsyncram_component" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "IP_CORE_ROM:inst1|altsyncram:altsyncram_component" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "IP_CORE_ROM:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/IP_CORE_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "sinwave_correct.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_amr3.tdf
    Info (12023): Found entity 1: altsyncram_amr3 File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_amr3" for hierarchy "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/decode_aj9.tdf Line: 23
Info (12128): Elaborating entity "decode_aj9" for hierarchy "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|decode_aj9:rden_decode" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf
    Info (12023): Found entity 1: mux_g3b File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/mux_g3b.tdf Line: 23
Info (12128): Elaborating entity "mux_g3b" for hierarchy "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|mux_g3b:mux2" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a16" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 411
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a17" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 434
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a18" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 457
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a19" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 480
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a20" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 503
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a21" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 526
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a22" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 549
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a23" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 572
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a24" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 595
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a25" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 618
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a26" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 641
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a27" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 664
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a28" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 687
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a29" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 710
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a30" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 733
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a31" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 756
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a32" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 779
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a33" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 802
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a34" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 825
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a35" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 848
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a36" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 871
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a37" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 894
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a38" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 917
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a39" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 940
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a40" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 963
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a41" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 986
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a42" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1009
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a43" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1032
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a44" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1055
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a45" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1078
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a46" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1101
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a47" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1124
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a48" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1147
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a49" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1170
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a50" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1193
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a51" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1216
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a52" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1239
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a53" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1262
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a54" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1285
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a55" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1308
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a56" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1331
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a57" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1354
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a58" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1377
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a59" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1400
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a60" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1423
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a61" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1446
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a62" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1469
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a63" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1492
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a64" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1515
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a65" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1538
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a66" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1561
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a67" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1584
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a68" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1607
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a69" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1630
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a70" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1653
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a71" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1676
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a72" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1699
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a73" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1722
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a74" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1745
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a75" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1768
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a76" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1791
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a77" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1814
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a78" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1837
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a79" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1860
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a80" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1883
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a81" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1906
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a82" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1929
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a83" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1952
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a84" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1975
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a85" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 1998
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a86" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2021
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a87" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2044
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a88" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2067
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a89" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2090
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a90" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2113
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a91" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2136
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a92" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2159
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a93" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2182
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a94" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2205
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a95" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2228
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a96" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2251
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a97" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2274
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a98" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2297
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a99" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2320
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a100" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2343
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a101" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2366
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a102" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2389
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a103" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2412
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a104" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2435
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a105" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2458
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a106" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2481
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a107" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2504
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a108" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2527
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a109" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2550
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a110" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2573
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a111" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2596
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a112" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2619
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a113" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2642
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a114" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2665
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a115" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2688
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a116" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2711
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a117" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2734
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a118" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2757
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a119" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2780
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a120" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2803
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a121" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2826
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a122" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2849
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a123" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2872
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a124" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2895
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a125" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2918
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a126" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2941
        Warning (14320): Synthesized away node "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ram_block1a127" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 2964
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "adres[3]" is stuck at GND
    Warning (13410): Pin "adres[2]" is stuck at GND
    Warning (13410): Pin "adres[1]" is stuck at GND
    Warning (13410): Pin "adres[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 12 MSB VCC or GND address nodes from RAM block "IP_CORE_ROM:inst1|altsyncram:altsyncram_component|altsyncram_amr3:auto_generated|ALTSYNCRAM" File: C:/Users/01122499/Documents/GitHub/fast_dac_triangle/db/altsyncram_amr3.tdf Line: 388
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 92 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 41 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 4911 megabytes
    Info: Processing ended: Mon Sep 11 22:16:35 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


