#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c1fd60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c1fef0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c319f0 .functor NOT 1, L_0x1c60b30, C4<0>, C4<0>, C4<0>;
L_0x1c60890 .functor XOR 1, L_0x1c60730, L_0x1c607f0, C4<0>, C4<0>;
L_0x1c60a20 .functor XOR 1, L_0x1c60890, L_0x1c60950, C4<0>, C4<0>;
v0x1c59ff0_0 .net *"_ivl_10", 0 0, L_0x1c60950;  1 drivers
v0x1c5a0f0_0 .net *"_ivl_12", 0 0, L_0x1c60a20;  1 drivers
v0x1c5a1d0_0 .net *"_ivl_2", 0 0, L_0x1c5bed0;  1 drivers
v0x1c5a290_0 .net *"_ivl_4", 0 0, L_0x1c60730;  1 drivers
v0x1c5a370_0 .net *"_ivl_6", 0 0, L_0x1c607f0;  1 drivers
v0x1c5a4a0_0 .net *"_ivl_8", 0 0, L_0x1c60890;  1 drivers
v0x1c5a580_0 .net "a", 0 0, v0x1c55220_0;  1 drivers
v0x1c5a620_0 .net "b", 0 0, v0x1c552c0_0;  1 drivers
v0x1c5a6c0_0 .net "c", 0 0, v0x1c55360_0;  1 drivers
v0x1c5a760_0 .var "clk", 0 0;
v0x1c5a800_0 .net "d", 0 0, v0x1c554a0_0;  1 drivers
v0x1c5a8a0_0 .net "q_dut", 0 0, L_0x1c605d0;  1 drivers
v0x1c5a940_0 .net "q_ref", 0 0, L_0x1c31a60;  1 drivers
v0x1c5a9e0_0 .var/2u "stats1", 159 0;
v0x1c5aa80_0 .var/2u "strobe", 0 0;
v0x1c5ab20_0 .net "tb_match", 0 0, L_0x1c60b30;  1 drivers
v0x1c5abe0_0 .net "tb_mismatch", 0 0, L_0x1c319f0;  1 drivers
v0x1c5aca0_0 .net "wavedrom_enable", 0 0, v0x1c55590_0;  1 drivers
v0x1c5ad40_0 .net "wavedrom_title", 511 0, v0x1c55630_0;  1 drivers
L_0x1c5bed0 .concat [ 1 0 0 0], L_0x1c31a60;
L_0x1c60730 .concat [ 1 0 0 0], L_0x1c31a60;
L_0x1c607f0 .concat [ 1 0 0 0], L_0x1c605d0;
L_0x1c60950 .concat [ 1 0 0 0], L_0x1c31a60;
L_0x1c60b30 .cmp/eeq 1, L_0x1c5bed0, L_0x1c60a20;
S_0x1c20080 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c1fef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c0aea0 .functor OR 1, v0x1c55220_0, v0x1c552c0_0, C4<0>, C4<0>;
L_0x1c207e0 .functor OR 1, v0x1c55360_0, v0x1c554a0_0, C4<0>, C4<0>;
L_0x1c31a60 .functor AND 1, L_0x1c0aea0, L_0x1c207e0, C4<1>, C4<1>;
v0x1c31c60_0 .net *"_ivl_0", 0 0, L_0x1c0aea0;  1 drivers
v0x1c31d00_0 .net *"_ivl_2", 0 0, L_0x1c207e0;  1 drivers
v0x1c0aff0_0 .net "a", 0 0, v0x1c55220_0;  alias, 1 drivers
v0x1c0b090_0 .net "b", 0 0, v0x1c552c0_0;  alias, 1 drivers
v0x1c546a0_0 .net "c", 0 0, v0x1c55360_0;  alias, 1 drivers
v0x1c547b0_0 .net "d", 0 0, v0x1c554a0_0;  alias, 1 drivers
v0x1c54870_0 .net "q", 0 0, L_0x1c31a60;  alias, 1 drivers
S_0x1c549d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c1fef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c55220_0 .var "a", 0 0;
v0x1c552c0_0 .var "b", 0 0;
v0x1c55360_0 .var "c", 0 0;
v0x1c55400_0 .net "clk", 0 0, v0x1c5a760_0;  1 drivers
v0x1c554a0_0 .var "d", 0 0;
v0x1c55590_0 .var "wavedrom_enable", 0 0;
v0x1c55630_0 .var "wavedrom_title", 511 0;
E_0x1c1ac70/0 .event negedge, v0x1c55400_0;
E_0x1c1ac70/1 .event posedge, v0x1c55400_0;
E_0x1c1ac70 .event/or E_0x1c1ac70/0, E_0x1c1ac70/1;
E_0x1c1aec0 .event posedge, v0x1c55400_0;
E_0x1c039f0 .event negedge, v0x1c55400_0;
S_0x1c54d20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c549d0;
 .timescale -12 -12;
v0x1c54f20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c55020 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c549d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c55790 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c1fef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c5b070 .functor NOT 1, v0x1c55220_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b100 .functor NOT 1, v0x1c552c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b190 .functor AND 1, L_0x1c5b070, L_0x1c5b100, C4<1>, C4<1>;
L_0x1c5b200 .functor NOT 1, v0x1c55360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b2a0 .functor AND 1, L_0x1c5b190, L_0x1c5b200, C4<1>, C4<1>;
L_0x1c5b3b0 .functor NOT 1, v0x1c554a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b460 .functor AND 1, L_0x1c5b2a0, L_0x1c5b3b0, C4<1>, C4<1>;
L_0x1c5b570 .functor NOT 1, v0x1c55220_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b630 .functor NOT 1, v0x1c552c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b6a0 .functor AND 1, L_0x1c5b570, L_0x1c5b630, C4<1>, C4<1>;
L_0x1c5b810 .functor NOT 1, v0x1c55360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b880 .functor AND 1, L_0x1c5b6a0, L_0x1c5b810, C4<1>, C4<1>;
L_0x1c5b9b0 .functor AND 1, L_0x1c5b880, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c5ba70 .functor OR 1, L_0x1c5b460, L_0x1c5b9b0, C4<0>, C4<0>;
L_0x1c5b940 .functor NOT 1, v0x1c55220_0, C4<0>, C4<0>, C4<0>;
L_0x1c5bc00 .functor NOT 1, v0x1c552c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5bd00 .functor AND 1, L_0x1c5b940, L_0x1c5bc00, C4<1>, C4<1>;
L_0x1c5be10 .functor AND 1, L_0x1c5bd00, v0x1c55360_0, C4<1>, C4<1>;
L_0x1c5bf70 .functor AND 1, L_0x1c5be10, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c5c030 .functor OR 1, L_0x1c5ba70, L_0x1c5bf70, C4<0>, C4<0>;
L_0x1c5c1f0 .functor NOT 1, v0x1c55220_0, C4<0>, C4<0>, C4<0>;
L_0x1c5c370 .functor AND 1, L_0x1c5c1f0, v0x1c552c0_0, C4<1>, C4<1>;
L_0x1c5c600 .functor NOT 1, v0x1c55360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5c780 .functor AND 1, L_0x1c5c370, L_0x1c5c600, C4<1>, C4<1>;
L_0x1c5c960 .functor NOT 1, v0x1c554a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5cae0 .functor AND 1, L_0x1c5c780, L_0x1c5c960, C4<1>, C4<1>;
L_0x1c5ccd0 .functor OR 1, L_0x1c5c030, L_0x1c5cae0, C4<0>, C4<0>;
L_0x1c5cde0 .functor NOT 1, v0x1c55220_0, C4<0>, C4<0>, C4<0>;
L_0x1c5cf40 .functor AND 1, L_0x1c5cde0, v0x1c552c0_0, C4<1>, C4<1>;
L_0x1c5d000 .functor NOT 1, v0x1c55360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5d170 .functor AND 1, L_0x1c5cf40, L_0x1c5d000, C4<1>, C4<1>;
L_0x1c5d280 .functor AND 1, L_0x1c5d170, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c5d450 .functor OR 1, L_0x1c5ccd0, L_0x1c5d280, C4<0>, C4<0>;
L_0x1c5d560 .functor NOT 1, v0x1c55220_0, C4<0>, C4<0>, C4<0>;
L_0x1c5d6f0 .functor AND 1, L_0x1c5d560, v0x1c552c0_0, C4<1>, C4<1>;
L_0x1c5d7b0 .functor AND 1, L_0x1c5d6f0, v0x1c55360_0, C4<1>, C4<1>;
L_0x1c5d9a0 .functor AND 1, L_0x1c5d7b0, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c5da60 .functor OR 1, L_0x1c5d450, L_0x1c5d9a0, C4<0>, C4<0>;
L_0x1c5dcb0 .functor NOT 1, v0x1c552c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5dd20 .functor AND 1, v0x1c55220_0, L_0x1c5dcb0, C4<1>, C4<1>;
L_0x1c5df30 .functor NOT 1, v0x1c55360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5dfa0 .functor AND 1, L_0x1c5dd20, L_0x1c5df30, C4<1>, C4<1>;
L_0x1c5e210 .functor NOT 1, v0x1c554a0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5e280 .functor AND 1, L_0x1c5dfa0, L_0x1c5e210, C4<1>, C4<1>;
L_0x1c5e500 .functor OR 1, L_0x1c5da60, L_0x1c5e280, C4<0>, C4<0>;
L_0x1c5e610 .functor NOT 1, v0x1c552c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5e800 .functor AND 1, v0x1c55220_0, L_0x1c5e610, C4<1>, C4<1>;
L_0x1c5e8c0 .functor NOT 1, v0x1c55360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5eac0 .functor AND 1, L_0x1c5e800, L_0x1c5e8c0, C4<1>, C4<1>;
L_0x1c5ebd0 .functor AND 1, L_0x1c5eac0, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c5ee30 .functor OR 1, L_0x1c5e500, L_0x1c5ebd0, C4<0>, C4<0>;
L_0x1c5ef40 .functor NOT 1, v0x1c552c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5f160 .functor AND 1, v0x1c55220_0, L_0x1c5ef40, C4<1>, C4<1>;
L_0x1c5f220 .functor AND 1, L_0x1c5f160, v0x1c55360_0, C4<1>, C4<1>;
L_0x1c5f4a0 .functor AND 1, L_0x1c5f220, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c5f560 .functor OR 1, L_0x1c5ee30, L_0x1c5f4a0, C4<0>, C4<0>;
L_0x1c5f840 .functor AND 1, v0x1c55220_0, v0x1c552c0_0, C4<1>, C4<1>;
L_0x1c5f8b0 .functor NOT 1, v0x1c55360_0, C4<0>, C4<0>, C4<0>;
L_0x1c5fb00 .functor AND 1, L_0x1c5f840, L_0x1c5f8b0, C4<1>, C4<1>;
L_0x1c5fc10 .functor AND 1, L_0x1c5fb00, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c5fec0 .functor OR 1, L_0x1c5f560, L_0x1c5fc10, C4<0>, C4<0>;
L_0x1c5ffd0 .functor AND 1, v0x1c55220_0, v0x1c552c0_0, C4<1>, C4<1>;
L_0x1c60240 .functor AND 1, L_0x1c5ffd0, v0x1c55360_0, C4<1>, C4<1>;
L_0x1c60300 .functor AND 1, L_0x1c60240, v0x1c554a0_0, C4<1>, C4<1>;
L_0x1c605d0 .functor OR 1, L_0x1c5fec0, L_0x1c60300, C4<0>, C4<0>;
v0x1c55a80_0 .net *"_ivl_0", 0 0, L_0x1c5b070;  1 drivers
v0x1c55b60_0 .net *"_ivl_10", 0 0, L_0x1c5b3b0;  1 drivers
v0x1c55c40_0 .net *"_ivl_100", 0 0, L_0x1c5ee30;  1 drivers
v0x1c55d30_0 .net *"_ivl_102", 0 0, L_0x1c5ef40;  1 drivers
v0x1c55e10_0 .net *"_ivl_104", 0 0, L_0x1c5f160;  1 drivers
v0x1c55f40_0 .net *"_ivl_106", 0 0, L_0x1c5f220;  1 drivers
v0x1c56020_0 .net *"_ivl_108", 0 0, L_0x1c5f4a0;  1 drivers
v0x1c56100_0 .net *"_ivl_110", 0 0, L_0x1c5f560;  1 drivers
v0x1c561e0_0 .net *"_ivl_112", 0 0, L_0x1c5f840;  1 drivers
v0x1c562c0_0 .net *"_ivl_114", 0 0, L_0x1c5f8b0;  1 drivers
v0x1c563a0_0 .net *"_ivl_116", 0 0, L_0x1c5fb00;  1 drivers
v0x1c56480_0 .net *"_ivl_118", 0 0, L_0x1c5fc10;  1 drivers
v0x1c56560_0 .net *"_ivl_12", 0 0, L_0x1c5b460;  1 drivers
v0x1c56640_0 .net *"_ivl_120", 0 0, L_0x1c5fec0;  1 drivers
v0x1c56720_0 .net *"_ivl_122", 0 0, L_0x1c5ffd0;  1 drivers
v0x1c56800_0 .net *"_ivl_124", 0 0, L_0x1c60240;  1 drivers
v0x1c568e0_0 .net *"_ivl_126", 0 0, L_0x1c60300;  1 drivers
v0x1c569c0_0 .net *"_ivl_14", 0 0, L_0x1c5b570;  1 drivers
v0x1c56aa0_0 .net *"_ivl_16", 0 0, L_0x1c5b630;  1 drivers
v0x1c56b80_0 .net *"_ivl_18", 0 0, L_0x1c5b6a0;  1 drivers
v0x1c56c60_0 .net *"_ivl_2", 0 0, L_0x1c5b100;  1 drivers
v0x1c56d40_0 .net *"_ivl_20", 0 0, L_0x1c5b810;  1 drivers
v0x1c56e20_0 .net *"_ivl_22", 0 0, L_0x1c5b880;  1 drivers
v0x1c56f00_0 .net *"_ivl_24", 0 0, L_0x1c5b9b0;  1 drivers
v0x1c56fe0_0 .net *"_ivl_26", 0 0, L_0x1c5ba70;  1 drivers
v0x1c570c0_0 .net *"_ivl_28", 0 0, L_0x1c5b940;  1 drivers
v0x1c571a0_0 .net *"_ivl_30", 0 0, L_0x1c5bc00;  1 drivers
v0x1c57280_0 .net *"_ivl_32", 0 0, L_0x1c5bd00;  1 drivers
v0x1c57360_0 .net *"_ivl_34", 0 0, L_0x1c5be10;  1 drivers
v0x1c57440_0 .net *"_ivl_36", 0 0, L_0x1c5bf70;  1 drivers
v0x1c57520_0 .net *"_ivl_38", 0 0, L_0x1c5c030;  1 drivers
v0x1c57600_0 .net *"_ivl_4", 0 0, L_0x1c5b190;  1 drivers
v0x1c576e0_0 .net *"_ivl_40", 0 0, L_0x1c5c1f0;  1 drivers
v0x1c579d0_0 .net *"_ivl_42", 0 0, L_0x1c5c370;  1 drivers
v0x1c57ab0_0 .net *"_ivl_44", 0 0, L_0x1c5c600;  1 drivers
v0x1c57b90_0 .net *"_ivl_46", 0 0, L_0x1c5c780;  1 drivers
v0x1c57c70_0 .net *"_ivl_48", 0 0, L_0x1c5c960;  1 drivers
v0x1c57d50_0 .net *"_ivl_50", 0 0, L_0x1c5cae0;  1 drivers
v0x1c57e30_0 .net *"_ivl_52", 0 0, L_0x1c5ccd0;  1 drivers
v0x1c57f10_0 .net *"_ivl_54", 0 0, L_0x1c5cde0;  1 drivers
v0x1c57ff0_0 .net *"_ivl_56", 0 0, L_0x1c5cf40;  1 drivers
v0x1c580d0_0 .net *"_ivl_58", 0 0, L_0x1c5d000;  1 drivers
v0x1c581b0_0 .net *"_ivl_6", 0 0, L_0x1c5b200;  1 drivers
v0x1c58290_0 .net *"_ivl_60", 0 0, L_0x1c5d170;  1 drivers
v0x1c58370_0 .net *"_ivl_62", 0 0, L_0x1c5d280;  1 drivers
v0x1c58450_0 .net *"_ivl_64", 0 0, L_0x1c5d450;  1 drivers
v0x1c58530_0 .net *"_ivl_66", 0 0, L_0x1c5d560;  1 drivers
v0x1c58610_0 .net *"_ivl_68", 0 0, L_0x1c5d6f0;  1 drivers
v0x1c586f0_0 .net *"_ivl_70", 0 0, L_0x1c5d7b0;  1 drivers
v0x1c587d0_0 .net *"_ivl_72", 0 0, L_0x1c5d9a0;  1 drivers
v0x1c588b0_0 .net *"_ivl_74", 0 0, L_0x1c5da60;  1 drivers
v0x1c58990_0 .net *"_ivl_76", 0 0, L_0x1c5dcb0;  1 drivers
v0x1c58a70_0 .net *"_ivl_78", 0 0, L_0x1c5dd20;  1 drivers
v0x1c58b50_0 .net *"_ivl_8", 0 0, L_0x1c5b2a0;  1 drivers
v0x1c58c30_0 .net *"_ivl_80", 0 0, L_0x1c5df30;  1 drivers
v0x1c58d10_0 .net *"_ivl_82", 0 0, L_0x1c5dfa0;  1 drivers
v0x1c58df0_0 .net *"_ivl_84", 0 0, L_0x1c5e210;  1 drivers
v0x1c58ed0_0 .net *"_ivl_86", 0 0, L_0x1c5e280;  1 drivers
v0x1c58fb0_0 .net *"_ivl_88", 0 0, L_0x1c5e500;  1 drivers
v0x1c59090_0 .net *"_ivl_90", 0 0, L_0x1c5e610;  1 drivers
v0x1c59170_0 .net *"_ivl_92", 0 0, L_0x1c5e800;  1 drivers
v0x1c59250_0 .net *"_ivl_94", 0 0, L_0x1c5e8c0;  1 drivers
v0x1c59330_0 .net *"_ivl_96", 0 0, L_0x1c5eac0;  1 drivers
v0x1c59410_0 .net *"_ivl_98", 0 0, L_0x1c5ebd0;  1 drivers
v0x1c594f0_0 .net "a", 0 0, v0x1c55220_0;  alias, 1 drivers
v0x1c599a0_0 .net "b", 0 0, v0x1c552c0_0;  alias, 1 drivers
v0x1c59a90_0 .net "c", 0 0, v0x1c55360_0;  alias, 1 drivers
v0x1c59b80_0 .net "d", 0 0, v0x1c554a0_0;  alias, 1 drivers
v0x1c59c70_0 .net "q", 0 0, L_0x1c605d0;  alias, 1 drivers
S_0x1c59dd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c1fef0;
 .timescale -12 -12;
E_0x1c1aa10 .event anyedge, v0x1c5aa80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c5aa80_0;
    %nor/r;
    %assign/vec4 v0x1c5aa80_0, 0;
    %wait E_0x1c1aa10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c549d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c554a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c55360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c552c0_0, 0;
    %assign/vec4 v0x1c55220_0, 0;
    %wait E_0x1c039f0;
    %wait E_0x1c1aec0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c554a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c55360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c552c0_0, 0;
    %assign/vec4 v0x1c55220_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c1ac70;
    %load/vec4 v0x1c55220_0;
    %load/vec4 v0x1c552c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c55360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c554a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c554a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c55360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c552c0_0, 0;
    %assign/vec4 v0x1c55220_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c55020;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c1ac70;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c554a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c55360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c552c0_0, 0;
    %assign/vec4 v0x1c55220_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c1fef0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5a760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5aa80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c1fef0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c5a760_0;
    %inv;
    %store/vec4 v0x1c5a760_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c1fef0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c55400_0, v0x1c5abe0_0, v0x1c5a580_0, v0x1c5a620_0, v0x1c5a6c0_0, v0x1c5a800_0, v0x1c5a940_0, v0x1c5a8a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c1fef0;
T_7 ;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c1fef0;
T_8 ;
    %wait E_0x1c1ac70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5a9e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9e0_0, 4, 32;
    %load/vec4 v0x1c5ab20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5a9e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c5a940_0;
    %load/vec4 v0x1c5a940_0;
    %load/vec4 v0x1c5a8a0_0;
    %xor;
    %load/vec4 v0x1c5a940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c5a9e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5a9e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/circuit3/iter4/response0/top_module.sv";
