# üõ∞Ô∏è SPI Slave with Single-Port RAM (FPGA)

üìå **Project Overview**  
Welcome to the **SPI Slave with Single-Port RAM Project** ‚Äî a hands-on FPGA implementation of an SPI peripheral using **Verilog HDL**, **QuestaSim**, and the FPGA toolchain. The design implements an SPI Slave that accepts commands and data from an SPI Master, stores data in an on-chip **single-port RAM**, and returns stored data when requested. The project also compares **Gray**, **One-Hot**, and **Sequential** FSM encodings and selects the best encoding based on post-implementation timing.

---

## üéØ Features
- ‚úÖ SPI Slave interface (`SS_n`, `SCLK`, `MOSI`, `MISO`)  
- ‚úÖ Single-port RAM for storage (byte-addressable)  
- ‚úÖ Supports **WRITE** and **READ** transactions with addressing  
- ‚úÖ FSM control with **Gray / One-Hot / Sequential** encodings (compared)  
- ‚úÖ Testbench & simulation with **QuestaSim** üß™  
- ‚úÖ Linting with **QuestaLint** for clean RTL ‚úÖ  
- ‚úÖ Full FPGA flow ‚Äî elaboration ‚Üí synthesis ‚Üí implementation ‚Üí bitstream üì¶  
- ‚úÖ Chosen encoding: **Gray** (best post-implementation timing) ‚è±Ô∏è

---

## üìÇ File Structure
> Update links to your repo files as needed.

| Path | Description |
|---|---|
| [**SPI SLAVE MODULE**](https://github.com/ahmedbelal16/SPI_SLAVE/blob/main/Main%20Module/spi.v) | Top-level SPI slave (protocol decode, FSM, MISO/MOSI handling) |
| [**RAM Module**](https://github.com/ahmedbelal16/SPI_SLAVE/blob/main/Main%20Module/Ram.v) | Single-port RAM module |
| [**TOP Module**](https://github.com/ahmedbelal16/SPI_SLAVE/blob/main/Main%20Module/TOP_Module.v) | Integration wrapper (SPI + RAM + debug signals) |
| [**Test Bench**](https://github.com/ahmedbelal16/SPI_SLAVE/blob/main/Main%20Module/Top_Module_tb.v) | Testbench verifying write/read sequences & edge cases |
| [**DO RUN FILE**](https://github.com/ahmedbelal16/SPI_SLAVE/blob/main/Main%20Module/run.do) | QuestaSim automation script (compile, run, wave setup) |
| [**Constraint File**](https://github.com/ahmedbelal16/SPI_SLAVE/blob/main/spi.xdc) | Pin & clock constraints (example mapping included) |
| [**Project Report**](https://github.com/ahmedbelal16/SPI_SLAVE/blob/main/TOP_Module.bit) | Final project report (waves, lint, synthesis, implementation) |

---

## üõ†Ô∏è Implementation Details

### üñ•Ô∏è SPI Interface
- `SS_n` ‚Äî Slave Select (active-low)  
- `SCLK` ‚Äî Serial clock (Mode 0 default: sample on rising edge)  
- `MOSI` ‚Äî Master Out, Slave In (commands / addr / data in)  
- `MISO` ‚Äî Master In, Slave Out (data out)

### üì¶ Protocol (example framing)
1. Master asserts `SS_n` low to start a transfer.  
2. Master sends a **COMMAND** (WRITE / READ).  
3. Master sends **ADDRESS** (N bits) for the RAM location.  
4. For WRITE: master sends **DATA**, slave writes to RAM.  
5. For READ: slave shifts out the data from RAM on `MISO`.

### üîÅ FSM (control flow)
- Typical states: `IDLE`, `CHK_CMD`, `WRITE`, `READ_ADDR`, `READ_DATA`  
- Encodings evaluated: **Gray**, **One-Hot**, **Sequential**  
- Final choice: **Gray** encoding ‚Äî best timing slack after implementation

### üß† RAM & Memory
- Single-port RAM, synchronous write/read  
- Depth: 256
- Address Size: 8 bits

---

## üîç Debugging & Testing
- **QuestaSim** simulation to validate RTL and functional behavior  
- Waveforms include: `SS_n`, `SCLK`, `MOSI`, `MISO`, FSM state, RAM signals  
- **QuestaLint** static analysis to ensure clean RTL (no critical warnings)  
- Testbench verifies: reset behavior, WRITE ‚Üí READ flow, and data integrity on `MISO`

---

## üìè Design Flow (Vivado)
1. Create project and add rtl and constraints.  
2. Run: **Elaboration ‚Üí Synthesis ‚Üí Implementation ‚Üí Bitstream**.  
3. Check:
   - ‚úÖ No critical warnings in Messages  
   - ‚úÖ Timing constraints met (setup/hold)  
   - ‚úÖ Resource utilization within limits  
4. Compare timing reports for all FSM encodings and pick the best.

---

## üîå Example Pinout 
| Signal | Board Mapping |
|---|---|
| `clk` | 100 MHz clock pin (e.g., W5) |
| `rst_n` | Switch 0 |
| `SS_n` | Switch 1 |
| `MOSI` | Switch 2 |
| `MISO` | LED |

---

## üìä Results Summary

- **FSM encodings compared:** Gray, One-Hot, Sequential  
- **Selected encoding:** **Gray** ‚Äî highest timing slack after implementation  
- **Lint:** Clean (no critical issues reported by QuestaLint)  
- **Implementation:** Bitstream generated successfully; timing closed for chosen encoding  
- Full report, waveforms, and implementation snapshots are included in `docs/SPI_SLAVE.pdf`.

---

## üßë‚Äçüíª Designed By

- [**Ahmed Belal**](https://github.com/ahmedbelal16)
- [**Omar Waleed**](https://github.com/omarwaleed123eng)  



